# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Mar 21 2023 19:36:39

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for pll.pll_px_clk_inst/PLLOUTGLOBAL
		4.2::Critical Path Report for top|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|clk:R vs. top|clk:R)
		5.2::Critical Path Report for (pll.pll_px_clk_inst/PLLOUTGLOBAL:R vs. pll.pll_px_clk_inst/PLLOUTGLOBAL:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: h_sync
			6.2.2::Path details for port: led_piloto
			6.2.3::Path details for port: pixel
			6.2.4::Path details for port: v_sync
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: h_sync
			6.5.2::Path details for port: led_piloto
			6.5.3::Path details for port: pixel
			6.5.4::Path details for port: v_sync
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: pll.pll_px_clk_inst/PLLOUTCORE    | N/A                    | Target: 2.09 MHz  | 
Clock: pll.pll_px_clk_inst/PLLOUTGLOBAL  | Frequency: 183.03 MHz  | Target: 2.09 MHz  | 
Clock: top|clk                           | Frequency: 158.78 MHz  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                      Capture Clock                     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------------------  --------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
pll.pll_px_clk_inst/PLLOUTGLOBAL  pll.pll_px_clk_inst/PLLOUTGLOBAL  477612           472148      N/A              N/A         N/A              N/A         N/A              N/A         
top|clk                           top|clk                           1e+006           993702      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase               
----------  ----------  ------------  ----------------------------------  
h_sync      clk         18720         pll.pll_px_clk_inst/PLLOUTGLOBAL:R  
led_piloto  clk         14694         top|clk:R                           
pixel       clk         32053         pll.pll_px_clk_inst/PLLOUTGLOBAL:R  
v_sync      clk         19863         pll.pll_px_clk_inst/PLLOUTGLOBAL:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase               
----------  ----------  --------------------  ----------------------------------  
h_sync      clk         16744                 pll.pll_px_clk_inst/PLLOUTGLOBAL:R  
led_piloto  clk         11603                 top|clk:R                           
pixel       clk         17207                 pll.pll_px_clk_inst/PLLOUTGLOBAL:R  
v_sync      clk         17038                 pll.pll_px_clk_inst/PLLOUTGLOBAL:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for pll.pll_px_clk_inst/PLLOUTGLOBAL
**************************************************************
Clock: pll.pll_px_clk_inst/PLLOUTGLOBAL
Frequency: 183.03 MHz | Target: 2.09 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i7_LC_6_11_7/sr
Capture Clock    : sincronismo.Q_47__i7_LC_6_11_7/clk
Setup Constraint : 477612p
Path slack       : 472148p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4720
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14242
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/ltout        LogicCell40_SEQ_MODE_0000    344             12418  472148  FALL       1
I__312/I                                    CascadeMux                     0             12418  472148  FALL       1
I__312/O                                    CascadeMux                     0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in2        LogicCell40_SEQ_MODE_0000      0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout      LogicCell40_SEQ_MODE_0000    379             12797  472148  RISE      10
I__389/I                                    Odrv4                          0             12797  472148  RISE       1
I__389/O                                    Odrv4                        351             13148  472148  RISE       1
I__391/I                                    Span4Mux_h                     0             13148  472148  RISE       1
I__391/O                                    Span4Mux_h                   302             13449  472148  RISE       1
I__393/I                                    LocalMux                       0             13449  472148  RISE       1
I__393/O                                    LocalMux                     330             13779  472148  RISE       1
I__394/I                                    SRMux                          0             13779  472148  RISE       1
I__394/O                                    SRMux                        463             14242  472148  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/sr           LogicCell40_SEQ_MODE_1000      0             14242  472148  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1


===================================================================== 
4.2::Critical Path Report for top|clk
*************************************
Clock: top|clk
Frequency: 158.78 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i31_LC_12_14_7/in3
Capture Clock    : Q_45__i31_LC_12_14_7/clk
Setup Constraint : 1000000p
Path slack       : 993702p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         5485
---------------------------------------   ---- 
End-of-path arrival time (ps)             8940
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
Q_45__i21_LC_12_13_5/carryin      LogicCell40_SEQ_MODE_1001      0              7221  993702  RISE       1
Q_45__i21_LC_12_13_5/carryout     LogicCell40_SEQ_MODE_1001    126              7348  993702  RISE       2
Q_45__i22_LC_12_13_6/carryin      LogicCell40_SEQ_MODE_1000      0              7348  993702  RISE       1
Q_45__i22_LC_12_13_6/carryout     LogicCell40_SEQ_MODE_1000    126              7474  993702  RISE       2
Q_45__i23_LC_12_13_7/carryin      LogicCell40_SEQ_MODE_1001      0              7474  993702  RISE       1
Q_45__i23_LC_12_13_7/carryout     LogicCell40_SEQ_MODE_1001    126              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitout  ICE_CARRY_IN_MUX             196              7797  993702  RISE       2
Q_45__i24_LC_12_14_0/carryin      LogicCell40_SEQ_MODE_1000      0              7797  993702  RISE       1
Q_45__i24_LC_12_14_0/carryout     LogicCell40_SEQ_MODE_1000    126              7923  993702  RISE       2
Q_45__i25_LC_12_14_1/carryin      LogicCell40_SEQ_MODE_1000      0              7923  993702  RISE       1
Q_45__i25_LC_12_14_1/carryout     LogicCell40_SEQ_MODE_1000    126              8049  993702  RISE       2
Q_45__i26_LC_12_14_2/carryin      LogicCell40_SEQ_MODE_1000      0              8049  993702  RISE       1
Q_45__i26_LC_12_14_2/carryout     LogicCell40_SEQ_MODE_1000    126              8175  993702  RISE       2
Q_45__i27_LC_12_14_3/carryin      LogicCell40_SEQ_MODE_1000      0              8175  993702  RISE       1
Q_45__i27_LC_12_14_3/carryout     LogicCell40_SEQ_MODE_1000    126              8302  993702  RISE       2
Q_45__i28_LC_12_14_4/carryin      LogicCell40_SEQ_MODE_1000      0              8302  993702  RISE       1
Q_45__i28_LC_12_14_4/carryout     LogicCell40_SEQ_MODE_1000    126              8428  993702  RISE       2
Q_45__i29_LC_12_14_5/carryin      LogicCell40_SEQ_MODE_1000      0              8428  993702  RISE       1
Q_45__i29_LC_12_14_5/carryout     LogicCell40_SEQ_MODE_1000    126              8554  993702  RISE       2
Q_45__i30_LC_12_14_6/carryin      LogicCell40_SEQ_MODE_1000      0              8554  993702  RISE       1
Q_45__i30_LC_12_14_6/carryout     LogicCell40_SEQ_MODE_1000    126              8680  993702  RISE       1
I__1592/I                         InMux                          0              8680  993702  RISE       1
I__1592/O                         InMux                        259              8940  993702  RISE       1
Q_45__i31_LC_12_14_7/in3          LogicCell40_SEQ_MODE_1000      0              8940  993702  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i31_LC_12_14_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|clk:R vs. top|clk:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i31_LC_12_14_7/in3
Capture Clock    : Q_45__i31_LC_12_14_7/clk
Setup Constraint : 1000000p
Path slack       : 993702p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         5485
---------------------------------------   ---- 
End-of-path arrival time (ps)             8940
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
Q_45__i21_LC_12_13_5/carryin      LogicCell40_SEQ_MODE_1001      0              7221  993702  RISE       1
Q_45__i21_LC_12_13_5/carryout     LogicCell40_SEQ_MODE_1001    126              7348  993702  RISE       2
Q_45__i22_LC_12_13_6/carryin      LogicCell40_SEQ_MODE_1000      0              7348  993702  RISE       1
Q_45__i22_LC_12_13_6/carryout     LogicCell40_SEQ_MODE_1000    126              7474  993702  RISE       2
Q_45__i23_LC_12_13_7/carryin      LogicCell40_SEQ_MODE_1001      0              7474  993702  RISE       1
Q_45__i23_LC_12_13_7/carryout     LogicCell40_SEQ_MODE_1001    126              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitout  ICE_CARRY_IN_MUX             196              7797  993702  RISE       2
Q_45__i24_LC_12_14_0/carryin      LogicCell40_SEQ_MODE_1000      0              7797  993702  RISE       1
Q_45__i24_LC_12_14_0/carryout     LogicCell40_SEQ_MODE_1000    126              7923  993702  RISE       2
Q_45__i25_LC_12_14_1/carryin      LogicCell40_SEQ_MODE_1000      0              7923  993702  RISE       1
Q_45__i25_LC_12_14_1/carryout     LogicCell40_SEQ_MODE_1000    126              8049  993702  RISE       2
Q_45__i26_LC_12_14_2/carryin      LogicCell40_SEQ_MODE_1000      0              8049  993702  RISE       1
Q_45__i26_LC_12_14_2/carryout     LogicCell40_SEQ_MODE_1000    126              8175  993702  RISE       2
Q_45__i27_LC_12_14_3/carryin      LogicCell40_SEQ_MODE_1000      0              8175  993702  RISE       1
Q_45__i27_LC_12_14_3/carryout     LogicCell40_SEQ_MODE_1000    126              8302  993702  RISE       2
Q_45__i28_LC_12_14_4/carryin      LogicCell40_SEQ_MODE_1000      0              8302  993702  RISE       1
Q_45__i28_LC_12_14_4/carryout     LogicCell40_SEQ_MODE_1000    126              8428  993702  RISE       2
Q_45__i29_LC_12_14_5/carryin      LogicCell40_SEQ_MODE_1000      0              8428  993702  RISE       1
Q_45__i29_LC_12_14_5/carryout     LogicCell40_SEQ_MODE_1000    126              8554  993702  RISE       2
Q_45__i30_LC_12_14_6/carryin      LogicCell40_SEQ_MODE_1000      0              8554  993702  RISE       1
Q_45__i30_LC_12_14_6/carryout     LogicCell40_SEQ_MODE_1000    126              8680  993702  RISE       1
I__1592/I                         InMux                          0              8680  993702  RISE       1
I__1592/O                         InMux                        259              8940  993702  RISE       1
Q_45__i31_LC_12_14_7/in3          LogicCell40_SEQ_MODE_1000      0              8940  993702  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i31_LC_12_14_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


5.2::Critical Path Report for (pll.pll_px_clk_inst/PLLOUTGLOBAL:R vs. pll.pll_px_clk_inst/PLLOUTGLOBAL:R)
*********************************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i7_LC_6_11_7/sr
Capture Clock    : sincronismo.Q_47__i7_LC_6_11_7/clk
Setup Constraint : 477612p
Path slack       : 472148p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4720
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14242
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/ltout        LogicCell40_SEQ_MODE_0000    344             12418  472148  FALL       1
I__312/I                                    CascadeMux                     0             12418  472148  FALL       1
I__312/O                                    CascadeMux                     0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in2        LogicCell40_SEQ_MODE_0000      0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout      LogicCell40_SEQ_MODE_0000    379             12797  472148  RISE      10
I__389/I                                    Odrv4                          0             12797  472148  RISE       1
I__389/O                                    Odrv4                        351             13148  472148  RISE       1
I__391/I                                    Span4Mux_h                     0             13148  472148  RISE       1
I__391/O                                    Span4Mux_h                   302             13449  472148  RISE       1
I__393/I                                    LocalMux                       0             13449  472148  RISE       1
I__393/O                                    LocalMux                     330             13779  472148  RISE       1
I__394/I                                    SRMux                          0             13779  472148  RISE       1
I__394/O                                    SRMux                        463             14242  472148  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/sr           LogicCell40_SEQ_MODE_1000      0             14242  472148  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

    6.2.1::Path details for port: h_sync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : h_sync
Clock Port         : clk
Clock Reference    : pll.pll_px_clk_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 18720


Launch Clock Path Delay        8982
+ Clock To Q Delay              540
+ Data Path Delay              9198
---------------------------- ------
Clock To Out Delay            18720

Launch Clock Path
pin name                                                                  model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
clk                                                                       top                                 0      0                  RISE  1       
clk_pad_iopad/PACKAGEPIN:in                                               IO_PAD                              0      0                  RISE  1       
clk_pad_iopad/DOUT                                                        IO_PAD                              590    590                RISE  1       
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                                 PRE_IO_GBUF                         0      590                RISE  1       
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                      PRE_IO_GBUF                         1862   2452               RISE  1       
I__1579/I                                                                 gio2CtrlBuf                         0      2452               RISE  1       
I__1579/O                                                                 gio2CtrlBuf                         0      2452               RISE  1       
I__1580/I                                                                 GlobalMux                           0      2452               RISE  1       
I__1580/O                                                                 GlobalMux                           154    2607               RISE  1       
I__1585/I                                                                 Glb2LocalMux                        0      2607               RISE  1       
I__1585/O                                                                 Glb2LocalMux                        449    3055               RISE  1       
I__1586/I                                                                 LocalMux                            0      3055               RISE  1       
I__1586/O                                                                 LocalMux                            330    3385               RISE  1       
I__1587/I                                                                 InMux                               0      3385               RISE  1       
I__1587/O                                                                 InMux                               259    3645               RISE  1       
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                                 LogicCell40_SEQ_MODE_0000           0      3645               RISE  1       
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                               LogicCell40_SEQ_MODE_0000           316    3960               RISE  1       
I__1441/I                                                                 Odrv4                               0      3960               RISE  1       
I__1441/O                                                                 Odrv4                               351    4311               RISE  1       
I__1442/I                                                                 Span4Mux_v                          0      4311               RISE  1       
I__1442/O                                                                 Span4Mux_v                          351    4662               RISE  1       
I__1443/I                                                                 Span4Mux_s2_v                       0      4662               RISE  1       
I__1443/O                                                                 Span4Mux_s2_v                       252    4914               RISE  1       
I__1444/I                                                                 LocalMux                            0      4914               RISE  1       
I__1444/O                                                                 LocalMux                            330    5244               RISE  1       
I__1445/I                                                                 IoInMux                             0      5244               RISE  1       
I__1445/O                                                                 IoInMux                             259    5503               RISE  1       
pll.pll_px_clk_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      5503               RISE  1       
pll.pll_px_clk_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   8519                             
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      8519               RISE  1       
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__410/I                                                                  GlobalMux                           0      8519               RISE  1       
I__410/O                                                                  GlobalMux                           154    8673               RISE  1       
I__413/I                                                                  ClkMux                              0      8673               RISE  1       
I__413/O                                                                  ClkMux                              309    8982               RISE  1       
sincronismo.Q_46__i3_LC_3_12_3/clk                                        LogicCell40_SEQ_MODE_1000           0      8982               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sincronismo.Q_46__i3_LC_3_12_3/lcout           LogicCell40_SEQ_MODE_1000  540    9522               RISE  3       
I__272/I                                       Odrv12                     0      9522               RISE  1       
I__272/O                                       Odrv12                     491    10013              RISE  1       
I__275/I                                       LocalMux                   0      10013              RISE  1       
I__275/O                                       LocalMux                   330    10342              RISE  1       
I__277/I                                       InMux                      0      10342              RISE  1       
I__277/O                                       InMux                      259    10602              RISE  1       
sincronismo.i1446_2_lut_4_lut_LC_3_14_2/in1    LogicCell40_SEQ_MODE_0000  0      10602              RISE  1       
sincronismo.i1446_2_lut_4_lut_LC_3_14_2/ltout  LogicCell40_SEQ_MODE_0000  379    10981              FALL  1       
I__289/I                                       CascadeMux                 0      10981              FALL  1       
I__289/O                                       CascadeMux                 0      10981              FALL  1       
sincronismo.i803_4_lut_LC_3_14_3/in2           LogicCell40_SEQ_MODE_0000  0      10981              FALL  1       
sincronismo.i803_4_lut_LC_3_14_3/lcout         LogicCell40_SEQ_MODE_0000  379    11359              RISE  1       
I__287/I                                       LocalMux                   0      11359              RISE  1       
I__287/O                                       LocalMux                   330    11689              RISE  1       
I__288/I                                       InMux                      0      11689              RISE  1       
I__288/O                                       InMux                      259    11949              RISE  1       
sincronismo.i2_4_lut_LC_3_15_7/in0             LogicCell40_SEQ_MODE_0000  0      11949              RISE  1       
sincronismo.i2_4_lut_LC_3_15_7/lcout           LogicCell40_SEQ_MODE_0000  449    12397              RISE  1       
I__281/I                                       Odrv4                      0      12397              RISE  1       
I__281/O                                       Odrv4                      351    12748              RISE  1       
I__282/I                                       Span4Mux_h                 0      12748              RISE  1       
I__282/O                                       Span4Mux_h                 302    13050              RISE  1       
I__283/I                                       Span4Mux_s2_h              0      13050              RISE  1       
I__283/O                                       Span4Mux_s2_h              203    13253              RISE  1       
I__284/I                                       IoSpan4Mux                 0      13253              RISE  1       
I__284/O                                       IoSpan4Mux                 288    13541              RISE  1       
I__285/I                                       LocalMux                   0      13541              RISE  1       
I__285/O                                       LocalMux                   330    13870              RISE  1       
I__286/I                                       IoInMux                    0      13870              RISE  1       
I__286/O                                       IoInMux                    259    14130              RISE  1       
h_sync_pad_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      14130              RISE  1       
h_sync_pad_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   16367              FALL  1       
h_sync_pad_iopad/DIN                           IO_PAD                     0      16367              FALL  1       
h_sync_pad_iopad/PACKAGEPIN:out                IO_PAD                     2353   18720              FALL  1       
h_sync                                         top                        0      18720              FALL  1       

6.2.2::Path details for port: led_piloto
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_piloto
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 14694


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay             11239
---------------------------- ------
Clock To Out Delay            14694

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                        top                        0      0                  RISE  1       
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__1579/I                                  gio2CtrlBuf                0      2452               RISE  1       
I__1579/O                                  gio2CtrlBuf                0      2452               RISE  1       
I__1580/I                                  GlobalMux                  0      2452               RISE  1       
I__1580/O                                  GlobalMux                  154    2607               RISE  1       
I__1582/I                                  ClkMux                     0      2607               RISE  1       
I__1582/O                                  ClkMux                     309    2915               RISE  1       
Q_45__i14_LC_12_12_6/clk                   LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
Q_45__i14_LC_12_12_6/lcout           LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__1455/I                            LocalMux                   0      3455               RISE  1       
I__1455/O                            LocalMux                   330    3785               RISE  1       
I__1457/I                            InMux                      0      3785               RISE  1       
I__1457/O                            InMux                      259    4044               RISE  1       
i2_3_lut_LC_11_11_4/in0              LogicCell40_SEQ_MODE_0000  0      4044               RISE  1       
i2_3_lut_LC_11_11_4/lcout            LogicCell40_SEQ_MODE_0000  449    4493               RISE  2       
I__1383/I                            Odrv4                      0      4493               RISE  1       
I__1383/O                            Odrv4                      351    4844               RISE  1       
I__1385/I                            LocalMux                   0      4844               RISE  1       
I__1385/O                            LocalMux                   330    5174               RISE  1       
I__1386/I                            InMux                      0      5174               RISE  1       
I__1386/O                            InMux                      259    5433               RISE  1       
i992_4_lut_LC_11_13_2/in3            LogicCell40_SEQ_MODE_0000  0      5433               RISE  1       
i992_4_lut_LC_11_13_2/ltout          LogicCell40_SEQ_MODE_0000  274    5707               FALL  1       
I__1381/I                            CascadeMux                 0      5707               FALL  1       
I__1381/O                            CascadeMux                 0      5707               FALL  1       
i3_4_lut_LC_11_13_3/in2              LogicCell40_SEQ_MODE_0000  0      5707               FALL  1       
i3_4_lut_LC_11_13_3/ltout            LogicCell40_SEQ_MODE_0000  344    6050               FALL  1       
I__1380/I                            CascadeMux                 0      6050               FALL  1       
I__1380/O                            CascadeMux                 0      6050               FALL  1       
i2_4_lut_LC_11_13_4/in2              LogicCell40_SEQ_MODE_0000  0      6050               FALL  1       
i2_4_lut_LC_11_13_4/lcout            LogicCell40_SEQ_MODE_0000  379    6429               RISE  1       
I__1377/I                            LocalMux                   0      6429               RISE  1       
I__1377/O                            LocalMux                   330    6759               RISE  1       
I__1378/I                            InMux                      0      6759               RISE  1       
I__1378/O                            InMux                      259    7018               RISE  1       
I__1379/I                            CascadeMux                 0      7018               RISE  1       
I__1379/O                            CascadeMux                 0      7018               RISE  1       
i1481_4_lut_LC_10_13_5/in2           LogicCell40_SEQ_MODE_0000  0      7018               RISE  1       
i1481_4_lut_LC_10_13_5/lcout         LogicCell40_SEQ_MODE_0000  351    7369               FALL  1       
I__1366/I                            Odrv12                     0      7369               FALL  1       
I__1366/O                            Odrv12                     540    7909               FALL  1       
I__1367/I                            Span12Mux_h                0      7909               FALL  1       
I__1367/O                            Span12Mux_h                540    8449               FALL  1       
I__1368/I                            Span12Mux_v                0      8449               FALL  1       
I__1368/O                            Span12Mux_v                540    8989               FALL  1       
I__1369/I                            Sp12to4                    0      8989               FALL  1       
I__1369/O                            Sp12to4                    449    9438               FALL  1       
I__1370/I                            Span4Mux_s0_h              0      9438               FALL  1       
I__1370/O                            Span4Mux_s0_h              140    9578               FALL  1       
I__1371/I                            LocalMux                   0      9578               FALL  1       
I__1371/O                            LocalMux                   309    9887               FALL  1       
I__1372/I                            IoInMux                    0      9887               FALL  1       
I__1372/O                            IoInMux                    217    10104              FALL  1       
led_piloto_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10104              FALL  1       
led_piloto_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12341              FALL  1       
led_piloto_pad_iopad/DIN             IO_PAD                     0      12341              FALL  1       
led_piloto_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   14694              FALL  1       
led_piloto                           top                        0      14694              FALL  1       

6.2.3::Path details for port: pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : pixel
Clock Port         : clk
Clock Reference    : pll.pll_px_clk_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 32053


Launch Clock Path Delay        8982
+ Clock To Q Delay              540
+ Data Path Delay             22531
---------------------------- ------
Clock To Out Delay            32053

Launch Clock Path
pin name                                                                  model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
clk                                                                       top                                 0      0                  RISE  1       
clk_pad_iopad/PACKAGEPIN:in                                               IO_PAD                              0      0                  RISE  1       
clk_pad_iopad/DOUT                                                        IO_PAD                              590    590                RISE  1       
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                                 PRE_IO_GBUF                         0      590                RISE  1       
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                      PRE_IO_GBUF                         1862   2452               RISE  1       
I__1579/I                                                                 gio2CtrlBuf                         0      2452               RISE  1       
I__1579/O                                                                 gio2CtrlBuf                         0      2452               RISE  1       
I__1580/I                                                                 GlobalMux                           0      2452               RISE  1       
I__1580/O                                                                 GlobalMux                           154    2607               RISE  1       
I__1585/I                                                                 Glb2LocalMux                        0      2607               RISE  1       
I__1585/O                                                                 Glb2LocalMux                        449    3055               RISE  1       
I__1586/I                                                                 LocalMux                            0      3055               RISE  1       
I__1586/O                                                                 LocalMux                            330    3385               RISE  1       
I__1587/I                                                                 InMux                               0      3385               RISE  1       
I__1587/O                                                                 InMux                               259    3645               RISE  1       
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                                 LogicCell40_SEQ_MODE_0000           0      3645               RISE  1       
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                               LogicCell40_SEQ_MODE_0000           316    3960               RISE  1       
I__1441/I                                                                 Odrv4                               0      3960               RISE  1       
I__1441/O                                                                 Odrv4                               351    4311               RISE  1       
I__1442/I                                                                 Span4Mux_v                          0      4311               RISE  1       
I__1442/O                                                                 Span4Mux_v                          351    4662               RISE  1       
I__1443/I                                                                 Span4Mux_s2_v                       0      4662               RISE  1       
I__1443/O                                                                 Span4Mux_s2_v                       252    4914               RISE  1       
I__1444/I                                                                 LocalMux                            0      4914               RISE  1       
I__1444/O                                                                 LocalMux                            330    5244               RISE  1       
I__1445/I                                                                 IoInMux                             0      5244               RISE  1       
I__1445/O                                                                 IoInMux                             259    5503               RISE  1       
pll.pll_px_clk_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      5503               RISE  1       
pll.pll_px_clk_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   8519                             
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      8519               RISE  1       
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__410/I                                                                  GlobalMux                           0      8519               RISE  1       
I__410/O                                                                  GlobalMux                           154    8673               RISE  1       
I__411/I                                                                  ClkMux                              0      8673               RISE  1       
I__411/O                                                                  ClkMux                              309    8982               RISE  1       
sincronismo.Q_47__i6_LC_6_11_6/clk                                        LogicCell40_SEQ_MODE_1000           0      8982               RISE  1       

Data Path
pin name                                                                  model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sincronismo.Q_47__i6_LC_6_11_6/lcout                                      LogicCell40_SEQ_MODE_1000  540    9522               RISE  7       
I__486/I                                                                  Odrv12                     0      9522               RISE  1       
I__486/O                                                                  Odrv12                     491    10013              RISE  1       
I__491/I                                                                  LocalMux                   0      10013              RISE  1       
I__491/O                                                                  LocalMux                   330    10342              RISE  1       
I__494/I                                                                  InMux                      0      10342              RISE  1       
I__494/O                                                                  InMux                      259    10602              RISE  1       
posicion.i132_2_lut_3_lut_LC_6_14_0/in1                                   LogicCell40_SEQ_MODE_0000  0      10602              RISE  1       
posicion.i132_2_lut_3_lut_LC_6_14_0/lcout                                 LogicCell40_SEQ_MODE_0000  400    11002              RISE  6       
I__471/I                                                                  LocalMux                   0      11002              RISE  1       
I__471/O                                                                  LocalMux                   330    11331              RISE  1       
I__475/I                                                                  InMux                      0      11331              RISE  1       
I__475/O                                                                  InMux                      259    11591              RISE  1       
sincronismo.i1465_2_lut_3_lut_LC_6_13_4/in1                               LogicCell40_SEQ_MODE_0000  0      11591              RISE  1       
sincronismo.i1465_2_lut_3_lut_LC_6_13_4/lcout                             LogicCell40_SEQ_MODE_0000  400    11991              RISE  4       
I__376/I                                                                  LocalMux                   0      11991              RISE  1       
I__376/O                                                                  LocalMux                   330    12320              RISE  1       
I__378/I                                                                  InMux                      0      12320              RISE  1       
I__378/O                                                                  InMux                      259    12580              RISE  1       
sincronismo.i834_4_lut_LC_6_13_3/in1                                      LogicCell40_SEQ_MODE_0000  0      12580              RISE  1       
sincronismo.i834_4_lut_LC_6_13_3/lcout                                    LogicCell40_SEQ_MODE_0000  400    12979              RISE  1       
I__382/I                                                                  LocalMux                   0      12979              RISE  1       
I__382/O                                                                  LocalMux                   330    13309              RISE  1       
I__383/I                                                                  InMux                      0      13309              RISE  1       
I__383/O                                                                  InMux                      259    13569              RISE  1       
I__384/I                                                                  CascadeMux                 0      13569              RISE  1       
I__384/O                                                                  CascadeMux                 0      13569              RISE  1       
salida.n_zona_4__I_0_Mux_1_i15_4_lut_LC_5_13_0/in2                        LogicCell40_SEQ_MODE_0000  0      13569              RISE  1       
salida.n_zona_4__I_0_Mux_1_i15_4_lut_LC_5_13_0/ltout                      LogicCell40_SEQ_MODE_0000  344    13912              FALL  1       
I__293/I                                                                  CascadeMux                 0      13912              FALL  1       
I__293/O                                                                  CascadeMux                 0      13912              FALL  1       
sincronismo.i1_4_lut_adj_5_LC_5_13_1/in2                                  LogicCell40_SEQ_MODE_0000  0      13912              FALL  1       
sincronismo.i1_4_lut_adj_5_LC_5_13_1/lcout                                LogicCell40_SEQ_MODE_0000  379    14291              RISE  25      
I__1082/I                                                                 Odrv4                      0      14291              RISE  1       
I__1082/O                                                                 Odrv4                      351    14642              RISE  1       
I__1088/I                                                                 Span4Mux_v                 0      14642              RISE  1       
I__1088/O                                                                 Span4Mux_v                 351    14992              RISE  1       
I__1098/I                                                                 LocalMux                   0      14992              RISE  1       
I__1098/O                                                                 LocalMux                   330    15322              RISE  1       
I__1115/I                                                                 InMux                      0      15322              RISE  1       
I__1115/O                                                                 InMux                      259    15581              RISE  1       
tabla.i965_2_lut_3_lut_4_lut_LC_7_12_0/in1                                LogicCell40_SEQ_MODE_0000  0      15581              RISE  1       
tabla.i965_2_lut_3_lut_4_lut_LC_7_12_0/lcout                              LogicCell40_SEQ_MODE_0000  400    15981              RISE  5       
I__833/I                                                                  Odrv12                     0      15981              RISE  1       
I__833/O                                                                  Odrv12                     491    16472              RISE  1       
I__838/I                                                                  LocalMux                   0      16472              RISE  1       
I__838/O                                                                  LocalMux                   330    16802              RISE  1       
I__841/I                                                                  InMux                      0      16802              RISE  1       
I__841/O                                                                  InMux                      259    17061              RISE  1       
tabla.char_code_2__bdd_4_lut_4_lut_4_lut_LC_9_12_6/in1                    LogicCell40_SEQ_MODE_0000  0      17061              RISE  1       
tabla.char_code_2__bdd_4_lut_4_lut_4_lut_LC_9_12_6/lcout                  LogicCell40_SEQ_MODE_0000  400    17461              RISE  1       
I__829/I                                                                  LocalMux                   0      17461              RISE  1       
I__829/O                                                                  LocalMux                   330    17791              RISE  1       
I__830/I                                                                  InMux                      0      17791              RISE  1       
I__830/O                                                                  InMux                      259    18050              RISE  1       
sincronismo.n1994_bdd_4_lut_4_lut_LC_9_11_1/in0                           LogicCell40_SEQ_MODE_0000  0      18050              RISE  1       
sincronismo.n1994_bdd_4_lut_4_lut_LC_9_11_1/lcout                         LogicCell40_SEQ_MODE_0000  449    18499              RISE  1       
I__753/I                                                                  LocalMux                   0      18499              RISE  1       
I__753/O                                                                  LocalMux                   330    18829              RISE  1       
I__754/I                                                                  InMux                      0      18829              RISE  1       
I__754/O                                                                  InMux                      259    19088              RISE  1       
tabla.px_visible_I_3_i20_3_lut_3_lut_3_lut_LC_9_11_7/in3                  LogicCell40_SEQ_MODE_0000  0      19088              RISE  1       
tabla.px_visible_I_3_i20_3_lut_3_lut_3_lut_LC_9_11_7/lcout                LogicCell40_SEQ_MODE_0000  316    19404              RISE  1       
I__751/I                                                                  LocalMux                   0      19404              RISE  1       
I__751/O                                                                  LocalMux                   330    19733              RISE  1       
I__752/I                                                                  InMux                      0      19733              RISE  1       
I__752/O                                                                  InMux                      259    19993              RISE  1       
generador.px_visible_N_106_1__bdd_4_lut_1513_4_lut_4_lut_LC_9_11_3/in1    LogicCell40_SEQ_MODE_0000  0      19993              RISE  1       
generador.px_visible_N_106_1__bdd_4_lut_1513_4_lut_4_lut_LC_9_11_3/lcout  LogicCell40_SEQ_MODE_0000  400    20393              RISE  1       
I__784/I                                                                  Odrv12                     0      20393              RISE  1       
I__784/O                                                                  Odrv12                     491    20884              RISE  1       
I__785/I                                                                  LocalMux                   0      20884              RISE  1       
I__785/O                                                                  LocalMux                   330    21213              RISE  1       
I__786/I                                                                  InMux                      0      21213              RISE  1       
I__786/O                                                                  InMux                      259    21473              RISE  1       
generador.n1976_bdd_4_lut_4_lut_LC_9_13_1/in1                             LogicCell40_SEQ_MODE_0000  0      21473              RISE  1       
generador.n1976_bdd_4_lut_4_lut_LC_9_13_1/lcout                           LogicCell40_SEQ_MODE_0000  400    21873              RISE  1       
I__779/I                                                                  Odrv4                      0      21873              RISE  1       
I__779/O                                                                  Odrv4                      351    22223              RISE  1       
I__780/I                                                                  Span4Mux_v                 0      22223              RISE  1       
I__780/O                                                                  Span4Mux_v                 351    22574              RISE  1       
I__781/I                                                                  LocalMux                   0      22574              RISE  1       
I__781/O                                                                  LocalMux                   330    22904              RISE  1       
I__782/I                                                                  InMux                      0      22904              RISE  1       
I__782/O                                                                  InMux                      259    23163              RISE  1       
generador.linea_4__bdd_4_lut_4_lut_4_lut_LC_6_15_0/in0                    LogicCell40_SEQ_MODE_0000  0      23163              RISE  1       
generador.linea_4__bdd_4_lut_4_lut_4_lut_LC_6_15_0/lcout                  LogicCell40_SEQ_MODE_0000  449    23612              RISE  1       
I__524/I                                                                  LocalMux                   0      23612              RISE  1       
I__524/O                                                                  LocalMux                   330    23942              RISE  1       
I__525/I                                                                  InMux                      0      23942              RISE  1       
I__525/O                                                                  InMux                      259    24201              RISE  1       
I__526/I                                                                  CascadeMux                 0      24201              RISE  1       
I__526/O                                                                  CascadeMux                 0      24201              RISE  1       
generador.n2000_bdd_4_lut_4_lut_LC_5_14_1/in2                             LogicCell40_SEQ_MODE_0000  0      24201              RISE  1       
generador.n2000_bdd_4_lut_4_lut_LC_5_14_1/ltout                           LogicCell40_SEQ_MODE_0000  344    24545              FALL  1       
I__340/I                                                                  CascadeMux                 0      24545              FALL  1       
I__340/O                                                                  CascadeMux                 0      24545              FALL  1       
generador.i104914_i1_4_lut_LC_5_14_2/in2                                  LogicCell40_SEQ_MODE_0000  0      24545              FALL  1       
generador.i104914_i1_4_lut_LC_5_14_2/ltout                                LogicCell40_SEQ_MODE_0000  344    24888              FALL  1       
I__339/I                                                                  CascadeMux                 0      24888              FALL  1       
I__339/O                                                                  CascadeMux                 0      24888              FALL  1       
generador.i4_4_lut_LC_5_14_3/in2                                          LogicCell40_SEQ_MODE_0000  0      24888              FALL  1       
generador.i4_4_lut_LC_5_14_3/lcout                                        LogicCell40_SEQ_MODE_0000  351    25239              FALL  1       
I__333/I                                                                  Odrv12                     0      25239              FALL  1       
I__333/O                                                                  Odrv12                     540    25779              FALL  1       
I__334/I                                                                  Span12Mux_v                0      25779              FALL  1       
I__334/O                                                                  Span12Mux_v                540    26319              FALL  1       
I__335/I                                                                  Sp12to4                    0      26319              FALL  1       
I__335/O                                                                  Sp12to4                    449    26768              FALL  1       
I__336/I                                                                  Span4Mux_s1_h              0      26768              FALL  1       
I__336/O                                                                  Span4Mux_s1_h              168    26936              FALL  1       
I__337/I                                                                  LocalMux                   0      26936              FALL  1       
I__337/O                                                                  LocalMux                   309    27245              FALL  1       
I__338/I                                                                  IoInMux                    0      27245              FALL  1       
I__338/O                                                                  IoInMux                    217    27462              FALL  1       
pixel_pad_preio/DOUT0                                                     PRE_IO_PIN_TYPE_011001     0      27462              FALL  1       
pixel_pad_preio/PADOUT                                                    PRE_IO_PIN_TYPE_011001     2237   29700              FALL  1       
pixel_pad_iopad/DIN                                                       IO_PAD                     0      29700              FALL  1       
pixel_pad_iopad/PACKAGEPIN:out                                            IO_PAD                     2353   32053              FALL  1       
pixel                                                                     top                        0      32053              FALL  1       

6.2.4::Path details for port: v_sync    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : v_sync
Clock Port         : clk
Clock Reference    : pll.pll_px_clk_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 19863


Launch Clock Path Delay        8982
+ Clock To Q Delay              540
+ Data Path Delay             10341
---------------------------- ------
Clock To Out Delay            19863

Launch Clock Path
pin name                                                                  model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
clk                                                                       top                                 0      0                  RISE  1       
clk_pad_iopad/PACKAGEPIN:in                                               IO_PAD                              0      0                  RISE  1       
clk_pad_iopad/DOUT                                                        IO_PAD                              590    590                RISE  1       
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                                 PRE_IO_GBUF                         0      590                RISE  1       
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                      PRE_IO_GBUF                         1862   2452               RISE  1       
I__1579/I                                                                 gio2CtrlBuf                         0      2452               RISE  1       
I__1579/O                                                                 gio2CtrlBuf                         0      2452               RISE  1       
I__1580/I                                                                 GlobalMux                           0      2452               RISE  1       
I__1580/O                                                                 GlobalMux                           154    2607               RISE  1       
I__1585/I                                                                 Glb2LocalMux                        0      2607               RISE  1       
I__1585/O                                                                 Glb2LocalMux                        449    3055               RISE  1       
I__1586/I                                                                 LocalMux                            0      3055               RISE  1       
I__1586/O                                                                 LocalMux                            330    3385               RISE  1       
I__1587/I                                                                 InMux                               0      3385               RISE  1       
I__1587/O                                                                 InMux                               259    3645               RISE  1       
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                                 LogicCell40_SEQ_MODE_0000           0      3645               RISE  1       
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                               LogicCell40_SEQ_MODE_0000           316    3960               RISE  1       
I__1441/I                                                                 Odrv4                               0      3960               RISE  1       
I__1441/O                                                                 Odrv4                               351    4311               RISE  1       
I__1442/I                                                                 Span4Mux_v                          0      4311               RISE  1       
I__1442/O                                                                 Span4Mux_v                          351    4662               RISE  1       
I__1443/I                                                                 Span4Mux_s2_v                       0      4662               RISE  1       
I__1443/O                                                                 Span4Mux_s2_v                       252    4914               RISE  1       
I__1444/I                                                                 LocalMux                            0      4914               RISE  1       
I__1444/O                                                                 LocalMux                            330    5244               RISE  1       
I__1445/I                                                                 IoInMux                             0      5244               RISE  1       
I__1445/O                                                                 IoInMux                             259    5503               RISE  1       
pll.pll_px_clk_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      5503               RISE  1       
pll.pll_px_clk_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   8519                             
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      8519               RISE  1       
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__410/I                                                                  GlobalMux                           0      8519               RISE  1       
I__410/O                                                                  GlobalMux                           154    8673               RISE  1       
I__411/I                                                                  ClkMux                              0      8673               RISE  1       
I__411/O                                                                  ClkMux                              309    8982               RISE  1       
sincronismo.Q_47__i3_LC_6_11_3/clk                                        LogicCell40_SEQ_MODE_1000           0      8982               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
sincronismo.Q_47__i3_LC_6_11_3/lcout     LogicCell40_SEQ_MODE_1000  540    9522               RISE  3       
I__347/I                                 LocalMux                   0      9522               RISE  1       
I__347/O                                 LocalMux                   330    9851               RISE  1       
I__350/I                                 InMux                      0      9851               RISE  1       
I__350/O                                 InMux                      259    10111              RISE  1       
sincronismo.i1_2_lut_LC_5_11_2/in0       LogicCell40_SEQ_MODE_0000  0      10111              RISE  1       
sincronismo.i1_2_lut_LC_5_11_2/lcout     LogicCell40_SEQ_MODE_0000  449    10560              RISE  2       
I__306/I                                 LocalMux                   0      10560              RISE  1       
I__306/O                                 LocalMux                   330    10889              RISE  1       
I__308/I                                 InMux                      0      10889              RISE  1       
I__308/O                                 InMux                      259    11149              RISE  1       
sincronismo.i989_4_lut_LC_5_11_0/in0     LogicCell40_SEQ_MODE_0000  0      11149              RISE  1       
sincronismo.i989_4_lut_LC_5_11_0/ltout   LogicCell40_SEQ_MODE_0000  386    11535              FALL  1       
I__280/I                                 CascadeMux                 0      11535              FALL  1       
I__280/O                                 CascadeMux                 0      11535              FALL  1       
sincronismo.i1003_4_lut_LC_5_11_1/in2    LogicCell40_SEQ_MODE_0000  0      11535              FALL  1       
sincronismo.i1003_4_lut_LC_5_11_1/lcout  LogicCell40_SEQ_MODE_0000  379    11913              RISE  1       
I__304/I                                 LocalMux                   0      11913              RISE  1       
I__304/O                                 LocalMux                   330    12243              RISE  1       
I__305/I                                 InMux                      0      12243              RISE  1       
I__305/O                                 InMux                      259    12503              RISE  1       
sincronismo.i1475_4_lut_LC_5_12_6/in1    LogicCell40_SEQ_MODE_0000  0      12503              RISE  1       
sincronismo.i1475_4_lut_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_0000  379    12881              FALL  1       
I__294/I                                 Odrv12                     0      12881              FALL  1       
I__294/O                                 Odrv12                     540    13421              FALL  1       
I__295/I                                 Span12Mux_s8_h             0      13421              FALL  1       
I__295/O                                 Span12Mux_s8_h             386    13807              FALL  1       
I__296/I                                 Sp12to4                    0      13807              FALL  1       
I__296/O                                 Sp12to4                    449    14256              FALL  1       
I__297/I                                 Span4Mux_s1_h              0      14256              FALL  1       
I__297/O                                 Span4Mux_s1_h              168    14424              FALL  1       
I__298/I                                 IoSpan4Mux                 0      14424              FALL  1       
I__298/O                                 IoSpan4Mux                 323    14747              FALL  1       
I__299/I                                 LocalMux                   0      14747              FALL  1       
I__299/O                                 LocalMux                   309    15055              FALL  1       
I__300/I                                 IoInMux                    0      15055              FALL  1       
I__300/O                                 IoInMux                    217    15273              FALL  1       
v_sync_pad_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      15273              FALL  1       
v_sync_pad_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   17510              FALL  1       
v_sync_pad_iopad/DIN                     IO_PAD                     0      17510              FALL  1       
v_sync_pad_iopad/PACKAGEPIN:out          IO_PAD                     2353   19863              FALL  1       
v_sync                                   top                        0      19863              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: h_sync    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : h_sync
Clock Port         : clk
Clock Reference    : pll.pll_px_clk_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 16744


Launch Clock Path Delay        8982
+ Clock To Q Delay              540
+ Data Path Delay              7222
---------------------------- ------
Clock To Out Delay            16744

Launch Clock Path
pin name                                                                  model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
clk                                                                       top                                 0      0                  RISE  1       
clk_pad_iopad/PACKAGEPIN:in                                               IO_PAD                              0      0                  RISE  1       
clk_pad_iopad/DOUT                                                        IO_PAD                              590    590                RISE  1       
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                                 PRE_IO_GBUF                         0      590                RISE  1       
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                      PRE_IO_GBUF                         1862   2452               RISE  1       
I__1579/I                                                                 gio2CtrlBuf                         0      2452               RISE  1       
I__1579/O                                                                 gio2CtrlBuf                         0      2452               RISE  1       
I__1580/I                                                                 GlobalMux                           0      2452               RISE  1       
I__1580/O                                                                 GlobalMux                           154    2607               RISE  1       
I__1585/I                                                                 Glb2LocalMux                        0      2607               RISE  1       
I__1585/O                                                                 Glb2LocalMux                        449    3055               RISE  1       
I__1586/I                                                                 LocalMux                            0      3055               RISE  1       
I__1586/O                                                                 LocalMux                            330    3385               RISE  1       
I__1587/I                                                                 InMux                               0      3385               RISE  1       
I__1587/O                                                                 InMux                               259    3645               RISE  1       
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                                 LogicCell40_SEQ_MODE_0000           0      3645               RISE  1       
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                               LogicCell40_SEQ_MODE_0000           316    3960               RISE  1       
I__1441/I                                                                 Odrv4                               0      3960               RISE  1       
I__1441/O                                                                 Odrv4                               351    4311               RISE  1       
I__1442/I                                                                 Span4Mux_v                          0      4311               RISE  1       
I__1442/O                                                                 Span4Mux_v                          351    4662               RISE  1       
I__1443/I                                                                 Span4Mux_s2_v                       0      4662               RISE  1       
I__1443/O                                                                 Span4Mux_s2_v                       252    4914               RISE  1       
I__1444/I                                                                 LocalMux                            0      4914               RISE  1       
I__1444/O                                                                 LocalMux                            330    5244               RISE  1       
I__1445/I                                                                 IoInMux                             0      5244               RISE  1       
I__1445/O                                                                 IoInMux                             259    5503               RISE  1       
pll.pll_px_clk_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      5503               RISE  1       
pll.pll_px_clk_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   8519                             
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      8519               RISE  1       
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__410/I                                                                  GlobalMux                           0      8519               RISE  1       
I__410/O                                                                  GlobalMux                           154    8673               RISE  1       
I__413/I                                                                  ClkMux                              0      8673               RISE  1       
I__413/O                                                                  ClkMux                              309    8982               RISE  1       
sincronismo.Q_46__i7_LC_3_12_7/clk                                        LogicCell40_SEQ_MODE_1000           0      8982               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
sincronismo.Q_46__i7_LC_3_12_7/lcout  LogicCell40_SEQ_MODE_1000  540    9522               FALL  9       
I__567/I                              Odrv4                      0      9522               FALL  1       
I__567/O                              Odrv4                      372    9894               FALL  1       
I__573/I                              LocalMux                   0      9894               FALL  1       
I__573/O                              LocalMux                   309    10202              FALL  1       
I__579/I                              InMux                      0      10202              FALL  1       
I__579/O                              InMux                      217    10420              FALL  1       
sincronismo.i2_4_lut_LC_3_15_7/in3    LogicCell40_SEQ_MODE_0000  0      10420              FALL  1       
sincronismo.i2_4_lut_LC_3_15_7/lcout  LogicCell40_SEQ_MODE_0000  288    10707              FALL  1       
I__281/I                              Odrv4                      0      10707              FALL  1       
I__281/O                              Odrv4                      372    11079              FALL  1       
I__282/I                              Span4Mux_h                 0      11079              FALL  1       
I__282/O                              Span4Mux_h                 316    11394              FALL  1       
I__283/I                              Span4Mux_s2_h              0      11394              FALL  1       
I__283/O                              Span4Mux_s2_h              203    11598              FALL  1       
I__284/I                              IoSpan4Mux                 0      11598              FALL  1       
I__284/O                              IoSpan4Mux                 323    11920              FALL  1       
I__285/I                              LocalMux                   0      11920              FALL  1       
I__285/O                              LocalMux                   309    12229              FALL  1       
I__286/I                              IoInMux                    0      12229              FALL  1       
I__286/O                              IoInMux                    217    12446              FALL  1       
h_sync_pad_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      12446              FALL  1       
h_sync_pad_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   14452              RISE  1       
h_sync_pad_iopad/DIN                  IO_PAD                     0      14452              RISE  1       
h_sync_pad_iopad/PACKAGEPIN:out       IO_PAD                     2292   16744              RISE  1       
h_sync                                top                        0      16744              RISE  1       

6.5.2::Path details for port: led_piloto
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_piloto
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 11603


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              8148
---------------------------- ------
Clock To Out Delay            11603

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                        top                        0      0                  RISE  1       
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__1579/I                                  gio2CtrlBuf                0      2452               RISE  1       
I__1579/O                                  gio2CtrlBuf                0      2452               RISE  1       
I__1580/I                                  GlobalMux                  0      2452               RISE  1       
I__1580/O                                  GlobalMux                  154    2607               RISE  1       
I__1583/I                                  ClkMux                     0      2607               RISE  1       
I__1583/O                                  ClkMux                     309    2915               RISE  1       
Q_45__i22_LC_12_13_6/clk                   LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
Q_45__i22_LC_12_13_6/lcout           LogicCell40_SEQ_MODE_1000  540    3455               FALL  3       
I__1518/I                            Odrv4                      0      3455               FALL  1       
I__1518/O                            Odrv4                      372    3827               FALL  1       
I__1521/I                            LocalMux                   0      3827               FALL  1       
I__1521/O                            LocalMux                   309    4136               FALL  1       
I__1522/I                            InMux                      0      4136               FALL  1       
I__1522/O                            InMux                      217    4353               FALL  1       
i1481_4_lut_LC_10_13_5/in3           LogicCell40_SEQ_MODE_0000  0      4353               FALL  1       
i1481_4_lut_LC_10_13_5/lcout         LogicCell40_SEQ_MODE_0000  316    4669               RISE  1       
I__1366/I                            Odrv12                     0      4669               RISE  1       
I__1366/O                            Odrv12                     491    5159               RISE  1       
I__1367/I                            Span12Mux_h                0      5159               RISE  1       
I__1367/O                            Span12Mux_h                491    5650               RISE  1       
I__1368/I                            Span12Mux_v                0      5650               RISE  1       
I__1368/O                            Span12Mux_v                491    6141               RISE  1       
I__1369/I                            Sp12to4                    0      6141               RISE  1       
I__1369/O                            Sp12to4                    428    6569               RISE  1       
I__1370/I                            Span4Mux_s0_h              0      6569               RISE  1       
I__1370/O                            Span4Mux_s0_h              147    6716               RISE  1       
I__1371/I                            LocalMux                   0      6716               RISE  1       
I__1371/O                            LocalMux                   330    7046               RISE  1       
I__1372/I                            IoInMux                    0      7046               RISE  1       
I__1372/O                            IoInMux                    259    7306               RISE  1       
led_piloto_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7306               RISE  1       
led_piloto_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9311               RISE  1       
led_piloto_pad_iopad/DIN             IO_PAD                     0      9311               RISE  1       
led_piloto_pad_iopad/PACKAGEPIN:out  IO_PAD                     2292   11603              RISE  1       
led_piloto                           top                        0      11603              RISE  1       

6.5.3::Path details for port: pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : pixel
Clock Port         : clk
Clock Reference    : pll.pll_px_clk_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 17207


Launch Clock Path Delay        8982
+ Clock To Q Delay              540
+ Data Path Delay              7685
---------------------------- ------
Clock To Out Delay            17207

Launch Clock Path
pin name                                                                  model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
clk                                                                       top                                 0      0                  RISE  1       
clk_pad_iopad/PACKAGEPIN:in                                               IO_PAD                              0      0                  RISE  1       
clk_pad_iopad/DOUT                                                        IO_PAD                              590    590                RISE  1       
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                                 PRE_IO_GBUF                         0      590                RISE  1       
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                      PRE_IO_GBUF                         1862   2452               RISE  1       
I__1579/I                                                                 gio2CtrlBuf                         0      2452               RISE  1       
I__1579/O                                                                 gio2CtrlBuf                         0      2452               RISE  1       
I__1580/I                                                                 GlobalMux                           0      2452               RISE  1       
I__1580/O                                                                 GlobalMux                           154    2607               RISE  1       
I__1585/I                                                                 Glb2LocalMux                        0      2607               RISE  1       
I__1585/O                                                                 Glb2LocalMux                        449    3055               RISE  1       
I__1586/I                                                                 LocalMux                            0      3055               RISE  1       
I__1586/O                                                                 LocalMux                            330    3385               RISE  1       
I__1587/I                                                                 InMux                               0      3385               RISE  1       
I__1587/O                                                                 InMux                               259    3645               RISE  1       
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                                 LogicCell40_SEQ_MODE_0000           0      3645               RISE  1       
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                               LogicCell40_SEQ_MODE_0000           316    3960               RISE  1       
I__1441/I                                                                 Odrv4                               0      3960               RISE  1       
I__1441/O                                                                 Odrv4                               351    4311               RISE  1       
I__1442/I                                                                 Span4Mux_v                          0      4311               RISE  1       
I__1442/O                                                                 Span4Mux_v                          351    4662               RISE  1       
I__1443/I                                                                 Span4Mux_s2_v                       0      4662               RISE  1       
I__1443/O                                                                 Span4Mux_s2_v                       252    4914               RISE  1       
I__1444/I                                                                 LocalMux                            0      4914               RISE  1       
I__1444/O                                                                 LocalMux                            330    5244               RISE  1       
I__1445/I                                                                 IoInMux                             0      5244               RISE  1       
I__1445/O                                                                 IoInMux                             259    5503               RISE  1       
pll.pll_px_clk_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      5503               RISE  1       
pll.pll_px_clk_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   8519                             
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      8519               RISE  1       
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__410/I                                                                  GlobalMux                           0      8519               RISE  1       
I__410/O                                                                  GlobalMux                           154    8673               RISE  1       
I__412/I                                                                  ClkMux                              0      8673               RISE  1       
I__412/O                                                                  ClkMux                              309    8982               RISE  1       
sincronismo.Q_47__i9_LC_6_12_1/clk                                        LogicCell40_SEQ_MODE_1000           0      8982               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
sincronismo.Q_47__i9_LC_6_12_1/lcout  LogicCell40_SEQ_MODE_1000  540    9522               FALL  4       
I__417/I                              Odrv4                      0      9522               FALL  1       
I__417/O                              Odrv4                      372    9894               FALL  1       
I__421/I                              LocalMux                   0      9894               FALL  1       
I__421/O                              LocalMux                   309    10202              FALL  1       
I__423/I                              InMux                      0      10202              FALL  1       
I__423/O                              InMux                      217    10420              FALL  1       
generador.i4_4_lut_LC_5_14_3/in3      LogicCell40_SEQ_MODE_0000  0      10420              FALL  1       
generador.i4_4_lut_LC_5_14_3/lcout    LogicCell40_SEQ_MODE_0000  316    10735              RISE  1       
I__333/I                              Odrv12                     0      10735              RISE  1       
I__333/O                              Odrv12                     491    11226              RISE  1       
I__334/I                              Span12Mux_v                0      11226              RISE  1       
I__334/O                              Span12Mux_v                491    11717              RISE  1       
I__335/I                              Sp12to4                    0      11717              RISE  1       
I__335/O                              Sp12to4                    428    12145              RISE  1       
I__336/I                              Span4Mux_s1_h              0      12145              RISE  1       
I__336/O                              Span4Mux_s1_h              175    12320              RISE  1       
I__337/I                              LocalMux                   0      12320              RISE  1       
I__337/O                              LocalMux                   330    12650              RISE  1       
I__338/I                              IoInMux                    0      12650              RISE  1       
I__338/O                              IoInMux                    259    12909              RISE  1       
pixel_pad_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      12909              RISE  1       
pixel_pad_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   14915              RISE  1       
pixel_pad_iopad/DIN                   IO_PAD                     0      14915              RISE  1       
pixel_pad_iopad/PACKAGEPIN:out        IO_PAD                     2292   17207              RISE  1       
pixel                                 top                        0      17207              RISE  1       

6.5.4::Path details for port: v_sync    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : v_sync
Clock Port         : clk
Clock Reference    : pll.pll_px_clk_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 17038


Launch Clock Path Delay        8982
+ Clock To Q Delay              540
+ Data Path Delay              7516
---------------------------- ------
Clock To Out Delay            17038

Launch Clock Path
pin name                                                                  model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
clk                                                                       top                                 0      0                  RISE  1       
clk_pad_iopad/PACKAGEPIN:in                                               IO_PAD                              0      0                  RISE  1       
clk_pad_iopad/DOUT                                                        IO_PAD                              590    590                RISE  1       
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                                 PRE_IO_GBUF                         0      590                RISE  1       
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                      PRE_IO_GBUF                         1862   2452               RISE  1       
I__1579/I                                                                 gio2CtrlBuf                         0      2452               RISE  1       
I__1579/O                                                                 gio2CtrlBuf                         0      2452               RISE  1       
I__1580/I                                                                 GlobalMux                           0      2452               RISE  1       
I__1580/O                                                                 GlobalMux                           154    2607               RISE  1       
I__1585/I                                                                 Glb2LocalMux                        0      2607               RISE  1       
I__1585/O                                                                 Glb2LocalMux                        449    3055               RISE  1       
I__1586/I                                                                 LocalMux                            0      3055               RISE  1       
I__1586/O                                                                 LocalMux                            330    3385               RISE  1       
I__1587/I                                                                 InMux                               0      3385               RISE  1       
I__1587/O                                                                 InMux                               259    3645               RISE  1       
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                                 LogicCell40_SEQ_MODE_0000           0      3645               RISE  1       
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                               LogicCell40_SEQ_MODE_0000           316    3960               RISE  1       
I__1441/I                                                                 Odrv4                               0      3960               RISE  1       
I__1441/O                                                                 Odrv4                               351    4311               RISE  1       
I__1442/I                                                                 Span4Mux_v                          0      4311               RISE  1       
I__1442/O                                                                 Span4Mux_v                          351    4662               RISE  1       
I__1443/I                                                                 Span4Mux_s2_v                       0      4662               RISE  1       
I__1443/O                                                                 Span4Mux_s2_v                       252    4914               RISE  1       
I__1444/I                                                                 LocalMux                            0      4914               RISE  1       
I__1444/O                                                                 LocalMux                            330    5244               RISE  1       
I__1445/I                                                                 IoInMux                             0      5244               RISE  1       
I__1445/O                                                                 IoInMux                             259    5503               RISE  1       
pll.pll_px_clk_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      5503               RISE  1       
pll.pll_px_clk_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   8519                             
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      8519               RISE  1       
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__410/I                                                                  GlobalMux                           0      8519               RISE  1       
I__410/O                                                                  GlobalMux                           154    8673               RISE  1       
I__412/I                                                                  ClkMux                              0      8673               RISE  1       
I__412/O                                                                  ClkMux                              309    8982               RISE  1       
sincronismo.Q_47__i9_LC_6_12_1/clk                                        LogicCell40_SEQ_MODE_1000           0      8982               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
sincronismo.Q_47__i9_LC_6_12_1/lcout     LogicCell40_SEQ_MODE_1000  540    9522               FALL  4       
I__415/I                                 LocalMux                   0      9522               FALL  1       
I__415/O                                 LocalMux                   309    9830               FALL  1       
I__419/I                                 InMux                      0      9830               FALL  1       
I__419/O                                 InMux                      217    10048              FALL  1       
I__422/I                                 CascadeMux                 0      10048              FALL  1       
I__422/O                                 CascadeMux                 0      10048              FALL  1       
sincronismo.i1475_4_lut_LC_5_12_6/in2    LogicCell40_SEQ_MODE_0000  0      10048              FALL  1       
sincronismo.i1475_4_lut_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_0000  379    10427              RISE  1       
I__294/I                                 Odrv12                     0      10427              RISE  1       
I__294/O                                 Odrv12                     491    10918              RISE  1       
I__295/I                                 Span12Mux_s8_h             0      10918              RISE  1       
I__295/O                                 Span12Mux_s8_h             344    11261              RISE  1       
I__296/I                                 Sp12to4                    0      11261              RISE  1       
I__296/O                                 Sp12to4                    428    11689              RISE  1       
I__297/I                                 Span4Mux_s1_h              0      11689              RISE  1       
I__297/O                                 Span4Mux_s1_h              175    11864              RISE  1       
I__298/I                                 IoSpan4Mux                 0      11864              RISE  1       
I__298/O                                 IoSpan4Mux                 288    12152              RISE  1       
I__299/I                                 LocalMux                   0      12152              RISE  1       
I__299/O                                 LocalMux                   330    12482              RISE  1       
I__300/I                                 IoInMux                    0      12482              RISE  1       
I__300/O                                 IoInMux                    259    12741              RISE  1       
v_sync_pad_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      12741              RISE  1       
v_sync_pad_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2006   14747              RISE  1       
v_sync_pad_iopad/DIN                     IO_PAD                     0      14747              RISE  1       
v_sync_pad_iopad/PACKAGEPIN:out          IO_PAD                     2292   17038              RISE  1       
v_sync                                   top                        0      17038              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i7_LC_6_11_7/sr
Capture Clock    : sincronismo.Q_47__i7_LC_6_11_7/clk
Setup Constraint : 477612p
Path slack       : 472148p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4720
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14242
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/ltout        LogicCell40_SEQ_MODE_0000    344             12418  472148  FALL       1
I__312/I                                    CascadeMux                     0             12418  472148  FALL       1
I__312/O                                    CascadeMux                     0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in2        LogicCell40_SEQ_MODE_0000      0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout      LogicCell40_SEQ_MODE_0000    379             12797  472148  RISE      10
I__389/I                                    Odrv4                          0             12797  472148  RISE       1
I__389/O                                    Odrv4                        351             13148  472148  RISE       1
I__391/I                                    Span4Mux_h                     0             13148  472148  RISE       1
I__391/O                                    Span4Mux_h                   302             13449  472148  RISE       1
I__393/I                                    LocalMux                       0             13449  472148  RISE       1
I__393/O                                    LocalMux                     330             13779  472148  RISE       1
I__394/I                                    SRMux                          0             13779  472148  RISE       1
I__394/O                                    SRMux                        463             14242  472148  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/sr           LogicCell40_SEQ_MODE_1000      0             14242  472148  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i6_LC_6_11_6/sr
Capture Clock    : sincronismo.Q_47__i6_LC_6_11_6/clk
Setup Constraint : 477612p
Path slack       : 472148p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4720
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14242
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/ltout        LogicCell40_SEQ_MODE_0000    344             12418  472148  FALL       1
I__312/I                                    CascadeMux                     0             12418  472148  FALL       1
I__312/O                                    CascadeMux                     0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in2        LogicCell40_SEQ_MODE_0000      0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout      LogicCell40_SEQ_MODE_0000    379             12797  472148  RISE      10
I__389/I                                    Odrv4                          0             12797  472148  RISE       1
I__389/O                                    Odrv4                        351             13148  472148  RISE       1
I__391/I                                    Span4Mux_h                     0             13148  472148  RISE       1
I__391/O                                    Span4Mux_h                   302             13449  472148  RISE       1
I__393/I                                    LocalMux                       0             13449  472148  RISE       1
I__393/O                                    LocalMux                     330             13779  472148  RISE       1
I__394/I                                    SRMux                          0             13779  472148  RISE       1
I__394/O                                    SRMux                        463             14242  472148  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/sr           LogicCell40_SEQ_MODE_1000      0             14242  472148  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i5_LC_6_11_5/sr
Capture Clock    : sincronismo.Q_47__i5_LC_6_11_5/clk
Setup Constraint : 477612p
Path slack       : 472148p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4720
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14242
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/ltout        LogicCell40_SEQ_MODE_0000    344             12418  472148  FALL       1
I__312/I                                    CascadeMux                     0             12418  472148  FALL       1
I__312/O                                    CascadeMux                     0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in2        LogicCell40_SEQ_MODE_0000      0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout      LogicCell40_SEQ_MODE_0000    379             12797  472148  RISE      10
I__389/I                                    Odrv4                          0             12797  472148  RISE       1
I__389/O                                    Odrv4                        351             13148  472148  RISE       1
I__391/I                                    Span4Mux_h                     0             13148  472148  RISE       1
I__391/O                                    Span4Mux_h                   302             13449  472148  RISE       1
I__393/I                                    LocalMux                       0             13449  472148  RISE       1
I__393/O                                    LocalMux                     330             13779  472148  RISE       1
I__394/I                                    SRMux                          0             13779  472148  RISE       1
I__394/O                                    SRMux                        463             14242  472148  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/sr           LogicCell40_SEQ_MODE_1000      0             14242  472148  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i4_LC_6_11_4/sr
Capture Clock    : sincronismo.Q_47__i4_LC_6_11_4/clk
Setup Constraint : 477612p
Path slack       : 472148p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4720
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14242
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/ltout        LogicCell40_SEQ_MODE_0000    344             12418  472148  FALL       1
I__312/I                                    CascadeMux                     0             12418  472148  FALL       1
I__312/O                                    CascadeMux                     0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in2        LogicCell40_SEQ_MODE_0000      0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout      LogicCell40_SEQ_MODE_0000    379             12797  472148  RISE      10
I__389/I                                    Odrv4                          0             12797  472148  RISE       1
I__389/O                                    Odrv4                        351             13148  472148  RISE       1
I__391/I                                    Span4Mux_h                     0             13148  472148  RISE       1
I__391/O                                    Span4Mux_h                   302             13449  472148  RISE       1
I__393/I                                    LocalMux                       0             13449  472148  RISE       1
I__393/O                                    LocalMux                     330             13779  472148  RISE       1
I__394/I                                    SRMux                          0             13779  472148  RISE       1
I__394/O                                    SRMux                        463             14242  472148  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/sr           LogicCell40_SEQ_MODE_1000      0             14242  472148  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i3_LC_6_11_3/sr
Capture Clock    : sincronismo.Q_47__i3_LC_6_11_3/clk
Setup Constraint : 477612p
Path slack       : 472148p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4720
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14242
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/ltout        LogicCell40_SEQ_MODE_0000    344             12418  472148  FALL       1
I__312/I                                    CascadeMux                     0             12418  472148  FALL       1
I__312/O                                    CascadeMux                     0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in2        LogicCell40_SEQ_MODE_0000      0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout      LogicCell40_SEQ_MODE_0000    379             12797  472148  RISE      10
I__389/I                                    Odrv4                          0             12797  472148  RISE       1
I__389/O                                    Odrv4                        351             13148  472148  RISE       1
I__391/I                                    Span4Mux_h                     0             13148  472148  RISE       1
I__391/O                                    Span4Mux_h                   302             13449  472148  RISE       1
I__393/I                                    LocalMux                       0             13449  472148  RISE       1
I__393/O                                    LocalMux                     330             13779  472148  RISE       1
I__394/I                                    SRMux                          0             13779  472148  RISE       1
I__394/O                                    SRMux                        463             14242  472148  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/sr           LogicCell40_SEQ_MODE_1000      0             14242  472148  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i2_LC_6_11_2/sr
Capture Clock    : sincronismo.Q_47__i2_LC_6_11_2/clk
Setup Constraint : 477612p
Path slack       : 472148p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4720
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14242
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/ltout        LogicCell40_SEQ_MODE_0000    344             12418  472148  FALL       1
I__312/I                                    CascadeMux                     0             12418  472148  FALL       1
I__312/O                                    CascadeMux                     0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in2        LogicCell40_SEQ_MODE_0000      0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout      LogicCell40_SEQ_MODE_0000    379             12797  472148  RISE      10
I__389/I                                    Odrv4                          0             12797  472148  RISE       1
I__389/O                                    Odrv4                        351             13148  472148  RISE       1
I__391/I                                    Span4Mux_h                     0             13148  472148  RISE       1
I__391/O                                    Span4Mux_h                   302             13449  472148  RISE       1
I__393/I                                    LocalMux                       0             13449  472148  RISE       1
I__393/O                                    LocalMux                     330             13779  472148  RISE       1
I__394/I                                    SRMux                          0             13779  472148  RISE       1
I__394/O                                    SRMux                        463             14242  472148  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/sr           LogicCell40_SEQ_MODE_1000      0             14242  472148  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i1_LC_6_11_1/sr
Capture Clock    : sincronismo.Q_47__i1_LC_6_11_1/clk
Setup Constraint : 477612p
Path slack       : 472148p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4720
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14242
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/ltout        LogicCell40_SEQ_MODE_0000    344             12418  472148  FALL       1
I__312/I                                    CascadeMux                     0             12418  472148  FALL       1
I__312/O                                    CascadeMux                     0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in2        LogicCell40_SEQ_MODE_0000      0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout      LogicCell40_SEQ_MODE_0000    379             12797  472148  RISE      10
I__389/I                                    Odrv4                          0             12797  472148  RISE       1
I__389/O                                    Odrv4                        351             13148  472148  RISE       1
I__391/I                                    Span4Mux_h                     0             13148  472148  RISE       1
I__391/O                                    Span4Mux_h                   302             13449  472148  RISE       1
I__393/I                                    LocalMux                       0             13449  472148  RISE       1
I__393/O                                    LocalMux                     330             13779  472148  RISE       1
I__394/I                                    SRMux                          0             13779  472148  RISE       1
I__394/O                                    SRMux                        463             14242  472148  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/sr           LogicCell40_SEQ_MODE_1000      0             14242  472148  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i0_LC_6_11_0/sr
Capture Clock    : sincronismo.Q_47__i0_LC_6_11_0/clk
Setup Constraint : 477612p
Path slack       : 472148p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4720
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14242
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/ltout        LogicCell40_SEQ_MODE_0000    344             12418  472148  FALL       1
I__312/I                                    CascadeMux                     0             12418  472148  FALL       1
I__312/O                                    CascadeMux                     0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in2        LogicCell40_SEQ_MODE_0000      0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout      LogicCell40_SEQ_MODE_0000    379             12797  472148  RISE      10
I__389/I                                    Odrv4                          0             12797  472148  RISE       1
I__389/O                                    Odrv4                        351             13148  472148  RISE       1
I__391/I                                    Span4Mux_h                     0             13148  472148  RISE       1
I__391/O                                    Span4Mux_h                   302             13449  472148  RISE       1
I__393/I                                    LocalMux                       0             13449  472148  RISE       1
I__393/O                                    LocalMux                     330             13779  472148  RISE       1
I__394/I                                    SRMux                          0             13779  472148  RISE       1
I__394/O                                    SRMux                        463             14242  472148  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/sr           LogicCell40_SEQ_MODE_1000      0             14242  472148  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i7_LC_6_11_7/ce
Capture Clock    : sincronismo.Q_47__i7_LC_6_11_7/clk
Setup Constraint : 477612p
Path slack       : 472156p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                             0
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486594

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4916
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14438
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__397/I                                    Odrv4                          0             12453  472155  RISE       1
I__397/O                                    Odrv4                        351             12804  472155  RISE       1
I__401/I                                    Span4Mux_v                     0             12804  472155  RISE       1
I__401/O                                    Span4Mux_v                   351             13155  472155  RISE       1
I__405/I                                    Span4Mux_v                     0             13155  472155  RISE       1
I__405/O                                    Span4Mux_v                   351             13505  472155  RISE       1
I__408/I                                    LocalMux                       0             13505  472155  RISE       1
I__408/O                                    LocalMux                     330             13835  472155  RISE       1
I__409/I                                    CEMux                          0             13835  472155  RISE       1
I__409/O                                    CEMux                        603             14438  472155  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/ce           LogicCell40_SEQ_MODE_1000      0             14438  472155  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i6_LC_6_11_6/ce
Capture Clock    : sincronismo.Q_47__i6_LC_6_11_6/clk
Setup Constraint : 477612p
Path slack       : 472156p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                             0
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486594

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4916
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14438
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__397/I                                    Odrv4                          0             12453  472155  RISE       1
I__397/O                                    Odrv4                        351             12804  472155  RISE       1
I__401/I                                    Span4Mux_v                     0             12804  472155  RISE       1
I__401/O                                    Span4Mux_v                   351             13155  472155  RISE       1
I__405/I                                    Span4Mux_v                     0             13155  472155  RISE       1
I__405/O                                    Span4Mux_v                   351             13505  472155  RISE       1
I__408/I                                    LocalMux                       0             13505  472155  RISE       1
I__408/O                                    LocalMux                     330             13835  472155  RISE       1
I__409/I                                    CEMux                          0             13835  472155  RISE       1
I__409/O                                    CEMux                        603             14438  472155  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/ce           LogicCell40_SEQ_MODE_1000      0             14438  472155  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i5_LC_6_11_5/ce
Capture Clock    : sincronismo.Q_47__i5_LC_6_11_5/clk
Setup Constraint : 477612p
Path slack       : 472156p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                             0
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486594

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4916
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14438
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__397/I                                    Odrv4                          0             12453  472155  RISE       1
I__397/O                                    Odrv4                        351             12804  472155  RISE       1
I__401/I                                    Span4Mux_v                     0             12804  472155  RISE       1
I__401/O                                    Span4Mux_v                   351             13155  472155  RISE       1
I__405/I                                    Span4Mux_v                     0             13155  472155  RISE       1
I__405/O                                    Span4Mux_v                   351             13505  472155  RISE       1
I__408/I                                    LocalMux                       0             13505  472155  RISE       1
I__408/O                                    LocalMux                     330             13835  472155  RISE       1
I__409/I                                    CEMux                          0             13835  472155  RISE       1
I__409/O                                    CEMux                        603             14438  472155  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/ce           LogicCell40_SEQ_MODE_1000      0             14438  472155  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i4_LC_6_11_4/ce
Capture Clock    : sincronismo.Q_47__i4_LC_6_11_4/clk
Setup Constraint : 477612p
Path slack       : 472156p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                             0
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486594

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4916
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14438
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__397/I                                    Odrv4                          0             12453  472155  RISE       1
I__397/O                                    Odrv4                        351             12804  472155  RISE       1
I__401/I                                    Span4Mux_v                     0             12804  472155  RISE       1
I__401/O                                    Span4Mux_v                   351             13155  472155  RISE       1
I__405/I                                    Span4Mux_v                     0             13155  472155  RISE       1
I__405/O                                    Span4Mux_v                   351             13505  472155  RISE       1
I__408/I                                    LocalMux                       0             13505  472155  RISE       1
I__408/O                                    LocalMux                     330             13835  472155  RISE       1
I__409/I                                    CEMux                          0             13835  472155  RISE       1
I__409/O                                    CEMux                        603             14438  472155  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/ce           LogicCell40_SEQ_MODE_1000      0             14438  472155  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i3_LC_6_11_3/ce
Capture Clock    : sincronismo.Q_47__i3_LC_6_11_3/clk
Setup Constraint : 477612p
Path slack       : 472156p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                             0
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486594

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4916
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14438
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__397/I                                    Odrv4                          0             12453  472155  RISE       1
I__397/O                                    Odrv4                        351             12804  472155  RISE       1
I__401/I                                    Span4Mux_v                     0             12804  472155  RISE       1
I__401/O                                    Span4Mux_v                   351             13155  472155  RISE       1
I__405/I                                    Span4Mux_v                     0             13155  472155  RISE       1
I__405/O                                    Span4Mux_v                   351             13505  472155  RISE       1
I__408/I                                    LocalMux                       0             13505  472155  RISE       1
I__408/O                                    LocalMux                     330             13835  472155  RISE       1
I__409/I                                    CEMux                          0             13835  472155  RISE       1
I__409/O                                    CEMux                        603             14438  472155  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/ce           LogicCell40_SEQ_MODE_1000      0             14438  472155  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i2_LC_6_11_2/ce
Capture Clock    : sincronismo.Q_47__i2_LC_6_11_2/clk
Setup Constraint : 477612p
Path slack       : 472156p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                             0
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486594

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4916
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14438
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__397/I                                    Odrv4                          0             12453  472155  RISE       1
I__397/O                                    Odrv4                        351             12804  472155  RISE       1
I__401/I                                    Span4Mux_v                     0             12804  472155  RISE       1
I__401/O                                    Span4Mux_v                   351             13155  472155  RISE       1
I__405/I                                    Span4Mux_v                     0             13155  472155  RISE       1
I__405/O                                    Span4Mux_v                   351             13505  472155  RISE       1
I__408/I                                    LocalMux                       0             13505  472155  RISE       1
I__408/O                                    LocalMux                     330             13835  472155  RISE       1
I__409/I                                    CEMux                          0             13835  472155  RISE       1
I__409/O                                    CEMux                        603             14438  472155  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/ce           LogicCell40_SEQ_MODE_1000      0             14438  472155  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i1_LC_6_11_1/ce
Capture Clock    : sincronismo.Q_47__i1_LC_6_11_1/clk
Setup Constraint : 477612p
Path slack       : 472156p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                             0
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486594

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4916
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14438
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__397/I                                    Odrv4                          0             12453  472155  RISE       1
I__397/O                                    Odrv4                        351             12804  472155  RISE       1
I__401/I                                    Span4Mux_v                     0             12804  472155  RISE       1
I__401/O                                    Span4Mux_v                   351             13155  472155  RISE       1
I__405/I                                    Span4Mux_v                     0             13155  472155  RISE       1
I__405/O                                    Span4Mux_v                   351             13505  472155  RISE       1
I__408/I                                    LocalMux                       0             13505  472155  RISE       1
I__408/O                                    LocalMux                     330             13835  472155  RISE       1
I__409/I                                    CEMux                          0             13835  472155  RISE       1
I__409/O                                    CEMux                        603             14438  472155  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/ce           LogicCell40_SEQ_MODE_1000      0             14438  472155  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i0_LC_6_11_0/ce
Capture Clock    : sincronismo.Q_47__i0_LC_6_11_0/clk
Setup Constraint : 477612p
Path slack       : 472156p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                             0
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486594

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4916
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      14438
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__397/I                                    Odrv4                          0             12453  472155  RISE       1
I__397/O                                    Odrv4                        351             12804  472155  RISE       1
I__401/I                                    Span4Mux_v                     0             12804  472155  RISE       1
I__401/O                                    Span4Mux_v                   351             13155  472155  RISE       1
I__405/I                                    Span4Mux_v                     0             13155  472155  RISE       1
I__405/O                                    Span4Mux_v                   351             13505  472155  RISE       1
I__408/I                                    LocalMux                       0             13505  472155  RISE       1
I__408/O                                    LocalMux                     330             13835  472155  RISE       1
I__409/I                                    CEMux                          0             13835  472155  RISE       1
I__409/O                                    CEMux                        603             14438  472155  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/ce           LogicCell40_SEQ_MODE_1000      0             14438  472155  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i9_LC_3_13_1/sr
Capture Clock    : sincronismo.Q_46__i9_LC_3_13_1/clk
Setup Constraint : 477612p
Path slack       : 472443p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4425
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13947
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__396/I                                    Odrv4                          0             12453  472443  RISE       1
I__396/O                                    Odrv4                        351             12804  472443  RISE       1
I__399/I                                    Span4Mux_v                     0             12804  472443  RISE       1
I__399/O                                    Span4Mux_v                   351             13155  472443  RISE       1
I__403/I                                    LocalMux                       0             13155  472443  RISE       1
I__403/O                                    LocalMux                     330             13484  472443  RISE       1
I__407/I                                    SRMux                          0             13484  472443  RISE       1
I__407/O                                    SRMux                        463             13947  472443  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/sr           LogicCell40_SEQ_MODE_1000      0             13947  472443  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i8_LC_3_13_0/sr
Capture Clock    : sincronismo.Q_46__i8_LC_3_13_0/clk
Setup Constraint : 477612p
Path slack       : 472443p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4425
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13947
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__396/I                                    Odrv4                          0             12453  472443  RISE       1
I__396/O                                    Odrv4                        351             12804  472443  RISE       1
I__399/I                                    Span4Mux_v                     0             12804  472443  RISE       1
I__399/O                                    Span4Mux_v                   351             13155  472443  RISE       1
I__403/I                                    LocalMux                       0             13155  472443  RISE       1
I__403/O                                    LocalMux                     330             13484  472443  RISE       1
I__407/I                                    SRMux                          0             13484  472443  RISE       1
I__407/O                                    SRMux                        463             13947  472443  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/sr           LogicCell40_SEQ_MODE_1000      0             13947  472443  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i9_LC_6_12_1/sr
Capture Clock    : sincronismo.Q_47__i9_LC_6_12_1/clk
Setup Constraint : 477612p
Path slack       : 472450p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4418
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13940
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/ltout        LogicCell40_SEQ_MODE_0000    344             12418  472148  FALL       1
I__312/I                                    CascadeMux                     0             12418  472148  FALL       1
I__312/O                                    CascadeMux                     0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in2        LogicCell40_SEQ_MODE_0000      0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout      LogicCell40_SEQ_MODE_0000    379             12797  472148  RISE      10
I__389/I                                    Odrv4                          0             12797  472148  RISE       1
I__389/O                                    Odrv4                        351             13148  472148  RISE       1
I__390/I                                    LocalMux                       0             13148  472450  RISE       1
I__390/O                                    LocalMux                     330             13477  472450  RISE       1
I__392/I                                    SRMux                          0             13477  472450  RISE       1
I__392/O                                    SRMux                        463             13940  472450  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/sr           LogicCell40_SEQ_MODE_1000      0             13940  472450  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i8_LC_6_12_0/sr
Capture Clock    : sincronismo.Q_47__i8_LC_6_12_0/clk
Setup Constraint : 477612p
Path slack       : 472450p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4418
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13940
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/ltout        LogicCell40_SEQ_MODE_0000    344             12418  472148  FALL       1
I__312/I                                    CascadeMux                     0             12418  472148  FALL       1
I__312/O                                    CascadeMux                     0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in2        LogicCell40_SEQ_MODE_0000      0             12418  472148  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout      LogicCell40_SEQ_MODE_0000    379             12797  472148  RISE      10
I__389/I                                    Odrv4                          0             12797  472148  RISE       1
I__389/O                                    Odrv4                        351             13148  472148  RISE       1
I__390/I                                    LocalMux                       0             13148  472450  RISE       1
I__390/O                                    LocalMux                     330             13477  472450  RISE       1
I__392/I                                    SRMux                          0             13477  472450  RISE       1
I__392/O                                    SRMux                        463             13940  472450  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/sr           LogicCell40_SEQ_MODE_1000      0             13940  472450  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i7_LC_3_12_7/sr
Capture Clock    : sincronismo.Q_46__i7_LC_3_12_7/clk
Setup Constraint : 477612p
Path slack       : 472492p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4376
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13898
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__395/I                                    Odrv4                          0             12453  472492  RISE       1
I__395/O                                    Odrv4                        351             12804  472492  RISE       1
I__398/I                                    Span4Mux_h                     0             12804  472492  RISE       1
I__398/O                                    Span4Mux_h                   302             13106  472492  RISE       1
I__402/I                                    LocalMux                       0             13106  472492  RISE       1
I__402/O                                    LocalMux                     330             13435  472492  RISE       1
I__406/I                                    SRMux                          0             13435  472492  RISE       1
I__406/O                                    SRMux                        463             13898  472492  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/sr           LogicCell40_SEQ_MODE_1000      0             13898  472492  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i6_LC_3_12_6/sr
Capture Clock    : sincronismo.Q_46__i6_LC_3_12_6/clk
Setup Constraint : 477612p
Path slack       : 472492p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4376
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13898
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__395/I                                    Odrv4                          0             12453  472492  RISE       1
I__395/O                                    Odrv4                        351             12804  472492  RISE       1
I__398/I                                    Span4Mux_h                     0             12804  472492  RISE       1
I__398/O                                    Span4Mux_h                   302             13106  472492  RISE       1
I__402/I                                    LocalMux                       0             13106  472492  RISE       1
I__402/O                                    LocalMux                     330             13435  472492  RISE       1
I__406/I                                    SRMux                          0             13435  472492  RISE       1
I__406/O                                    SRMux                        463             13898  472492  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/sr           LogicCell40_SEQ_MODE_1000      0             13898  472492  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i5_LC_3_12_5/sr
Capture Clock    : sincronismo.Q_46__i5_LC_3_12_5/clk
Setup Constraint : 477612p
Path slack       : 472492p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4376
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13898
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__395/I                                    Odrv4                          0             12453  472492  RISE       1
I__395/O                                    Odrv4                        351             12804  472492  RISE       1
I__398/I                                    Span4Mux_h                     0             12804  472492  RISE       1
I__398/O                                    Span4Mux_h                   302             13106  472492  RISE       1
I__402/I                                    LocalMux                       0             13106  472492  RISE       1
I__402/O                                    LocalMux                     330             13435  472492  RISE       1
I__406/I                                    SRMux                          0             13435  472492  RISE       1
I__406/O                                    SRMux                        463             13898  472492  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/sr           LogicCell40_SEQ_MODE_1000      0             13898  472492  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i4_LC_3_12_4/sr
Capture Clock    : sincronismo.Q_46__i4_LC_3_12_4/clk
Setup Constraint : 477612p
Path slack       : 472492p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4376
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13898
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__395/I                                    Odrv4                          0             12453  472492  RISE       1
I__395/O                                    Odrv4                        351             12804  472492  RISE       1
I__398/I                                    Span4Mux_h                     0             12804  472492  RISE       1
I__398/O                                    Span4Mux_h                   302             13106  472492  RISE       1
I__402/I                                    LocalMux                       0             13106  472492  RISE       1
I__402/O                                    LocalMux                     330             13435  472492  RISE       1
I__406/I                                    SRMux                          0             13435  472492  RISE       1
I__406/O                                    SRMux                        463             13898  472492  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/sr           LogicCell40_SEQ_MODE_1000      0             13898  472492  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i3_LC_3_12_3/sr
Capture Clock    : sincronismo.Q_46__i3_LC_3_12_3/clk
Setup Constraint : 477612p
Path slack       : 472492p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4376
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13898
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__395/I                                    Odrv4                          0             12453  472492  RISE       1
I__395/O                                    Odrv4                        351             12804  472492  RISE       1
I__398/I                                    Span4Mux_h                     0             12804  472492  RISE       1
I__398/O                                    Span4Mux_h                   302             13106  472492  RISE       1
I__402/I                                    LocalMux                       0             13106  472492  RISE       1
I__402/O                                    LocalMux                     330             13435  472492  RISE       1
I__406/I                                    SRMux                          0             13435  472492  RISE       1
I__406/O                                    SRMux                        463             13898  472492  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/sr           LogicCell40_SEQ_MODE_1000      0             13898  472492  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i2_LC_3_12_2/sr
Capture Clock    : sincronismo.Q_46__i2_LC_3_12_2/clk
Setup Constraint : 477612p
Path slack       : 472492p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4376
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13898
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__395/I                                    Odrv4                          0             12453  472492  RISE       1
I__395/O                                    Odrv4                        351             12804  472492  RISE       1
I__398/I                                    Span4Mux_h                     0             12804  472492  RISE       1
I__398/O                                    Span4Mux_h                   302             13106  472492  RISE       1
I__402/I                                    LocalMux                       0             13106  472492  RISE       1
I__402/O                                    LocalMux                     330             13435  472492  RISE       1
I__406/I                                    SRMux                          0             13435  472492  RISE       1
I__406/O                                    SRMux                        463             13898  472492  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/sr           LogicCell40_SEQ_MODE_1000      0             13898  472492  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i1_LC_3_12_1/sr
Capture Clock    : sincronismo.Q_46__i1_LC_3_12_1/clk
Setup Constraint : 477612p
Path slack       : 472492p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4376
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13898
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__395/I                                    Odrv4                          0             12453  472492  RISE       1
I__395/O                                    Odrv4                        351             12804  472492  RISE       1
I__398/I                                    Span4Mux_h                     0             12804  472492  RISE       1
I__398/O                                    Span4Mux_h                   302             13106  472492  RISE       1
I__402/I                                    LocalMux                       0             13106  472492  RISE       1
I__402/O                                    LocalMux                     330             13435  472492  RISE       1
I__406/I                                    SRMux                          0             13435  472492  RISE       1
I__406/O                                    SRMux                        463             13898  472492  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/sr           LogicCell40_SEQ_MODE_1000      0             13898  472492  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i0_LC_3_12_0/sr
Capture Clock    : sincronismo.Q_46__i0_LC_3_12_0/clk
Setup Constraint : 477612p
Path slack       : 472492p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -203
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486390

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4376
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13898
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__395/I                                    Odrv4                          0             12453  472492  RISE       1
I__395/O                                    Odrv4                        351             12804  472492  RISE       1
I__398/I                                    Span4Mux_h                     0             12804  472492  RISE       1
I__398/O                                    Span4Mux_h                   302             13106  472492  RISE       1
I__402/I                                    LocalMux                       0             13106  472492  RISE       1
I__402/O                                    LocalMux                     330             13435  472492  RISE       1
I__406/I                                    SRMux                          0             13435  472492  RISE       1
I__406/O                                    SRMux                        463             13898  472492  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/sr           LogicCell40_SEQ_MODE_1000      0             13898  472492  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i9_LC_6_12_1/ce
Capture Clock    : sincronismo.Q_47__i9_LC_6_12_1/clk
Setup Constraint : 477612p
Path slack       : 472857p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                             0
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486594

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4215
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13737
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__397/I                                    Odrv4                          0             12453  472155  RISE       1
I__397/O                                    Odrv4                        351             12804  472155  RISE       1
I__400/I                                    LocalMux                       0             12804  472857  RISE       1
I__400/O                                    LocalMux                     330             13134  472857  RISE       1
I__404/I                                    CEMux                          0             13134  472857  RISE       1
I__404/O                                    CEMux                        603             13737  472857  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/ce           LogicCell40_SEQ_MODE_1000      0             13737  472857  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_47__i8_LC_6_12_0/ce
Capture Clock    : sincronismo.Q_47__i8_LC_6_12_0/clk
Setup Constraint : 477612p
Path slack       : 472857p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                             0
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486594

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   4215
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      13737
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout        LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__242/I                                    LocalMux                       0              9522  472148  RISE       1
I__242/O                                    LocalMux                     330              9851  472148  RISE       1
I__245/I                                    InMux                          0              9851  472148  RISE       1
I__245/O                                    InMux                        259             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/in0    LogicCell40_SEQ_MODE_0000      0             10111  472148  RISE       1
sincronismo.i2_3_lut_adj_6_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_0000    449             10560  472148  RISE       1
I__266/I                                    Odrv4                          0             10560  472148  RISE       1
I__266/O                                    Odrv4                        351             10911  472148  RISE       1
I__267/I                                    Span4Mux_h                     0             10911  472148  RISE       1
I__267/O                                    Span4Mux_h                   302             11212  472148  RISE       1
I__268/I                                    LocalMux                       0             11212  472148  RISE       1
I__268/O                                    LocalMux                     330             11542  472148  RISE       1
I__269/I                                    InMux                          0             11542  472148  RISE       1
I__269/O                                    InMux                        259             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/in3      LogicCell40_SEQ_MODE_0000      0             11801  472148  RISE       1
generador.i6_4_lut_4_lut_LC_5_12_0/ltout    LogicCell40_SEQ_MODE_0000    274             12075  472148  FALL       1
I__315/I                                    CascadeMux                     0             12075  472148  FALL       1
I__315/O                                    CascadeMux                     0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in2          LogicCell40_SEQ_MODE_0000      0             12075  472148  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout        LogicCell40_SEQ_MODE_0000    379             12453  472155  RISE      20
I__397/I                                    Odrv4                          0             12453  472155  RISE       1
I__397/O                                    Odrv4                        351             12804  472155  RISE       1
I__400/I                                    LocalMux                       0             12804  472857  RISE       1
I__400/O                                    LocalMux                     330             13134  472857  RISE       1
I__404/I                                    CEMux                          0             13134  472857  RISE       1
I__404/O                                    CEMux                        603             13737  472857  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/ce           LogicCell40_SEQ_MODE_1000      0             13737  472857  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i0_LC_6_11_0/lcout
Path End         : sincronismo.Q_47__i9_LC_6_12_1/in3
Capture Clock    : sincronismo.Q_47__i9_LC_6_12_1/clk
Setup Constraint : 477612p
Path slack       : 474133p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2665
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12187
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i0_LC_6_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  473130  RISE       2
I__367/I                                 Odrv4                          0              9522  473130  RISE       1
I__367/O                                 Odrv4                        351              9873  473130  RISE       1
I__369/I                                 LocalMux                       0              9873  474133  RISE       1
I__369/O                                 LocalMux                     330             10202  474133  RISE       1
I__371/I                                 InMux                          0             10202  474133  RISE       1
I__371/O                                 InMux                        259             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/in1       LogicCell40_SEQ_MODE_1000      0             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_1000    259             10721  474133  RISE       2
sincronismo.Q_47__i1_LC_6_11_1/carryin   LogicCell40_SEQ_MODE_1000      0             10721  474133  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/carryout  LogicCell40_SEQ_MODE_1000    126             10847  474133  RISE       2
sincronismo.Q_47__i2_LC_6_11_2/carryin   LogicCell40_SEQ_MODE_1000      0             10847  474133  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/carryout  LogicCell40_SEQ_MODE_1000    126             10974  474133  RISE       2
sincronismo.Q_47__i3_LC_6_11_3/carryin   LogicCell40_SEQ_MODE_1000      0             10974  474133  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/carryout  LogicCell40_SEQ_MODE_1000    126             11100  474133  RISE       2
sincronismo.Q_47__i4_LC_6_11_4/carryin   LogicCell40_SEQ_MODE_1000      0             11100  474133  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/carryout  LogicCell40_SEQ_MODE_1000    126             11226  474133  RISE       2
sincronismo.Q_47__i5_LC_6_11_5/carryin   LogicCell40_SEQ_MODE_1000      0             11226  474133  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/carryout  LogicCell40_SEQ_MODE_1000    126             11352  474133  RISE       2
sincronismo.Q_47__i6_LC_6_11_6/carryin   LogicCell40_SEQ_MODE_1000      0             11352  474133  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/carryout  LogicCell40_SEQ_MODE_1000    126             11479  474133  RISE       2
sincronismo.Q_47__i7_LC_6_11_7/carryin   LogicCell40_SEQ_MODE_1000      0             11479  474133  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/carryout  LogicCell40_SEQ_MODE_1000    126             11605  474133  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin           ICE_CARRY_IN_MUX               0             11605  474133  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout          ICE_CARRY_IN_MUX             196             11801  474133  RISE       2
sincronismo.Q_47__i8_LC_6_12_0/carryin   LogicCell40_SEQ_MODE_1000      0             11801  474133  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/carryout  LogicCell40_SEQ_MODE_1000    126             11927  474133  RISE       1
I__424/I                                 InMux                          0             11927  474133  RISE       1
I__424/O                                 InMux                        259             12187  474133  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/in3       LogicCell40_SEQ_MODE_1000      0             12187  474133  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i0_LC_6_11_0/lcout
Path End         : sincronismo.Q_47__i8_LC_6_12_0/in3
Capture Clock    : sincronismo.Q_47__i8_LC_6_12_0/clk
Setup Constraint : 477612p
Path slack       : 474259p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2539
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12061
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i0_LC_6_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  473130  RISE       2
I__367/I                                 Odrv4                          0              9522  473130  RISE       1
I__367/O                                 Odrv4                        351              9873  473130  RISE       1
I__369/I                                 LocalMux                       0              9873  474133  RISE       1
I__369/O                                 LocalMux                     330             10202  474133  RISE       1
I__371/I                                 InMux                          0             10202  474133  RISE       1
I__371/O                                 InMux                        259             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/in1       LogicCell40_SEQ_MODE_1000      0             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_1000    259             10721  474133  RISE       2
sincronismo.Q_47__i1_LC_6_11_1/carryin   LogicCell40_SEQ_MODE_1000      0             10721  474133  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/carryout  LogicCell40_SEQ_MODE_1000    126             10847  474133  RISE       2
sincronismo.Q_47__i2_LC_6_11_2/carryin   LogicCell40_SEQ_MODE_1000      0             10847  474133  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/carryout  LogicCell40_SEQ_MODE_1000    126             10974  474133  RISE       2
sincronismo.Q_47__i3_LC_6_11_3/carryin   LogicCell40_SEQ_MODE_1000      0             10974  474133  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/carryout  LogicCell40_SEQ_MODE_1000    126             11100  474133  RISE       2
sincronismo.Q_47__i4_LC_6_11_4/carryin   LogicCell40_SEQ_MODE_1000      0             11100  474133  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/carryout  LogicCell40_SEQ_MODE_1000    126             11226  474133  RISE       2
sincronismo.Q_47__i5_LC_6_11_5/carryin   LogicCell40_SEQ_MODE_1000      0             11226  474133  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/carryout  LogicCell40_SEQ_MODE_1000    126             11352  474133  RISE       2
sincronismo.Q_47__i6_LC_6_11_6/carryin   LogicCell40_SEQ_MODE_1000      0             11352  474133  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/carryout  LogicCell40_SEQ_MODE_1000    126             11479  474133  RISE       2
sincronismo.Q_47__i7_LC_6_11_7/carryin   LogicCell40_SEQ_MODE_1000      0             11479  474133  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/carryout  LogicCell40_SEQ_MODE_1000    126             11605  474133  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin           ICE_CARRY_IN_MUX               0             11605  474133  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout          ICE_CARRY_IN_MUX             196             11801  474133  RISE       2
I__425/I                                 InMux                          0             11801  474260  RISE       1
I__425/O                                 InMux                        259             12061  474260  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/in3       LogicCell40_SEQ_MODE_1000      0             12061  474260  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i9_LC_3_13_1/in3
Capture Clock    : sincronismo.Q_46__i9_LC_3_13_1/clk
Setup Constraint : 477612p
Path slack       : 474484p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2314
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11836
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__243/I                                 LocalMux                       0              9522  474484  RISE       1
I__243/O                                 LocalMux                     330              9851  474484  RISE       1
I__246/I                                 InMux                          0              9851  474484  RISE       1
I__246/O                                 InMux                        259             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/in1       LogicCell40_SEQ_MODE_1000      0             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/carryout  LogicCell40_SEQ_MODE_1000    259             10370  474484  RISE       2
sincronismo.Q_46__i1_LC_3_12_1/carryin   LogicCell40_SEQ_MODE_1000      0             10370  474484  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/carryout  LogicCell40_SEQ_MODE_1000    126             10497  474484  RISE       2
sincronismo.Q_46__i2_LC_3_12_2/carryin   LogicCell40_SEQ_MODE_1000      0             10497  474484  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/carryout  LogicCell40_SEQ_MODE_1000    126             10623  474484  RISE       2
sincronismo.Q_46__i3_LC_3_12_3/carryin   LogicCell40_SEQ_MODE_1000      0             10623  474484  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/carryout  LogicCell40_SEQ_MODE_1000    126             10749  474484  RISE       2
sincronismo.Q_46__i4_LC_3_12_4/carryin   LogicCell40_SEQ_MODE_1000      0             10749  474484  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/carryout  LogicCell40_SEQ_MODE_1000    126             10875  474484  RISE       2
sincronismo.Q_46__i5_LC_3_12_5/carryin   LogicCell40_SEQ_MODE_1000      0             10875  474484  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/carryout  LogicCell40_SEQ_MODE_1000    126             11002  474484  RISE       2
sincronismo.Q_46__i6_LC_3_12_6/carryin   LogicCell40_SEQ_MODE_1000      0             11002  474484  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/carryout  LogicCell40_SEQ_MODE_1000    126             11128  474484  RISE       2
sincronismo.Q_46__i7_LC_3_12_7/carryin   LogicCell40_SEQ_MODE_1000      0             11128  474484  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/carryout  LogicCell40_SEQ_MODE_1000    126             11254  474484  RISE       1
IN_MUX_bfv_3_13_0_/carryinitin           ICE_CARRY_IN_MUX               0             11254  474484  RISE       1
IN_MUX_bfv_3_13_0_/carryinitout          ICE_CARRY_IN_MUX             196             11451  474484  RISE       2
sincronismo.Q_46__i8_LC_3_13_0/carryin   LogicCell40_SEQ_MODE_1000      0             11451  474484  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/carryout  LogicCell40_SEQ_MODE_1000    126             11577  474484  RISE       1
I__258/I                                 InMux                          0             11577  474484  RISE       1
I__258/O                                 InMux                        259             11836  474484  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/in3       LogicCell40_SEQ_MODE_1000      0             11836  474484  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i0_LC_6_11_0/lcout
Path End         : sincronismo.Q_47__i7_LC_6_11_7/in3
Capture Clock    : sincronismo.Q_47__i7_LC_6_11_7/clk
Setup Constraint : 477612p
Path slack       : 474582p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2216
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11738
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i0_LC_6_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  473130  RISE       2
I__367/I                                 Odrv4                          0              9522  473130  RISE       1
I__367/O                                 Odrv4                        351              9873  473130  RISE       1
I__369/I                                 LocalMux                       0              9873  474133  RISE       1
I__369/O                                 LocalMux                     330             10202  474133  RISE       1
I__371/I                                 InMux                          0             10202  474133  RISE       1
I__371/O                                 InMux                        259             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/in1       LogicCell40_SEQ_MODE_1000      0             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_1000    259             10721  474133  RISE       2
sincronismo.Q_47__i1_LC_6_11_1/carryin   LogicCell40_SEQ_MODE_1000      0             10721  474133  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/carryout  LogicCell40_SEQ_MODE_1000    126             10847  474133  RISE       2
sincronismo.Q_47__i2_LC_6_11_2/carryin   LogicCell40_SEQ_MODE_1000      0             10847  474133  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/carryout  LogicCell40_SEQ_MODE_1000    126             10974  474133  RISE       2
sincronismo.Q_47__i3_LC_6_11_3/carryin   LogicCell40_SEQ_MODE_1000      0             10974  474133  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/carryout  LogicCell40_SEQ_MODE_1000    126             11100  474133  RISE       2
sincronismo.Q_47__i4_LC_6_11_4/carryin   LogicCell40_SEQ_MODE_1000      0             11100  474133  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/carryout  LogicCell40_SEQ_MODE_1000    126             11226  474133  RISE       2
sincronismo.Q_47__i5_LC_6_11_5/carryin   LogicCell40_SEQ_MODE_1000      0             11226  474133  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/carryout  LogicCell40_SEQ_MODE_1000    126             11352  474133  RISE       2
sincronismo.Q_47__i6_LC_6_11_6/carryin   LogicCell40_SEQ_MODE_1000      0             11352  474133  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/carryout  LogicCell40_SEQ_MODE_1000    126             11479  474133  RISE       2
I__426/I                                 InMux                          0             11479  474582  RISE       1
I__426/O                                 InMux                        259             11738  474582  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/in3       LogicCell40_SEQ_MODE_1000      0             11738  474582  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i8_LC_3_13_0/in3
Capture Clock    : sincronismo.Q_46__i8_LC_3_13_0/clk
Setup Constraint : 477612p
Path slack       : 474610p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2188
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11710
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__243/I                                 LocalMux                       0              9522  474484  RISE       1
I__243/O                                 LocalMux                     330              9851  474484  RISE       1
I__246/I                                 InMux                          0              9851  474484  RISE       1
I__246/O                                 InMux                        259             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/in1       LogicCell40_SEQ_MODE_1000      0             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/carryout  LogicCell40_SEQ_MODE_1000    259             10370  474484  RISE       2
sincronismo.Q_46__i1_LC_3_12_1/carryin   LogicCell40_SEQ_MODE_1000      0             10370  474484  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/carryout  LogicCell40_SEQ_MODE_1000    126             10497  474484  RISE       2
sincronismo.Q_46__i2_LC_3_12_2/carryin   LogicCell40_SEQ_MODE_1000      0             10497  474484  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/carryout  LogicCell40_SEQ_MODE_1000    126             10623  474484  RISE       2
sincronismo.Q_46__i3_LC_3_12_3/carryin   LogicCell40_SEQ_MODE_1000      0             10623  474484  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/carryout  LogicCell40_SEQ_MODE_1000    126             10749  474484  RISE       2
sincronismo.Q_46__i4_LC_3_12_4/carryin   LogicCell40_SEQ_MODE_1000      0             10749  474484  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/carryout  LogicCell40_SEQ_MODE_1000    126             10875  474484  RISE       2
sincronismo.Q_46__i5_LC_3_12_5/carryin   LogicCell40_SEQ_MODE_1000      0             10875  474484  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/carryout  LogicCell40_SEQ_MODE_1000    126             11002  474484  RISE       2
sincronismo.Q_46__i6_LC_3_12_6/carryin   LogicCell40_SEQ_MODE_1000      0             11002  474484  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/carryout  LogicCell40_SEQ_MODE_1000    126             11128  474484  RISE       2
sincronismo.Q_46__i7_LC_3_12_7/carryin   LogicCell40_SEQ_MODE_1000      0             11128  474484  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/carryout  LogicCell40_SEQ_MODE_1000    126             11254  474484  RISE       1
IN_MUX_bfv_3_13_0_/carryinitin           ICE_CARRY_IN_MUX               0             11254  474484  RISE       1
IN_MUX_bfv_3_13_0_/carryinitout          ICE_CARRY_IN_MUX             196             11451  474484  RISE       2
I__259/I                                 InMux                          0             11451  474610  RISE       1
I__259/O                                 InMux                        259             11710  474610  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/in3       LogicCell40_SEQ_MODE_1000      0             11710  474610  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i0_LC_6_11_0/lcout
Path End         : sincronismo.Q_47__i6_LC_6_11_6/in3
Capture Clock    : sincronismo.Q_47__i6_LC_6_11_6/clk
Setup Constraint : 477612p
Path slack       : 474708p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2090
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11612
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i0_LC_6_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  473130  RISE       2
I__367/I                                 Odrv4                          0              9522  473130  RISE       1
I__367/O                                 Odrv4                        351              9873  473130  RISE       1
I__369/I                                 LocalMux                       0              9873  474133  RISE       1
I__369/O                                 LocalMux                     330             10202  474133  RISE       1
I__371/I                                 InMux                          0             10202  474133  RISE       1
I__371/O                                 InMux                        259             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/in1       LogicCell40_SEQ_MODE_1000      0             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_1000    259             10721  474133  RISE       2
sincronismo.Q_47__i1_LC_6_11_1/carryin   LogicCell40_SEQ_MODE_1000      0             10721  474133  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/carryout  LogicCell40_SEQ_MODE_1000    126             10847  474133  RISE       2
sincronismo.Q_47__i2_LC_6_11_2/carryin   LogicCell40_SEQ_MODE_1000      0             10847  474133  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/carryout  LogicCell40_SEQ_MODE_1000    126             10974  474133  RISE       2
sincronismo.Q_47__i3_LC_6_11_3/carryin   LogicCell40_SEQ_MODE_1000      0             10974  474133  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/carryout  LogicCell40_SEQ_MODE_1000    126             11100  474133  RISE       2
sincronismo.Q_47__i4_LC_6_11_4/carryin   LogicCell40_SEQ_MODE_1000      0             11100  474133  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/carryout  LogicCell40_SEQ_MODE_1000    126             11226  474133  RISE       2
sincronismo.Q_47__i5_LC_6_11_5/carryin   LogicCell40_SEQ_MODE_1000      0             11226  474133  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/carryout  LogicCell40_SEQ_MODE_1000    126             11352  474133  RISE       2
I__343/I                                 InMux                          0             11352  474708  RISE       1
I__343/O                                 InMux                        259             11612  474708  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/in3       LogicCell40_SEQ_MODE_1000      0             11612  474708  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i0_LC_6_11_0/lcout
Path End         : sincronismo.Q_47__i5_LC_6_11_5/in3
Capture Clock    : sincronismo.Q_47__i5_LC_6_11_5/clk
Setup Constraint : 477612p
Path slack       : 474834p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1964
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11486
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i0_LC_6_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  473130  RISE       2
I__367/I                                 Odrv4                          0              9522  473130  RISE       1
I__367/O                                 Odrv4                        351              9873  473130  RISE       1
I__369/I                                 LocalMux                       0              9873  474133  RISE       1
I__369/O                                 LocalMux                     330             10202  474133  RISE       1
I__371/I                                 InMux                          0             10202  474133  RISE       1
I__371/O                                 InMux                        259             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/in1       LogicCell40_SEQ_MODE_1000      0             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_1000    259             10721  474133  RISE       2
sincronismo.Q_47__i1_LC_6_11_1/carryin   LogicCell40_SEQ_MODE_1000      0             10721  474133  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/carryout  LogicCell40_SEQ_MODE_1000    126             10847  474133  RISE       2
sincronismo.Q_47__i2_LC_6_11_2/carryin   LogicCell40_SEQ_MODE_1000      0             10847  474133  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/carryout  LogicCell40_SEQ_MODE_1000    126             10974  474133  RISE       2
sincronismo.Q_47__i3_LC_6_11_3/carryin   LogicCell40_SEQ_MODE_1000      0             10974  474133  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/carryout  LogicCell40_SEQ_MODE_1000    126             11100  474133  RISE       2
sincronismo.Q_47__i4_LC_6_11_4/carryin   LogicCell40_SEQ_MODE_1000      0             11100  474133  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/carryout  LogicCell40_SEQ_MODE_1000    126             11226  474133  RISE       2
I__344/I                                 InMux                          0             11226  474835  RISE       1
I__344/O                                 InMux                        259             11486  474835  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/in3       LogicCell40_SEQ_MODE_1000      0             11486  474835  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i7_LC_3_12_7/in3
Capture Clock    : sincronismo.Q_46__i7_LC_3_12_7/clk
Setup Constraint : 477612p
Path slack       : 474933p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1865
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11387
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__243/I                                 LocalMux                       0              9522  474484  RISE       1
I__243/O                                 LocalMux                     330              9851  474484  RISE       1
I__246/I                                 InMux                          0              9851  474484  RISE       1
I__246/O                                 InMux                        259             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/in1       LogicCell40_SEQ_MODE_1000      0             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/carryout  LogicCell40_SEQ_MODE_1000    259             10370  474484  RISE       2
sincronismo.Q_46__i1_LC_3_12_1/carryin   LogicCell40_SEQ_MODE_1000      0             10370  474484  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/carryout  LogicCell40_SEQ_MODE_1000    126             10497  474484  RISE       2
sincronismo.Q_46__i2_LC_3_12_2/carryin   LogicCell40_SEQ_MODE_1000      0             10497  474484  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/carryout  LogicCell40_SEQ_MODE_1000    126             10623  474484  RISE       2
sincronismo.Q_46__i3_LC_3_12_3/carryin   LogicCell40_SEQ_MODE_1000      0             10623  474484  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/carryout  LogicCell40_SEQ_MODE_1000    126             10749  474484  RISE       2
sincronismo.Q_46__i4_LC_3_12_4/carryin   LogicCell40_SEQ_MODE_1000      0             10749  474484  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/carryout  LogicCell40_SEQ_MODE_1000    126             10875  474484  RISE       2
sincronismo.Q_46__i5_LC_3_12_5/carryin   LogicCell40_SEQ_MODE_1000      0             10875  474484  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/carryout  LogicCell40_SEQ_MODE_1000    126             11002  474484  RISE       2
sincronismo.Q_46__i6_LC_3_12_6/carryin   LogicCell40_SEQ_MODE_1000      0             11002  474484  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/carryout  LogicCell40_SEQ_MODE_1000    126             11128  474484  RISE       2
I__260/I                                 InMux                          0             11128  474933  RISE       1
I__260/O                                 InMux                        259             11387  474933  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/in3       LogicCell40_SEQ_MODE_1000      0             11387  474933  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i0_LC_6_11_0/lcout
Path End         : sincronismo.Q_47__i4_LC_6_11_4/in3
Capture Clock    : sincronismo.Q_47__i4_LC_6_11_4/clk
Setup Constraint : 477612p
Path slack       : 474961p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1837
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11359
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i0_LC_6_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  473130  RISE       2
I__367/I                                 Odrv4                          0              9522  473130  RISE       1
I__367/O                                 Odrv4                        351              9873  473130  RISE       1
I__369/I                                 LocalMux                       0              9873  474133  RISE       1
I__369/O                                 LocalMux                     330             10202  474133  RISE       1
I__371/I                                 InMux                          0             10202  474133  RISE       1
I__371/O                                 InMux                        259             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/in1       LogicCell40_SEQ_MODE_1000      0             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_1000    259             10721  474133  RISE       2
sincronismo.Q_47__i1_LC_6_11_1/carryin   LogicCell40_SEQ_MODE_1000      0             10721  474133  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/carryout  LogicCell40_SEQ_MODE_1000    126             10847  474133  RISE       2
sincronismo.Q_47__i2_LC_6_11_2/carryin   LogicCell40_SEQ_MODE_1000      0             10847  474133  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/carryout  LogicCell40_SEQ_MODE_1000    126             10974  474133  RISE       2
sincronismo.Q_47__i3_LC_6_11_3/carryin   LogicCell40_SEQ_MODE_1000      0             10974  474133  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/carryout  LogicCell40_SEQ_MODE_1000    126             11100  474133  RISE       2
I__345/I                                 InMux                          0             11100  474961  RISE       1
I__345/O                                 InMux                        259             11359  474961  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/in3       LogicCell40_SEQ_MODE_1000      0             11359  474961  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i6_LC_3_12_6/in3
Capture Clock    : sincronismo.Q_46__i6_LC_3_12_6/clk
Setup Constraint : 477612p
Path slack       : 475059p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1739
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11261
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__243/I                                 LocalMux                       0              9522  474484  RISE       1
I__243/O                                 LocalMux                     330              9851  474484  RISE       1
I__246/I                                 InMux                          0              9851  474484  RISE       1
I__246/O                                 InMux                        259             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/in1       LogicCell40_SEQ_MODE_1000      0             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/carryout  LogicCell40_SEQ_MODE_1000    259             10370  474484  RISE       2
sincronismo.Q_46__i1_LC_3_12_1/carryin   LogicCell40_SEQ_MODE_1000      0             10370  474484  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/carryout  LogicCell40_SEQ_MODE_1000    126             10497  474484  RISE       2
sincronismo.Q_46__i2_LC_3_12_2/carryin   LogicCell40_SEQ_MODE_1000      0             10497  474484  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/carryout  LogicCell40_SEQ_MODE_1000    126             10623  474484  RISE       2
sincronismo.Q_46__i3_LC_3_12_3/carryin   LogicCell40_SEQ_MODE_1000      0             10623  474484  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/carryout  LogicCell40_SEQ_MODE_1000    126             10749  474484  RISE       2
sincronismo.Q_46__i4_LC_3_12_4/carryin   LogicCell40_SEQ_MODE_1000      0             10749  474484  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/carryout  LogicCell40_SEQ_MODE_1000    126             10875  474484  RISE       2
sincronismo.Q_46__i5_LC_3_12_5/carryin   LogicCell40_SEQ_MODE_1000      0             10875  474484  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/carryout  LogicCell40_SEQ_MODE_1000    126             11002  474484  RISE       2
I__261/I                                 InMux                          0             11002  475059  RISE       1
I__261/O                                 InMux                        259             11261  475059  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/in3       LogicCell40_SEQ_MODE_1000      0             11261  475059  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i0_LC_6_11_0/lcout
Path End         : sincronismo.Q_47__i3_LC_6_11_3/in3
Capture Clock    : sincronismo.Q_47__i3_LC_6_11_3/clk
Setup Constraint : 477612p
Path slack       : 475087p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1711
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11233
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i0_LC_6_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  473130  RISE       2
I__367/I                                 Odrv4                          0              9522  473130  RISE       1
I__367/O                                 Odrv4                        351              9873  473130  RISE       1
I__369/I                                 LocalMux                       0              9873  474133  RISE       1
I__369/O                                 LocalMux                     330             10202  474133  RISE       1
I__371/I                                 InMux                          0             10202  474133  RISE       1
I__371/O                                 InMux                        259             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/in1       LogicCell40_SEQ_MODE_1000      0             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_1000    259             10721  474133  RISE       2
sincronismo.Q_47__i1_LC_6_11_1/carryin   LogicCell40_SEQ_MODE_1000      0             10721  474133  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/carryout  LogicCell40_SEQ_MODE_1000    126             10847  474133  RISE       2
sincronismo.Q_47__i2_LC_6_11_2/carryin   LogicCell40_SEQ_MODE_1000      0             10847  474133  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/carryout  LogicCell40_SEQ_MODE_1000    126             10974  474133  RISE       2
I__346/I                                 InMux                          0             10974  475087  RISE       1
I__346/O                                 InMux                        259             11233  475087  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/in3       LogicCell40_SEQ_MODE_1000      0             11233  475087  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i5_LC_3_12_5/in3
Capture Clock    : sincronismo.Q_46__i5_LC_3_12_5/clk
Setup Constraint : 477612p
Path slack       : 475185p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1613
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11135
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__243/I                                 LocalMux                       0              9522  474484  RISE       1
I__243/O                                 LocalMux                     330              9851  474484  RISE       1
I__246/I                                 InMux                          0              9851  474484  RISE       1
I__246/O                                 InMux                        259             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/in1       LogicCell40_SEQ_MODE_1000      0             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/carryout  LogicCell40_SEQ_MODE_1000    259             10370  474484  RISE       2
sincronismo.Q_46__i1_LC_3_12_1/carryin   LogicCell40_SEQ_MODE_1000      0             10370  474484  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/carryout  LogicCell40_SEQ_MODE_1000    126             10497  474484  RISE       2
sincronismo.Q_46__i2_LC_3_12_2/carryin   LogicCell40_SEQ_MODE_1000      0             10497  474484  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/carryout  LogicCell40_SEQ_MODE_1000    126             10623  474484  RISE       2
sincronismo.Q_46__i3_LC_3_12_3/carryin   LogicCell40_SEQ_MODE_1000      0             10623  474484  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/carryout  LogicCell40_SEQ_MODE_1000    126             10749  474484  RISE       2
sincronismo.Q_46__i4_LC_3_12_4/carryin   LogicCell40_SEQ_MODE_1000      0             10749  474484  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/carryout  LogicCell40_SEQ_MODE_1000    126             10875  474484  RISE       2
I__262/I                                 InMux                          0             10875  475185  RISE       1
I__262/O                                 InMux                        259             11135  475185  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/in3       LogicCell40_SEQ_MODE_1000      0             11135  475185  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i0_LC_6_11_0/lcout
Path End         : sincronismo.Q_47__i2_LC_6_11_2/in3
Capture Clock    : sincronismo.Q_47__i2_LC_6_11_2/clk
Setup Constraint : 477612p
Path slack       : 475213p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1585
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11107
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i0_LC_6_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  473130  RISE       2
I__367/I                                 Odrv4                          0              9522  473130  RISE       1
I__367/O                                 Odrv4                        351              9873  473130  RISE       1
I__369/I                                 LocalMux                       0              9873  474133  RISE       1
I__369/O                                 LocalMux                     330             10202  474133  RISE       1
I__371/I                                 InMux                          0             10202  474133  RISE       1
I__371/O                                 InMux                        259             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/in1       LogicCell40_SEQ_MODE_1000      0             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_1000    259             10721  474133  RISE       2
sincronismo.Q_47__i1_LC_6_11_1/carryin   LogicCell40_SEQ_MODE_1000      0             10721  474133  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/carryout  LogicCell40_SEQ_MODE_1000    126             10847  474133  RISE       2
I__352/I                                 InMux                          0             10847  475213  RISE       1
I__352/O                                 InMux                        259             11107  475213  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/in3       LogicCell40_SEQ_MODE_1000      0             11107  475213  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i4_LC_3_12_4/in3
Capture Clock    : sincronismo.Q_46__i4_LC_3_12_4/clk
Setup Constraint : 477612p
Path slack       : 475311p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1487
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11009
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__243/I                                 LocalMux                       0              9522  474484  RISE       1
I__243/O                                 LocalMux                     330              9851  474484  RISE       1
I__246/I                                 InMux                          0              9851  474484  RISE       1
I__246/O                                 InMux                        259             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/in1       LogicCell40_SEQ_MODE_1000      0             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/carryout  LogicCell40_SEQ_MODE_1000    259             10370  474484  RISE       2
sincronismo.Q_46__i1_LC_3_12_1/carryin   LogicCell40_SEQ_MODE_1000      0             10370  474484  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/carryout  LogicCell40_SEQ_MODE_1000    126             10497  474484  RISE       2
sincronismo.Q_46__i2_LC_3_12_2/carryin   LogicCell40_SEQ_MODE_1000      0             10497  474484  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/carryout  LogicCell40_SEQ_MODE_1000    126             10623  474484  RISE       2
sincronismo.Q_46__i3_LC_3_12_3/carryin   LogicCell40_SEQ_MODE_1000      0             10623  474484  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/carryout  LogicCell40_SEQ_MODE_1000    126             10749  474484  RISE       2
I__263/I                                 InMux                          0             10749  475312  RISE       1
I__263/O                                 InMux                        259             11009  475312  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/in3       LogicCell40_SEQ_MODE_1000      0             11009  475312  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i0_LC_6_11_0/lcout
Path End         : sincronismo.Q_47__i1_LC_6_11_1/in3
Capture Clock    : sincronismo.Q_47__i1_LC_6_11_1/clk
Setup Constraint : 477612p
Path slack       : 475339p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1459
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10981
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i0_LC_6_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  473130  RISE       2
I__367/I                                 Odrv4                          0              9522  473130  RISE       1
I__367/O                                 Odrv4                        351              9873  473130  RISE       1
I__369/I                                 LocalMux                       0              9873  474133  RISE       1
I__369/O                                 LocalMux                     330             10202  474133  RISE       1
I__371/I                                 InMux                          0             10202  474133  RISE       1
I__371/O                                 InMux                        259             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/in1       LogicCell40_SEQ_MODE_1000      0             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_1000    259             10721  474133  RISE       2
I__359/I                                 InMux                          0             10721  475340  RISE       1
I__359/O                                 InMux                        259             10981  475340  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/in3       LogicCell40_SEQ_MODE_1000      0             10981  475340  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i3_LC_3_12_3/in3
Capture Clock    : sincronismo.Q_46__i3_LC_3_12_3/clk
Setup Constraint : 477612p
Path slack       : 475438p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1360
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10882
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__243/I                                 LocalMux                       0              9522  474484  RISE       1
I__243/O                                 LocalMux                     330              9851  474484  RISE       1
I__246/I                                 InMux                          0              9851  474484  RISE       1
I__246/O                                 InMux                        259             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/in1       LogicCell40_SEQ_MODE_1000      0             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/carryout  LogicCell40_SEQ_MODE_1000    259             10370  474484  RISE       2
sincronismo.Q_46__i1_LC_3_12_1/carryin   LogicCell40_SEQ_MODE_1000      0             10370  474484  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/carryout  LogicCell40_SEQ_MODE_1000    126             10497  474484  RISE       2
sincronismo.Q_46__i2_LC_3_12_2/carryin   LogicCell40_SEQ_MODE_1000      0             10497  474484  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/carryout  LogicCell40_SEQ_MODE_1000    126             10623  474484  RISE       2
I__264/I                                 InMux                          0             10623  475438  RISE       1
I__264/O                                 InMux                        259             10882  475438  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/in3       LogicCell40_SEQ_MODE_1000      0             10882  475438  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i2_LC_3_12_2/in3
Capture Clock    : sincronismo.Q_46__i2_LC_3_12_2/clk
Setup Constraint : 477612p
Path slack       : 475564p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1234
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10756
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__243/I                                 LocalMux                       0              9522  474484  RISE       1
I__243/O                                 LocalMux                     330              9851  474484  RISE       1
I__246/I                                 InMux                          0              9851  474484  RISE       1
I__246/O                                 InMux                        259             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/in1       LogicCell40_SEQ_MODE_1000      0             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/carryout  LogicCell40_SEQ_MODE_1000    259             10370  474484  RISE       2
sincronismo.Q_46__i1_LC_3_12_1/carryin   LogicCell40_SEQ_MODE_1000      0             10370  474484  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/carryout  LogicCell40_SEQ_MODE_1000    126             10497  474484  RISE       2
I__265/I                                 InMux                          0             10497  475564  RISE       1
I__265/O                                 InMux                        259             10756  475564  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/in3       LogicCell40_SEQ_MODE_1000      0             10756  475564  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i1_LC_3_12_1/in3
Capture Clock    : sincronismo.Q_46__i1_LC_3_12_1/clk
Setup Constraint : 477612p
Path slack       : 475690p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -274
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486320

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1108
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10630
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__243/I                                 LocalMux                       0              9522  474484  RISE       1
I__243/O                                 LocalMux                     330              9851  474484  RISE       1
I__246/I                                 InMux                          0              9851  474484  RISE       1
I__246/O                                 InMux                        259             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/in1       LogicCell40_SEQ_MODE_1000      0             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/carryout  LogicCell40_SEQ_MODE_1000    259             10370  474484  RISE       2
I__233/I                                 InMux                          0             10370  475690  RISE       1
I__233/O                                 InMux                        259             10630  475690  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/in3       LogicCell40_SEQ_MODE_1000      0             10630  475690  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i7_LC_3_12_7/lcout
Path End         : sincronismo.Q_46__i7_LC_3_12_7/in1
Capture Clock    : sincronismo.Q_46__i7_LC_3_12_7/clk
Setup Constraint : 477612p
Path slack       : 475732p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    940
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10462
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i7_LC_3_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              9522  472843  RISE       9
I__566/I                              Odrv4                          0              9522  472843  RISE       1
I__566/O                              Odrv4                        351              9873  472843  RISE       1
I__570/I                              LocalMux                       0              9873  475017  RISE       1
I__570/O                              LocalMux                     330             10202  475017  RISE       1
I__576/I                              InMux                          0             10202  475017  RISE       1
I__576/O                              InMux                        259             10462  475017  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/in1    LogicCell40_SEQ_MODE_1000      0             10462  475732  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_46__i6_LC_3_12_6/in1
Capture Clock    : sincronismo.Q_46__i6_LC_3_12_6/clk
Setup Constraint : 477612p
Path slack       : 475732p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    940
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10462
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473726  RISE      15
I__787/I                              Odrv4                          0              9522  473726  RISE       1
I__787/O                              Odrv4                        351              9873  473726  RISE       1
I__791/I                              LocalMux                       0              9873  474891  RISE       1
I__791/O                              LocalMux                     330             10202  474891  RISE       1
I__797/I                              InMux                          0             10202  474891  RISE       1
I__797/O                              InMux                        259             10462  474891  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/in1    LogicCell40_SEQ_MODE_1000      0             10462  475732  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i0_LC_6_11_0/lcout
Path End         : sincronismo.Q_47__i0_LC_6_11_0/in1
Capture Clock    : sincronismo.Q_47__i0_LC_6_11_0/clk
Setup Constraint : 477612p
Path slack       : 475732p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    940
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10462
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i0_LC_6_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473130  RISE       2
I__367/I                              Odrv4                          0              9522  473130  RISE       1
I__367/O                              Odrv4                        351              9873  473130  RISE       1
I__369/I                              LocalMux                       0              9873  474133  RISE       1
I__369/O                              LocalMux                     330             10202  474133  RISE       1
I__371/I                              InMux                          0             10202  474133  RISE       1
I__371/O                              InMux                        259             10462  474133  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/in1    LogicCell40_SEQ_MODE_1000      0             10462  475732  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : sincronismo.Q_47__i9_LC_6_12_1/in1
Capture Clock    : sincronismo.Q_47__i9_LC_6_12_1/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              9522  474386  RISE       4
I__416/I                              LocalMux                       0              9522  476083  RISE       1
I__416/O                              LocalMux                     330              9851  476083  RISE       1
I__420/I                              InMux                          0              9851  476083  RISE       1
I__420/O                              InMux                        259             10111  476083  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i8_LC_6_12_0/lcout
Path End         : sincronismo.Q_47__i8_LC_6_12_0/in1
Capture Clock    : sincronismo.Q_47__i8_LC_6_12_0/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i8_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473172  RISE      10
I__429/I                              LocalMux                       0              9522  475690  RISE       1
I__429/O                              LocalMux                     330              9851  475690  RISE       1
I__434/I                              InMux                          0              9851  475690  RISE       1
I__434/O                              InMux                        259             10111  475690  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i7_LC_6_11_7/lcout
Path End         : sincronismo.Q_47__i7_LC_6_11_7/in1
Capture Clock    : sincronismo.Q_47__i7_LC_6_11_7/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i7_LC_6_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473165  RISE      11
I__449/I                              LocalMux                       0              9522  475368  RISE       1
I__449/O                              LocalMux                     330              9851  475368  RISE       1
I__454/I                              InMux                          0              9851  475368  RISE       1
I__454/O                              InMux                        259             10111  475368  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i6_LC_6_11_6/lcout
Path End         : sincronismo.Q_47__i6_LC_6_11_6/in1
Capture Clock    : sincronismo.Q_47__i6_LC_6_11_6/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i6_LC_6_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473207  RISE       7
I__485/I                              LocalMux                       0              9522  475241  RISE       1
I__485/O                              LocalMux                     330              9851  475241  RISE       1
I__490/I                              InMux                          0              9851  475241  RISE       1
I__490/O                              InMux                        259             10111  475241  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i5_LC_6_11_5/lcout
Path End         : sincronismo.Q_47__i5_LC_6_11_5/in1
Capture Clock    : sincronismo.Q_47__i5_LC_6_11_5/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i5_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473530  RISE       7
I__528/I                              LocalMux                       0              9522  475115  RISE       1
I__528/O                              LocalMux                     330              9851  475115  RISE       1
I__533/I                              InMux                          0              9851  475115  RISE       1
I__533/O                              InMux                        259             10111  475115  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i4_LC_6_11_4/lcout
Path End         : sincronismo.Q_47__i4_LC_6_11_4/in1
Capture Clock    : sincronismo.Q_47__i4_LC_6_11_4/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i4_LC_6_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473614  RISE      10
I__504/I                              LocalMux                       0              9522  474989  RISE       1
I__504/O                              LocalMux                     330              9851  474989  RISE       1
I__509/I                              InMux                          0              9851  474989  RISE       1
I__509/O                              InMux                        259             10111  474989  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i3_LC_6_11_3/lcout
Path End         : sincronismo.Q_47__i3_LC_6_11_3/in1
Capture Clock    : sincronismo.Q_47__i3_LC_6_11_3/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i3_LC_6_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473446  RISE       3
I__348/I                              LocalMux                       0              9522  474863  RISE       1
I__348/O                              LocalMux                     330              9851  474863  RISE       1
I__351/I                              InMux                          0              9851  474863  RISE       1
I__351/O                              InMux                        259             10111  474863  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i2_LC_6_11_2/lcout
Path End         : sincronismo.Q_47__i2_LC_6_11_2/in1
Capture Clock    : sincronismo.Q_47__i2_LC_6_11_2/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i2_LC_6_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473530  RISE       3
I__354/I                              LocalMux                       0              9522  474736  RISE       1
I__354/O                              LocalMux                     330              9851  474736  RISE       1
I__357/I                              InMux                          0              9851  474736  RISE       1
I__357/O                              InMux                        259             10111  474736  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i1_LC_6_11_1/lcout
Path End         : sincronismo.Q_47__i1_LC_6_11_1/in1
Capture Clock    : sincronismo.Q_47__i1_LC_6_11_1/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i1_LC_6_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473278  RISE       3
I__361/I                              LocalMux                       0              9522  474610  RISE       1
I__361/O                              LocalMux                     330              9851  474610  RISE       1
I__364/I                              InMux                          0              9851  474610  RISE       1
I__364/O                              InMux                        259             10111  474610  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i9_LC_3_13_1/lcout
Path End         : sincronismo.Q_46__i9_LC_3_13_1/in1
Capture Clock    : sincronismo.Q_46__i9_LC_3_13_1/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i9_LC_3_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473348  RISE      18
I__847/I                              LocalMux                       0              9522  476083  RISE       1
I__847/O                              LocalMux                     330              9851  476083  RISE       1
I__853/I                              InMux                          0              9851  476083  RISE       1
I__853/O                              InMux                        259             10111  476083  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i8_LC_3_13_0/lcout
Path End         : sincronismo.Q_46__i8_LC_3_13_0/in1
Capture Clock    : sincronismo.Q_46__i8_LC_3_13_0/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i8_LC_3_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473025  RISE      17
I__885/I                              LocalMux                       0              9522  475690  RISE       1
I__885/O                              LocalMux                     330              9851  475690  RISE       1
I__891/I                              InMux                          0              9851  475690  RISE       1
I__891/O                              InMux                        259             10111  475690  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i5_LC_3_12_5/lcout
Path End         : sincronismo.Q_46__i5_LC_3_12_5/in1
Capture Clock    : sincronismo.Q_46__i5_LC_3_12_5/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i5_LC_3_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473383  RISE      17
I__1278/I                             LocalMux                       0              9522  475115  RISE       1
I__1278/O                             LocalMux                     330              9851  475115  RISE       1
I__1283/I                             InMux                          0              9851  475115  RISE       1
I__1283/O                             InMux                        259             10111  475115  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i4_LC_3_12_4/lcout
Path End         : sincronismo.Q_46__i4_LC_3_12_4/in1
Capture Clock    : sincronismo.Q_46__i4_LC_3_12_4/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i4_LC_3_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              9522  472927  RISE      32
I__933/I                              LocalMux                       0              9522  474989  RISE       1
I__933/O                              LocalMux                     330              9851  474989  RISE       1
I__939/I                              InMux                          0              9851  474989  RISE       1
I__939/O                              InMux                        259             10111  474989  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i3_LC_3_12_3/lcout
Path End         : sincronismo.Q_46__i3_LC_3_12_3/in1
Capture Clock    : sincronismo.Q_46__i3_LC_3_12_3/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i3_LC_3_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              9522  473418  RISE       3
I__271/I                              LocalMux                       0              9522  474863  RISE       1
I__271/O                              LocalMux                     330              9851  474863  RISE       1
I__274/I                              InMux                          0              9851  474863  RISE       1
I__274/O                              InMux                        259             10111  474863  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i2_LC_3_12_2/lcout
Path End         : sincronismo.Q_46__i2_LC_3_12_2/in1
Capture Clock    : sincronismo.Q_46__i2_LC_3_12_2/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i2_LC_3_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              9522  472198  RISE       3
I__236/I                              LocalMux                       0              9522  474736  RISE       1
I__236/O                              LocalMux                     330              9851  474736  RISE       1
I__239/I                              InMux                          0              9851  474736  RISE       1
I__239/O                              InMux                        259             10111  474736  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i1_LC_3_12_1/lcout
Path End         : sincronismo.Q_46__i1_LC_3_12_1/in1
Capture Clock    : sincronismo.Q_46__i1_LC_3_12_1/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i1_LC_3_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              9522  472219  RISE       3
I__251/I                              LocalMux                       0              9522  474610  RISE       1
I__251/O                              LocalMux                     330              9851  474610  RISE       1
I__254/I                              InMux                          0              9851  474610  RISE       1
I__254/O                              InMux                        259             10111  474610  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i0_LC_3_12_0/in1
Capture Clock    : sincronismo.Q_46__i0_LC_3_12_0/clk
Setup Constraint : 477612p
Path slack       : 476083p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#2)   477612
+ Master Clock Source Latency                                            0
+ Capture Clock Path Delay                                            8982
- Setup Time                                                          -400
-----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      486194

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    589
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10111
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              9522  472148  RISE       3
I__243/I                              LocalMux                       0              9522  474484  RISE       1
I__243/O                              LocalMux                     330              9851  474484  RISE       1
I__246/I                              InMux                          0              9851  474484  RISE       1
I__246/O                              InMux                        259             10111  474484  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/in1    LogicCell40_SEQ_MODE_1000      0             10111  476083  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i31_LC_12_14_7/in3
Capture Clock    : Q_45__i31_LC_12_14_7/clk
Setup Constraint : 1000000p
Path slack       : 993702p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         5485
---------------------------------------   ---- 
End-of-path arrival time (ps)             8940
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
Q_45__i21_LC_12_13_5/carryin      LogicCell40_SEQ_MODE_1001      0              7221  993702  RISE       1
Q_45__i21_LC_12_13_5/carryout     LogicCell40_SEQ_MODE_1001    126              7348  993702  RISE       2
Q_45__i22_LC_12_13_6/carryin      LogicCell40_SEQ_MODE_1000      0              7348  993702  RISE       1
Q_45__i22_LC_12_13_6/carryout     LogicCell40_SEQ_MODE_1000    126              7474  993702  RISE       2
Q_45__i23_LC_12_13_7/carryin      LogicCell40_SEQ_MODE_1001      0              7474  993702  RISE       1
Q_45__i23_LC_12_13_7/carryout     LogicCell40_SEQ_MODE_1001    126              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitout  ICE_CARRY_IN_MUX             196              7797  993702  RISE       2
Q_45__i24_LC_12_14_0/carryin      LogicCell40_SEQ_MODE_1000      0              7797  993702  RISE       1
Q_45__i24_LC_12_14_0/carryout     LogicCell40_SEQ_MODE_1000    126              7923  993702  RISE       2
Q_45__i25_LC_12_14_1/carryin      LogicCell40_SEQ_MODE_1000      0              7923  993702  RISE       1
Q_45__i25_LC_12_14_1/carryout     LogicCell40_SEQ_MODE_1000    126              8049  993702  RISE       2
Q_45__i26_LC_12_14_2/carryin      LogicCell40_SEQ_MODE_1000      0              8049  993702  RISE       1
Q_45__i26_LC_12_14_2/carryout     LogicCell40_SEQ_MODE_1000    126              8175  993702  RISE       2
Q_45__i27_LC_12_14_3/carryin      LogicCell40_SEQ_MODE_1000      0              8175  993702  RISE       1
Q_45__i27_LC_12_14_3/carryout     LogicCell40_SEQ_MODE_1000    126              8302  993702  RISE       2
Q_45__i28_LC_12_14_4/carryin      LogicCell40_SEQ_MODE_1000      0              8302  993702  RISE       1
Q_45__i28_LC_12_14_4/carryout     LogicCell40_SEQ_MODE_1000    126              8428  993702  RISE       2
Q_45__i29_LC_12_14_5/carryin      LogicCell40_SEQ_MODE_1000      0              8428  993702  RISE       1
Q_45__i29_LC_12_14_5/carryout     LogicCell40_SEQ_MODE_1000    126              8554  993702  RISE       2
Q_45__i30_LC_12_14_6/carryin      LogicCell40_SEQ_MODE_1000      0              8554  993702  RISE       1
Q_45__i30_LC_12_14_6/carryout     LogicCell40_SEQ_MODE_1000    126              8680  993702  RISE       1
I__1592/I                         InMux                          0              8680  993702  RISE       1
I__1592/O                         InMux                        259              8940  993702  RISE       1
Q_45__i31_LC_12_14_7/in3          LogicCell40_SEQ_MODE_1000      0              8940  993702  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i31_LC_12_14_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i30_LC_12_14_6/in3
Capture Clock    : Q_45__i30_LC_12_14_6/clk
Setup Constraint : 1000000p
Path slack       : 993829p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         5358
---------------------------------------   ---- 
End-of-path arrival time (ps)             8813
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
Q_45__i21_LC_12_13_5/carryin      LogicCell40_SEQ_MODE_1001      0              7221  993702  RISE       1
Q_45__i21_LC_12_13_5/carryout     LogicCell40_SEQ_MODE_1001    126              7348  993702  RISE       2
Q_45__i22_LC_12_13_6/carryin      LogicCell40_SEQ_MODE_1000      0              7348  993702  RISE       1
Q_45__i22_LC_12_13_6/carryout     LogicCell40_SEQ_MODE_1000    126              7474  993702  RISE       2
Q_45__i23_LC_12_13_7/carryin      LogicCell40_SEQ_MODE_1001      0              7474  993702  RISE       1
Q_45__i23_LC_12_13_7/carryout     LogicCell40_SEQ_MODE_1001    126              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitout  ICE_CARRY_IN_MUX             196              7797  993702  RISE       2
Q_45__i24_LC_12_14_0/carryin      LogicCell40_SEQ_MODE_1000      0              7797  993702  RISE       1
Q_45__i24_LC_12_14_0/carryout     LogicCell40_SEQ_MODE_1000    126              7923  993702  RISE       2
Q_45__i25_LC_12_14_1/carryin      LogicCell40_SEQ_MODE_1000      0              7923  993702  RISE       1
Q_45__i25_LC_12_14_1/carryout     LogicCell40_SEQ_MODE_1000    126              8049  993702  RISE       2
Q_45__i26_LC_12_14_2/carryin      LogicCell40_SEQ_MODE_1000      0              8049  993702  RISE       1
Q_45__i26_LC_12_14_2/carryout     LogicCell40_SEQ_MODE_1000    126              8175  993702  RISE       2
Q_45__i27_LC_12_14_3/carryin      LogicCell40_SEQ_MODE_1000      0              8175  993702  RISE       1
Q_45__i27_LC_12_14_3/carryout     LogicCell40_SEQ_MODE_1000    126              8302  993702  RISE       2
Q_45__i28_LC_12_14_4/carryin      LogicCell40_SEQ_MODE_1000      0              8302  993702  RISE       1
Q_45__i28_LC_12_14_4/carryout     LogicCell40_SEQ_MODE_1000    126              8428  993702  RISE       2
Q_45__i29_LC_12_14_5/carryin      LogicCell40_SEQ_MODE_1000      0              8428  993702  RISE       1
Q_45__i29_LC_12_14_5/carryout     LogicCell40_SEQ_MODE_1000    126              8554  993702  RISE       2
I__1651/I                         InMux                          0              8554  993828  RISE       1
I__1651/O                         InMux                        259              8813  993828  RISE       1
Q_45__i30_LC_12_14_6/in3          LogicCell40_SEQ_MODE_1000      0              8813  993828  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i30_LC_12_14_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i29_LC_12_14_5/in3
Capture Clock    : Q_45__i29_LC_12_14_5/clk
Setup Constraint : 1000000p
Path slack       : 993955p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         5232
---------------------------------------   ---- 
End-of-path arrival time (ps)             8687
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
Q_45__i21_LC_12_13_5/carryin      LogicCell40_SEQ_MODE_1001      0              7221  993702  RISE       1
Q_45__i21_LC_12_13_5/carryout     LogicCell40_SEQ_MODE_1001    126              7348  993702  RISE       2
Q_45__i22_LC_12_13_6/carryin      LogicCell40_SEQ_MODE_1000      0              7348  993702  RISE       1
Q_45__i22_LC_12_13_6/carryout     LogicCell40_SEQ_MODE_1000    126              7474  993702  RISE       2
Q_45__i23_LC_12_13_7/carryin      LogicCell40_SEQ_MODE_1001      0              7474  993702  RISE       1
Q_45__i23_LC_12_13_7/carryout     LogicCell40_SEQ_MODE_1001    126              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitout  ICE_CARRY_IN_MUX             196              7797  993702  RISE       2
Q_45__i24_LC_12_14_0/carryin      LogicCell40_SEQ_MODE_1000      0              7797  993702  RISE       1
Q_45__i24_LC_12_14_0/carryout     LogicCell40_SEQ_MODE_1000    126              7923  993702  RISE       2
Q_45__i25_LC_12_14_1/carryin      LogicCell40_SEQ_MODE_1000      0              7923  993702  RISE       1
Q_45__i25_LC_12_14_1/carryout     LogicCell40_SEQ_MODE_1000    126              8049  993702  RISE       2
Q_45__i26_LC_12_14_2/carryin      LogicCell40_SEQ_MODE_1000      0              8049  993702  RISE       1
Q_45__i26_LC_12_14_2/carryout     LogicCell40_SEQ_MODE_1000    126              8175  993702  RISE       2
Q_45__i27_LC_12_14_3/carryin      LogicCell40_SEQ_MODE_1000      0              8175  993702  RISE       1
Q_45__i27_LC_12_14_3/carryout     LogicCell40_SEQ_MODE_1000    126              8302  993702  RISE       2
Q_45__i28_LC_12_14_4/carryin      LogicCell40_SEQ_MODE_1000      0              8302  993702  RISE       1
Q_45__i28_LC_12_14_4/carryout     LogicCell40_SEQ_MODE_1000    126              8428  993702  RISE       2
I__1657/I                         InMux                          0              8428  993954  RISE       1
I__1657/O                         InMux                        259              8687  993954  RISE       1
Q_45__i29_LC_12_14_5/in3          LogicCell40_SEQ_MODE_1000      0              8687  993954  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i29_LC_12_14_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i28_LC_12_14_4/in3
Capture Clock    : Q_45__i28_LC_12_14_4/clk
Setup Constraint : 1000000p
Path slack       : 994081p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         5106
---------------------------------------   ---- 
End-of-path arrival time (ps)             8561
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
Q_45__i21_LC_12_13_5/carryin      LogicCell40_SEQ_MODE_1001      0              7221  993702  RISE       1
Q_45__i21_LC_12_13_5/carryout     LogicCell40_SEQ_MODE_1001    126              7348  993702  RISE       2
Q_45__i22_LC_12_13_6/carryin      LogicCell40_SEQ_MODE_1000      0              7348  993702  RISE       1
Q_45__i22_LC_12_13_6/carryout     LogicCell40_SEQ_MODE_1000    126              7474  993702  RISE       2
Q_45__i23_LC_12_13_7/carryin      LogicCell40_SEQ_MODE_1001      0              7474  993702  RISE       1
Q_45__i23_LC_12_13_7/carryout     LogicCell40_SEQ_MODE_1001    126              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitout  ICE_CARRY_IN_MUX             196              7797  993702  RISE       2
Q_45__i24_LC_12_14_0/carryin      LogicCell40_SEQ_MODE_1000      0              7797  993702  RISE       1
Q_45__i24_LC_12_14_0/carryout     LogicCell40_SEQ_MODE_1000    126              7923  993702  RISE       2
Q_45__i25_LC_12_14_1/carryin      LogicCell40_SEQ_MODE_1000      0              7923  993702  RISE       1
Q_45__i25_LC_12_14_1/carryout     LogicCell40_SEQ_MODE_1000    126              8049  993702  RISE       2
Q_45__i26_LC_12_14_2/carryin      LogicCell40_SEQ_MODE_1000      0              8049  993702  RISE       1
Q_45__i26_LC_12_14_2/carryout     LogicCell40_SEQ_MODE_1000    126              8175  993702  RISE       2
Q_45__i27_LC_12_14_3/carryin      LogicCell40_SEQ_MODE_1000      0              8175  993702  RISE       1
Q_45__i27_LC_12_14_3/carryout     LogicCell40_SEQ_MODE_1000    126              8302  993702  RISE       2
I__1664/I                         InMux                          0              8302  994081  RISE       1
I__1664/O                         InMux                        259              8561  994081  RISE       1
Q_45__i28_LC_12_14_4/in3          LogicCell40_SEQ_MODE_1000      0              8561  994081  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i28_LC_12_14_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i27_LC_12_14_3/in3
Capture Clock    : Q_45__i27_LC_12_14_3/clk
Setup Constraint : 1000000p
Path slack       : 994207p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4980
---------------------------------------   ---- 
End-of-path arrival time (ps)             8435
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
Q_45__i21_LC_12_13_5/carryin      LogicCell40_SEQ_MODE_1001      0              7221  993702  RISE       1
Q_45__i21_LC_12_13_5/carryout     LogicCell40_SEQ_MODE_1001    126              7348  993702  RISE       2
Q_45__i22_LC_12_13_6/carryin      LogicCell40_SEQ_MODE_1000      0              7348  993702  RISE       1
Q_45__i22_LC_12_13_6/carryout     LogicCell40_SEQ_MODE_1000    126              7474  993702  RISE       2
Q_45__i23_LC_12_13_7/carryin      LogicCell40_SEQ_MODE_1001      0              7474  993702  RISE       1
Q_45__i23_LC_12_13_7/carryout     LogicCell40_SEQ_MODE_1001    126              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitout  ICE_CARRY_IN_MUX             196              7797  993702  RISE       2
Q_45__i24_LC_12_14_0/carryin      LogicCell40_SEQ_MODE_1000      0              7797  993702  RISE       1
Q_45__i24_LC_12_14_0/carryout     LogicCell40_SEQ_MODE_1000    126              7923  993702  RISE       2
Q_45__i25_LC_12_14_1/carryin      LogicCell40_SEQ_MODE_1000      0              7923  993702  RISE       1
Q_45__i25_LC_12_14_1/carryout     LogicCell40_SEQ_MODE_1000    126              8049  993702  RISE       2
Q_45__i26_LC_12_14_2/carryin      LogicCell40_SEQ_MODE_1000      0              8049  993702  RISE       1
Q_45__i26_LC_12_14_2/carryout     LogicCell40_SEQ_MODE_1000    126              8175  993702  RISE       2
I__1670/I                         InMux                          0              8175  994207  RISE       1
I__1670/O                         InMux                        259              8435  994207  RISE       1
Q_45__i27_LC_12_14_3/in3          LogicCell40_SEQ_MODE_1000      0              8435  994207  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i27_LC_12_14_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i26_LC_12_14_2/in3
Capture Clock    : Q_45__i26_LC_12_14_2/clk
Setup Constraint : 1000000p
Path slack       : 994333p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4854
---------------------------------------   ---- 
End-of-path arrival time (ps)             8309
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
Q_45__i21_LC_12_13_5/carryin      LogicCell40_SEQ_MODE_1001      0              7221  993702  RISE       1
Q_45__i21_LC_12_13_5/carryout     LogicCell40_SEQ_MODE_1001    126              7348  993702  RISE       2
Q_45__i22_LC_12_13_6/carryin      LogicCell40_SEQ_MODE_1000      0              7348  993702  RISE       1
Q_45__i22_LC_12_13_6/carryout     LogicCell40_SEQ_MODE_1000    126              7474  993702  RISE       2
Q_45__i23_LC_12_13_7/carryin      LogicCell40_SEQ_MODE_1001      0              7474  993702  RISE       1
Q_45__i23_LC_12_13_7/carryout     LogicCell40_SEQ_MODE_1001    126              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitout  ICE_CARRY_IN_MUX             196              7797  993702  RISE       2
Q_45__i24_LC_12_14_0/carryin      LogicCell40_SEQ_MODE_1000      0              7797  993702  RISE       1
Q_45__i24_LC_12_14_0/carryout     LogicCell40_SEQ_MODE_1000    126              7923  993702  RISE       2
Q_45__i25_LC_12_14_1/carryin      LogicCell40_SEQ_MODE_1000      0              7923  993702  RISE       1
Q_45__i25_LC_12_14_1/carryout     LogicCell40_SEQ_MODE_1000    126              8049  993702  RISE       2
I__1675/I                         InMux                          0              8049  994333  RISE       1
I__1675/O                         InMux                        259              8309  994333  RISE       1
Q_45__i26_LC_12_14_2/in3          LogicCell40_SEQ_MODE_1000      0              8309  994333  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i26_LC_12_14_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i25_LC_12_14_1/in3
Capture Clock    : Q_45__i25_LC_12_14_1/clk
Setup Constraint : 1000000p
Path slack       : 994460p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4727
---------------------------------------   ---- 
End-of-path arrival time (ps)             8182
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
Q_45__i21_LC_12_13_5/carryin      LogicCell40_SEQ_MODE_1001      0              7221  993702  RISE       1
Q_45__i21_LC_12_13_5/carryout     LogicCell40_SEQ_MODE_1001    126              7348  993702  RISE       2
Q_45__i22_LC_12_13_6/carryin      LogicCell40_SEQ_MODE_1000      0              7348  993702  RISE       1
Q_45__i22_LC_12_13_6/carryout     LogicCell40_SEQ_MODE_1000    126              7474  993702  RISE       2
Q_45__i23_LC_12_13_7/carryin      LogicCell40_SEQ_MODE_1001      0              7474  993702  RISE       1
Q_45__i23_LC_12_13_7/carryout     LogicCell40_SEQ_MODE_1001    126              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitout  ICE_CARRY_IN_MUX             196              7797  993702  RISE       2
Q_45__i24_LC_12_14_0/carryin      LogicCell40_SEQ_MODE_1000      0              7797  993702  RISE       1
Q_45__i24_LC_12_14_0/carryout     LogicCell40_SEQ_MODE_1000    126              7923  993702  RISE       2
I__1681/I                         InMux                          0              7923  994459  RISE       1
I__1681/O                         InMux                        259              8182  994459  RISE       1
Q_45__i25_LC_12_14_1/in3          LogicCell40_SEQ_MODE_1000      0              8182  994459  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i25_LC_12_14_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i24_LC_12_14_0/in3
Capture Clock    : Q_45__i24_LC_12_14_0/clk
Setup Constraint : 1000000p
Path slack       : 994586p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4601
---------------------------------------   ---- 
End-of-path arrival time (ps)             8056
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
Q_45__i21_LC_12_13_5/carryin      LogicCell40_SEQ_MODE_1001      0              7221  993702  RISE       1
Q_45__i21_LC_12_13_5/carryout     LogicCell40_SEQ_MODE_1001    126              7348  993702  RISE       2
Q_45__i22_LC_12_13_6/carryin      LogicCell40_SEQ_MODE_1000      0              7348  993702  RISE       1
Q_45__i22_LC_12_13_6/carryout     LogicCell40_SEQ_MODE_1000    126              7474  993702  RISE       2
Q_45__i23_LC_12_13_7/carryin      LogicCell40_SEQ_MODE_1001      0              7474  993702  RISE       1
Q_45__i23_LC_12_13_7/carryout     LogicCell40_SEQ_MODE_1001    126              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              7600  993702  RISE       1
IN_MUX_bfv_12_14_0_/carryinitout  ICE_CARRY_IN_MUX             196              7797  993702  RISE       2
I__1500/I                         InMux                          0              7797  994586  RISE       1
I__1500/O                         InMux                        259              8056  994586  RISE       1
Q_45__i24_LC_12_14_0/in3          LogicCell40_SEQ_MODE_1000      0              8056  994586  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i24_LC_12_14_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i31_LC_12_14_7/sr
Capture Clock    : Q_45__i31_LC_12_14_7/clk
Setup Constraint : 1000000p
Path slack       : 994880p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7832
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1572/I                     Odrv4                          0              6387  994880  RISE       1
I__1572/O                     Odrv4                        351              6738  994880  RISE       1
I__1576/I                     Span4Mux_h                     0              6738  994880  RISE       1
I__1576/O                     Span4Mux_h                   302              7039  994880  RISE       1
I__1577/I                     LocalMux                       0              7039  994880  RISE       1
I__1577/O                     LocalMux                     330              7369  994880  RISE       1
I__1578/I                     SRMux                          0              7369  994880  RISE       1
I__1578/O                     SRMux                        463              7832  994880  RISE       1
Q_45__i31_LC_12_14_7/sr       LogicCell40_SEQ_MODE_1000      0              7832  994880  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i31_LC_12_14_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i30_LC_12_14_6/sr
Capture Clock    : Q_45__i30_LC_12_14_6/clk
Setup Constraint : 1000000p
Path slack       : 994880p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7832
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1572/I                     Odrv4                          0              6387  994880  RISE       1
I__1572/O                     Odrv4                        351              6738  994880  RISE       1
I__1576/I                     Span4Mux_h                     0              6738  994880  RISE       1
I__1576/O                     Span4Mux_h                   302              7039  994880  RISE       1
I__1577/I                     LocalMux                       0              7039  994880  RISE       1
I__1577/O                     LocalMux                     330              7369  994880  RISE       1
I__1578/I                     SRMux                          0              7369  994880  RISE       1
I__1578/O                     SRMux                        463              7832  994880  RISE       1
Q_45__i30_LC_12_14_6/sr       LogicCell40_SEQ_MODE_1000      0              7832  994880  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i30_LC_12_14_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i29_LC_12_14_5/sr
Capture Clock    : Q_45__i29_LC_12_14_5/clk
Setup Constraint : 1000000p
Path slack       : 994880p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7832
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1572/I                     Odrv4                          0              6387  994880  RISE       1
I__1572/O                     Odrv4                        351              6738  994880  RISE       1
I__1576/I                     Span4Mux_h                     0              6738  994880  RISE       1
I__1576/O                     Span4Mux_h                   302              7039  994880  RISE       1
I__1577/I                     LocalMux                       0              7039  994880  RISE       1
I__1577/O                     LocalMux                     330              7369  994880  RISE       1
I__1578/I                     SRMux                          0              7369  994880  RISE       1
I__1578/O                     SRMux                        463              7832  994880  RISE       1
Q_45__i29_LC_12_14_5/sr       LogicCell40_SEQ_MODE_1000      0              7832  994880  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i29_LC_12_14_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i28_LC_12_14_4/sr
Capture Clock    : Q_45__i28_LC_12_14_4/clk
Setup Constraint : 1000000p
Path slack       : 994880p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7832
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1572/I                     Odrv4                          0              6387  994880  RISE       1
I__1572/O                     Odrv4                        351              6738  994880  RISE       1
I__1576/I                     Span4Mux_h                     0              6738  994880  RISE       1
I__1576/O                     Span4Mux_h                   302              7039  994880  RISE       1
I__1577/I                     LocalMux                       0              7039  994880  RISE       1
I__1577/O                     LocalMux                     330              7369  994880  RISE       1
I__1578/I                     SRMux                          0              7369  994880  RISE       1
I__1578/O                     SRMux                        463              7832  994880  RISE       1
Q_45__i28_LC_12_14_4/sr       LogicCell40_SEQ_MODE_1000      0              7832  994880  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i28_LC_12_14_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i27_LC_12_14_3/sr
Capture Clock    : Q_45__i27_LC_12_14_3/clk
Setup Constraint : 1000000p
Path slack       : 994880p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7832
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1572/I                     Odrv4                          0              6387  994880  RISE       1
I__1572/O                     Odrv4                        351              6738  994880  RISE       1
I__1576/I                     Span4Mux_h                     0              6738  994880  RISE       1
I__1576/O                     Span4Mux_h                   302              7039  994880  RISE       1
I__1577/I                     LocalMux                       0              7039  994880  RISE       1
I__1577/O                     LocalMux                     330              7369  994880  RISE       1
I__1578/I                     SRMux                          0              7369  994880  RISE       1
I__1578/O                     SRMux                        463              7832  994880  RISE       1
Q_45__i27_LC_12_14_3/sr       LogicCell40_SEQ_MODE_1000      0              7832  994880  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i27_LC_12_14_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i26_LC_12_14_2/sr
Capture Clock    : Q_45__i26_LC_12_14_2/clk
Setup Constraint : 1000000p
Path slack       : 994880p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7832
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1572/I                     Odrv4                          0              6387  994880  RISE       1
I__1572/O                     Odrv4                        351              6738  994880  RISE       1
I__1576/I                     Span4Mux_h                     0              6738  994880  RISE       1
I__1576/O                     Span4Mux_h                   302              7039  994880  RISE       1
I__1577/I                     LocalMux                       0              7039  994880  RISE       1
I__1577/O                     LocalMux                     330              7369  994880  RISE       1
I__1578/I                     SRMux                          0              7369  994880  RISE       1
I__1578/O                     SRMux                        463              7832  994880  RISE       1
Q_45__i26_LC_12_14_2/sr       LogicCell40_SEQ_MODE_1000      0              7832  994880  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i26_LC_12_14_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i25_LC_12_14_1/sr
Capture Clock    : Q_45__i25_LC_12_14_1/clk
Setup Constraint : 1000000p
Path slack       : 994880p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7832
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1572/I                     Odrv4                          0              6387  994880  RISE       1
I__1572/O                     Odrv4                        351              6738  994880  RISE       1
I__1576/I                     Span4Mux_h                     0              6738  994880  RISE       1
I__1576/O                     Span4Mux_h                   302              7039  994880  RISE       1
I__1577/I                     LocalMux                       0              7039  994880  RISE       1
I__1577/O                     LocalMux                     330              7369  994880  RISE       1
I__1578/I                     SRMux                          0              7369  994880  RISE       1
I__1578/O                     SRMux                        463              7832  994880  RISE       1
Q_45__i25_LC_12_14_1/sr       LogicCell40_SEQ_MODE_1000      0              7832  994880  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i25_LC_12_14_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i24_LC_12_14_0/sr
Capture Clock    : Q_45__i24_LC_12_14_0/clk
Setup Constraint : 1000000p
Path slack       : 994880p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7832
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1572/I                     Odrv4                          0              6387  994880  RISE       1
I__1572/O                     Odrv4                        351              6738  994880  RISE       1
I__1576/I                     Span4Mux_h                     0              6738  994880  RISE       1
I__1576/O                     Span4Mux_h                   302              7039  994880  RISE       1
I__1577/I                     LocalMux                       0              7039  994880  RISE       1
I__1577/O                     LocalMux                     330              7369  994880  RISE       1
I__1578/I                     SRMux                          0              7369  994880  RISE       1
I__1578/O                     SRMux                        463              7832  994880  RISE       1
Q_45__i24_LC_12_14_0/sr       LogicCell40_SEQ_MODE_1000      0              7832  994880  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i24_LC_12_14_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i23_LC_12_13_7/in3
Capture Clock    : Q_45__i23_LC_12_13_7/clk
Setup Constraint : 1000000p
Path slack       : 994909p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4278
---------------------------------------   ---- 
End-of-path arrival time (ps)             7733
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
Q_45__i21_LC_12_13_5/carryin      LogicCell40_SEQ_MODE_1001      0              7221  993702  RISE       1
Q_45__i21_LC_12_13_5/carryout     LogicCell40_SEQ_MODE_1001    126              7348  993702  RISE       2
Q_45__i22_LC_12_13_6/carryin      LogicCell40_SEQ_MODE_1000      0              7348  993702  RISE       1
Q_45__i22_LC_12_13_6/carryout     LogicCell40_SEQ_MODE_1000    126              7474  993702  RISE       2
I__1508/I                         InMux                          0              7474  994908  RISE       1
I__1508/O                         InMux                        259              7733  994908  RISE       1
Q_45__i23_LC_12_13_7/in3          LogicCell40_SEQ_MODE_1001      0              7733  994908  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i23_LC_12_13_7/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i22_LC_12_13_6/in3
Capture Clock    : Q_45__i22_LC_12_13_6/clk
Setup Constraint : 1000000p
Path slack       : 995035p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4152
---------------------------------------   ---- 
End-of-path arrival time (ps)             7607
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
Q_45__i21_LC_12_13_5/carryin      LogicCell40_SEQ_MODE_1001      0              7221  993702  RISE       1
Q_45__i21_LC_12_13_5/carryout     LogicCell40_SEQ_MODE_1001    126              7348  993702  RISE       2
I__1515/I                         InMux                          0              7348  995034  RISE       1
I__1515/O                         InMux                        259              7607  995034  RISE       1
Q_45__i22_LC_12_13_6/in3          LogicCell40_SEQ_MODE_1000      0              7607  995034  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i22_LC_12_13_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i21_LC_12_13_5/in3
Capture Clock    : Q_45__i21_LC_12_13_5/clk
Setup Constraint : 1000000p
Path slack       : 995161p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         4026
---------------------------------------   ---- 
End-of-path arrival time (ps)             7481
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
Q_45__i20_LC_12_13_4/carryin      LogicCell40_SEQ_MODE_1001      0              7095  993702  RISE       1
Q_45__i20_LC_12_13_4/carryout     LogicCell40_SEQ_MODE_1001    126              7221  993702  RISE       2
I__1523/I                         InMux                          0              7221  995161  RISE       1
I__1523/O                         InMux                        259              7481  995161  RISE       1
Q_45__i21_LC_12_13_5/in3          LogicCell40_SEQ_MODE_1001      0              7481  995161  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i21_LC_12_13_5/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i20_LC_12_13_4/in3
Capture Clock    : Q_45__i20_LC_12_13_4/clk
Setup Constraint : 1000000p
Path slack       : 995287p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3900
---------------------------------------   ---- 
End-of-path arrival time (ps)             7355
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
Q_45__i19_LC_12_13_3/carryin      LogicCell40_SEQ_MODE_1000      0              6969  993702  RISE       1
Q_45__i19_LC_12_13_3/carryout     LogicCell40_SEQ_MODE_1000    126              7095  993702  RISE       2
I__1532/I                         InMux                          0              7095  995287  RISE       1
I__1532/O                         InMux                        259              7355  995287  RISE       1
Q_45__i20_LC_12_13_4/in3          LogicCell40_SEQ_MODE_1001      0              7355  995287  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i20_LC_12_13_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i19_LC_12_13_3/in3
Capture Clock    : Q_45__i19_LC_12_13_3/clk
Setup Constraint : 1000000p
Path slack       : 995414p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3773
---------------------------------------   ---- 
End-of-path arrival time (ps)             7228
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
Q_45__i18_LC_12_13_2/carryin      LogicCell40_SEQ_MODE_1001      0              6843  993702  RISE       1
Q_45__i18_LC_12_13_2/carryout     LogicCell40_SEQ_MODE_1001    126              6969  993702  RISE       2
I__1539/I                         InMux                          0              6969  995413  RISE       1
I__1539/O                         InMux                        259              7228  995413  RISE       1
Q_45__i19_LC_12_13_3/in3          LogicCell40_SEQ_MODE_1000      0              7228  995413  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i19_LC_12_13_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i15_LC_12_12_7/sr
Capture Clock    : Q_45__i15_LC_12_12_7/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1569/I                     LocalMux                       0              6387  995532  RISE       1
I__1569/O                     LocalMux                     330              6716  995532  RISE       1
I__1573/I                     SRMux                          0              6716  995532  RISE       1
I__1573/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i15_LC_12_12_7/sr       LogicCell40_SEQ_MODE_1000      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i14_LC_12_12_6/sr
Capture Clock    : Q_45__i14_LC_12_12_6/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1569/I                     LocalMux                       0              6387  995532  RISE       1
I__1569/O                     LocalMux                     330              6716  995532  RISE       1
I__1573/I                     SRMux                          0              6716  995532  RISE       1
I__1573/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i14_LC_12_12_6/sr       LogicCell40_SEQ_MODE_1000      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i14_LC_12_12_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i13_LC_12_12_5/sr
Capture Clock    : Q_45__i13_LC_12_12_5/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1569/I                     LocalMux                       0              6387  995532  RISE       1
I__1569/O                     LocalMux                     330              6716  995532  RISE       1
I__1573/I                     SRMux                          0              6716  995532  RISE       1
I__1573/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i13_LC_12_12_5/sr       LogicCell40_SEQ_MODE_1000      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i13_LC_12_12_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i12_LC_12_12_4/sr
Capture Clock    : Q_45__i12_LC_12_12_4/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1569/I                     LocalMux                       0              6387  995532  RISE       1
I__1569/O                     LocalMux                     330              6716  995532  RISE       1
I__1573/I                     SRMux                          0              6716  995532  RISE       1
I__1573/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i12_LC_12_12_4/sr       LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i12_LC_12_12_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i11_LC_12_12_3/sr
Capture Clock    : Q_45__i11_LC_12_12_3/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1569/I                     LocalMux                       0              6387  995532  RISE       1
I__1569/O                     LocalMux                     330              6716  995532  RISE       1
I__1573/I                     SRMux                          0              6716  995532  RISE       1
I__1573/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i11_LC_12_12_3/sr       LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i11_LC_12_12_3/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i10_LC_12_12_2/sr
Capture Clock    : Q_45__i10_LC_12_12_2/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1569/I                     LocalMux                       0              6387  995532  RISE       1
I__1569/O                     LocalMux                     330              6716  995532  RISE       1
I__1573/I                     SRMux                          0              6716  995532  RISE       1
I__1573/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i10_LC_12_12_2/sr       LogicCell40_SEQ_MODE_1000      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i10_LC_12_12_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i9_LC_12_12_1/sr
Capture Clock    : Q_45__i9_LC_12_12_1/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1569/I                     LocalMux                       0              6387  995532  RISE       1
I__1569/O                     LocalMux                     330              6716  995532  RISE       1
I__1573/I                     SRMux                          0              6716  995532  RISE       1
I__1573/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i9_LC_12_12_1/sr        LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i9_LC_12_12_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i8_LC_12_12_0/sr
Capture Clock    : Q_45__i8_LC_12_12_0/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1569/I                     LocalMux                       0              6387  995532  RISE       1
I__1569/O                     LocalMux                     330              6716  995532  RISE       1
I__1573/I                     SRMux                          0              6716  995532  RISE       1
I__1573/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i8_LC_12_12_0/sr        LogicCell40_SEQ_MODE_1000      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i8_LC_12_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i7_LC_12_11_7/sr
Capture Clock    : Q_45__i7_LC_12_11_7/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1570/I                     LocalMux                       0              6387  995532  RISE       1
I__1570/O                     LocalMux                     330              6716  995532  RISE       1
I__1574/I                     SRMux                          0              6716  995532  RISE       1
I__1574/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i7_LC_12_11_7/sr        LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i7_LC_12_11_7/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i6_LC_12_11_6/sr
Capture Clock    : Q_45__i6_LC_12_11_6/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1570/I                     LocalMux                       0              6387  995532  RISE       1
I__1570/O                     LocalMux                     330              6716  995532  RISE       1
I__1574/I                     SRMux                          0              6716  995532  RISE       1
I__1574/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i6_LC_12_11_6/sr        LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i6_LC_12_11_6/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i5_LC_12_11_5/sr
Capture Clock    : Q_45__i5_LC_12_11_5/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1570/I                     LocalMux                       0              6387  995532  RISE       1
I__1570/O                     LocalMux                     330              6716  995532  RISE       1
I__1574/I                     SRMux                          0              6716  995532  RISE       1
I__1574/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i5_LC_12_11_5/sr        LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i4_LC_12_11_4/sr
Capture Clock    : Q_45__i4_LC_12_11_4/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1570/I                     LocalMux                       0              6387  995532  RISE       1
I__1570/O                     LocalMux                     330              6716  995532  RISE       1
I__1574/I                     SRMux                          0              6716  995532  RISE       1
I__1574/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i4_LC_12_11_4/sr        LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i4_LC_12_11_4/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i3_LC_12_11_3/sr
Capture Clock    : Q_45__i3_LC_12_11_3/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1570/I                     LocalMux                       0              6387  995532  RISE       1
I__1570/O                     LocalMux                     330              6716  995532  RISE       1
I__1574/I                     SRMux                          0              6716  995532  RISE       1
I__1574/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i3_LC_12_11_3/sr        LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i3_LC_12_11_3/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i2_LC_12_11_2/sr
Capture Clock    : Q_45__i2_LC_12_11_2/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1570/I                     LocalMux                       0              6387  995532  RISE       1
I__1570/O                     LocalMux                     330              6716  995532  RISE       1
I__1574/I                     SRMux                          0              6716  995532  RISE       1
I__1574/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i2_LC_12_11_2/sr        LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i2_LC_12_11_2/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i1_LC_12_11_1/sr
Capture Clock    : Q_45__i1_LC_12_11_1/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1570/I                     LocalMux                       0              6387  995532  RISE       1
I__1570/O                     LocalMux                     330              6716  995532  RISE       1
I__1574/I                     SRMux                          0              6716  995532  RISE       1
I__1574/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i1_LC_12_11_1/sr        LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i1_LC_12_11_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i0_LC_12_11_0/sr
Capture Clock    : Q_45__i0_LC_12_11_0/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1570/I                     LocalMux                       0              6387  995532  RISE       1
I__1570/O                     LocalMux                     330              6716  995532  RISE       1
I__1574/I                     SRMux                          0              6716  995532  RISE       1
I__1574/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i0_LC_12_11_0/sr        LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i23_LC_12_13_7/sr
Capture Clock    : Q_45__i23_LC_12_13_7/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1571/I                     LocalMux                       0              6387  995532  RISE       1
I__1571/O                     LocalMux                     330              6716  995532  RISE       1
I__1575/I                     SRMux                          0              6716  995532  RISE       1
I__1575/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i23_LC_12_13_7/sr       LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i23_LC_12_13_7/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i22_LC_12_13_6/sr
Capture Clock    : Q_45__i22_LC_12_13_6/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1571/I                     LocalMux                       0              6387  995532  RISE       1
I__1571/O                     LocalMux                     330              6716  995532  RISE       1
I__1575/I                     SRMux                          0              6716  995532  RISE       1
I__1575/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i22_LC_12_13_6/sr       LogicCell40_SEQ_MODE_1000      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i22_LC_12_13_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i21_LC_12_13_5/sr
Capture Clock    : Q_45__i21_LC_12_13_5/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1571/I                     LocalMux                       0              6387  995532  RISE       1
I__1571/O                     LocalMux                     330              6716  995532  RISE       1
I__1575/I                     SRMux                          0              6716  995532  RISE       1
I__1575/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i21_LC_12_13_5/sr       LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i21_LC_12_13_5/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i20_LC_12_13_4/sr
Capture Clock    : Q_45__i20_LC_12_13_4/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1571/I                     LocalMux                       0              6387  995532  RISE       1
I__1571/O                     LocalMux                     330              6716  995532  RISE       1
I__1575/I                     SRMux                          0              6716  995532  RISE       1
I__1575/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i20_LC_12_13_4/sr       LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i20_LC_12_13_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i19_LC_12_13_3/sr
Capture Clock    : Q_45__i19_LC_12_13_3/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1571/I                     LocalMux                       0              6387  995532  RISE       1
I__1571/O                     LocalMux                     330              6716  995532  RISE       1
I__1575/I                     SRMux                          0              6716  995532  RISE       1
I__1575/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i19_LC_12_13_3/sr       LogicCell40_SEQ_MODE_1000      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i19_LC_12_13_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i18_LC_12_13_2/sr
Capture Clock    : Q_45__i18_LC_12_13_2/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1571/I                     LocalMux                       0              6387  995532  RISE       1
I__1571/O                     LocalMux                     330              6716  995532  RISE       1
I__1575/I                     SRMux                          0              6716  995532  RISE       1
I__1575/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i18_LC_12_13_2/sr       LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i18_LC_12_13_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i17_LC_12_13_1/sr
Capture Clock    : Q_45__i17_LC_12_13_1/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1571/I                     LocalMux                       0              6387  995532  RISE       1
I__1571/O                     LocalMux                     330              6716  995532  RISE       1
I__1575/I                     SRMux                          0              6716  995532  RISE       1
I__1575/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i17_LC_12_13_1/sr       LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i17_LC_12_13_1/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i16_LC_12_13_0/sr
Capture Clock    : Q_45__i16_LC_12_13_0/clk
Setup Constraint : 1000000p
Path slack       : 995533p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -203
----------------------------------------   ------- 
End-of-path required time (ps)             1002712

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3724
---------------------------------------   ---- 
End-of-path arrival time (ps)             7179
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1407/I                     LocalMux                       0              3455  994880  RISE       1
I__1407/O                     LocalMux                     330              3785  994880  RISE       1
I__1409/I                     InMux                          0              3785  994880  RISE       1
I__1409/O                     InMux                        259              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/in0      LogicCell40_SEQ_MODE_0000      0              4044  994880  RISE       1
i11_4_lut_LC_11_12_0/lcout    LogicCell40_SEQ_MODE_0000    449              4493  994880  RISE       1
I__1363/I                     LocalMux                       0              4493  994880  RISE       1
I__1363/O                     LocalMux                     330              4823  994880  RISE       1
I__1364/I                     InMux                          0              4823  994880  RISE       1
I__1364/O                     InMux                        259              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5082  994880  RISE       1
i18_3_lut_LC_11_11_2/lcout    LogicCell40_SEQ_MODE_0000    400              5482  994880  RISE       1
I__1357/I                     LocalMux                       0              5482  994880  RISE       1
I__1357/O                     LocalMux                     330              5812  994880  RISE       1
I__1358/I                     InMux                          0              5812  994880  RISE       1
I__1358/O                     InMux                        259              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/in3    LogicCell40_SEQ_MODE_0000      0              6071  994880  RISE       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              6387  994880  RISE      32
I__1571/I                     LocalMux                       0              6387  995532  RISE       1
I__1571/O                     LocalMux                     330              6716  995532  RISE       1
I__1575/I                     SRMux                          0              6716  995532  RISE       1
I__1575/O                     SRMux                        463              7179  995532  RISE       1
Q_45__i16_LC_12_13_0/sr       LogicCell40_SEQ_MODE_1001      0              7179  995532  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i16_LC_12_13_0/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i18_LC_12_13_2/in3
Capture Clock    : Q_45__i18_LC_12_13_2/clk
Setup Constraint : 1000000p
Path slack       : 995540p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3647
---------------------------------------   ---- 
End-of-path arrival time (ps)             7102
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
Q_45__i17_LC_12_13_1/carryin      LogicCell40_SEQ_MODE_1001      0              6716  993702  RISE       1
Q_45__i17_LC_12_13_1/carryout     LogicCell40_SEQ_MODE_1001    126              6843  993702  RISE       2
I__1547/I                         InMux                          0              6843  995539  RISE       1
I__1547/O                         InMux                        259              7102  995539  RISE       1
Q_45__i18_LC_12_13_2/in3          LogicCell40_SEQ_MODE_1001      0              7102  995539  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i18_LC_12_13_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i17_LC_12_13_1/in3
Capture Clock    : Q_45__i17_LC_12_13_1/clk
Setup Constraint : 1000000p
Path slack       : 995666p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3521
---------------------------------------   ---- 
End-of-path arrival time (ps)             6976
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
Q_45__i16_LC_12_13_0/carryin      LogicCell40_SEQ_MODE_1001      0              6590  993702  RISE       1
Q_45__i16_LC_12_13_0/carryout     LogicCell40_SEQ_MODE_1001    126              6716  993702  RISE       2
I__1555/I                         InMux                          0              6716  995666  RISE       1
I__1555/O                         InMux                        259              6976  995666  RISE       1
Q_45__i17_LC_12_13_1/in3          LogicCell40_SEQ_MODE_1001      0              6976  995666  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i17_LC_12_13_1/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i16_LC_12_13_0/in3
Capture Clock    : Q_45__i16_LC_12_13_0/clk
Setup Constraint : 1000000p
Path slack       : 995792p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3395
---------------------------------------   ---- 
End-of-path arrival time (ps)             6850
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
Q_45__i15_LC_12_12_7/carryin      LogicCell40_SEQ_MODE_1000      0              6268  993702  RISE       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    126              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              6394  993702  RISE       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             196              6590  993702  RISE       2
I__1563/I                         InMux                          0              6590  995792  RISE       1
I__1563/O                         InMux                        259              6850  995792  RISE       1
Q_45__i16_LC_12_13_0/in3          LogicCell40_SEQ_MODE_1001      0              6850  995792  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i16_LC_12_13_0/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i15_LC_12_12_7/in3
Capture Clock    : Q_45__i15_LC_12_12_7/clk
Setup Constraint : 1000000p
Path slack       : 996115p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3072
---------------------------------------   ---- 
End-of-path arrival time (ps)             6527
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
Q_45__i14_LC_12_12_6/carryin      LogicCell40_SEQ_MODE_1000      0              6141  993702  RISE       1
Q_45__i14_LC_12_12_6/carryout     LogicCell40_SEQ_MODE_1000    126              6268  993702  RISE       2
I__1446/I                         InMux                          0              6268  996115  RISE       1
I__1446/O                         InMux                        259              6527  996115  RISE       1
Q_45__i15_LC_12_12_7/in3          LogicCell40_SEQ_MODE_1000      0              6527  996115  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i14_LC_12_12_6/in3
Capture Clock    : Q_45__i14_LC_12_12_6/clk
Setup Constraint : 1000000p
Path slack       : 996241p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2946
---------------------------------------   ---- 
End-of-path arrival time (ps)             6401
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
Q_45__i13_LC_12_12_5/carryin      LogicCell40_SEQ_MODE_1000      0              6015  993702  RISE       1
Q_45__i13_LC_12_12_5/carryout     LogicCell40_SEQ_MODE_1000    126              6141  993702  RISE       2
I__1454/I                         InMux                          0              6141  996241  RISE       1
I__1454/O                         InMux                        259              6401  996241  RISE       1
Q_45__i14_LC_12_12_6/in3          LogicCell40_SEQ_MODE_1000      0              6401  996241  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i14_LC_12_12_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i13_LC_12_12_5/in3
Capture Clock    : Q_45__i13_LC_12_12_5/clk
Setup Constraint : 1000000p
Path slack       : 996367p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2820
---------------------------------------   ---- 
End-of-path arrival time (ps)             6275
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
Q_45__i12_LC_12_12_4/carryin      LogicCell40_SEQ_MODE_1001      0              5889  993702  RISE       1
Q_45__i12_LC_12_12_4/carryout     LogicCell40_SEQ_MODE_1001    126              6015  993702  RISE       2
I__1459/I                         InMux                          0              6015  996367  RISE       1
I__1459/O                         InMux                        259              6275  996367  RISE       1
Q_45__i13_LC_12_12_5/in3          LogicCell40_SEQ_MODE_1000      0              6275  996367  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i13_LC_12_12_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i12_LC_12_12_4/in3
Capture Clock    : Q_45__i12_LC_12_12_4/clk
Setup Constraint : 1000000p
Path slack       : 996494p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2693
---------------------------------------   ---- 
End-of-path arrival time (ps)             6148
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
Q_45__i11_LC_12_12_3/carryin      LogicCell40_SEQ_MODE_1001      0              5763  993702  RISE       1
Q_45__i11_LC_12_12_3/carryout     LogicCell40_SEQ_MODE_1001    126              5889  993702  RISE       2
I__1465/I                         InMux                          0              5889  996493  RISE       1
I__1465/O                         InMux                        259              6148  996493  RISE       1
Q_45__i12_LC_12_12_4/in3          LogicCell40_SEQ_MODE_1001      0              6148  996493  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i12_LC_12_12_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i11_LC_12_12_3/in3
Capture Clock    : Q_45__i11_LC_12_12_3/clk
Setup Constraint : 1000000p
Path slack       : 996620p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2567
---------------------------------------   ---- 
End-of-path arrival time (ps)             6022
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
Q_45__i10_LC_12_12_2/carryin      LogicCell40_SEQ_MODE_1000      0              5636  993702  RISE       1
Q_45__i10_LC_12_12_2/carryout     LogicCell40_SEQ_MODE_1000    126              5763  993702  RISE       2
I__1470/I                         InMux                          0              5763  996620  RISE       1
I__1470/O                         InMux                        259              6022  996620  RISE       1
Q_45__i11_LC_12_12_3/in3          LogicCell40_SEQ_MODE_1001      0              6022  996620  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i11_LC_12_12_3/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i10_LC_12_12_2/in3
Capture Clock    : Q_45__i10_LC_12_12_2/clk
Setup Constraint : 1000000p
Path slack       : 996746p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2441
---------------------------------------   ---- 
End-of-path arrival time (ps)             5896
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
Q_45__i9_LC_12_12_1/carryin       LogicCell40_SEQ_MODE_1001      0              5510  993702  RISE       1
Q_45__i9_LC_12_12_1/carryout      LogicCell40_SEQ_MODE_1001    126              5636  993702  RISE       2
I__1479/I                         InMux                          0              5636  996746  RISE       1
I__1479/O                         InMux                        259              5896  996746  RISE       1
Q_45__i10_LC_12_12_2/in3          LogicCell40_SEQ_MODE_1000      0              5896  996746  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i10_LC_12_12_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i9_LC_12_12_1/in3
Capture Clock    : Q_45__i9_LC_12_12_1/clk
Setup Constraint : 1000000p
Path slack       : 996872p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2315
---------------------------------------   ---- 
End-of-path arrival time (ps)             5770
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
Q_45__i8_LC_12_12_0/carryin       LogicCell40_SEQ_MODE_1000      0              5384  993702  RISE       1
Q_45__i8_LC_12_12_0/carryout      LogicCell40_SEQ_MODE_1000    126              5510  993702  RISE       2
I__1486/I                         InMux                          0              5510  996872  RISE       1
I__1486/O                         InMux                        259              5770  996872  RISE       1
Q_45__i9_LC_12_12_1/in3           LogicCell40_SEQ_MODE_1001      0              5770  996872  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i9_LC_12_12_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i8_LC_12_12_0/in3
Capture Clock    : Q_45__i8_LC_12_12_0/clk
Setup Constraint : 1000000p
Path slack       : 996999p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2188
---------------------------------------   ---- 
End-of-path arrival time (ps)             5643
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout         LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                         LocalMux                       0              3455  993702  RISE       1
I__1438/O                         LocalMux                     330              3785  993702  RISE       1
I__1440/I                         InMux                          0              3785  993702  RISE       1
I__1440/O                         InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1           LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout      LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin       LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout      LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin       LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout      LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin       LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout      LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin       LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout      LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin       LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout      LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin       LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              5061  993702  RISE       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    126              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              5188  993702  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             196              5384  993702  RISE       2
I__1494/I                         InMux                          0              5384  996998  RISE       1
I__1494/O                         InMux                        259              5643  996998  RISE       1
Q_45__i8_LC_12_12_0/in3           LogicCell40_SEQ_MODE_1000      0              5643  996998  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i8_LC_12_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i7_LC_12_11_7/in3
Capture Clock    : Q_45__i7_LC_12_11_7/clk
Setup Constraint : 1000000p
Path slack       : 997321p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         1866
---------------------------------------   ---- 
End-of-path arrival time (ps)             5321
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout     LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                     LocalMux                       0              3455  993702  RISE       1
I__1438/O                     LocalMux                     330              3785  993702  RISE       1
I__1440/I                     InMux                          0              3785  993702  RISE       1
I__1440/O                     InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1       LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout  LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin   LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout  LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin   LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout  LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin   LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout  LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin   LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout  LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin   LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout  LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
Q_45__i6_LC_12_11_6/carryin   LogicCell40_SEQ_MODE_1001      0              4935  993702  RISE       1
Q_45__i6_LC_12_11_6/carryout  LogicCell40_SEQ_MODE_1001    126              5061  993702  RISE       2
I__1392/I                     InMux                          0              5061  997321  RISE       1
I__1392/O                     InMux                        259              5321  997321  RISE       1
Q_45__i7_LC_12_11_7/in3       LogicCell40_SEQ_MODE_1001      0              5321  997321  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i7_LC_12_11_7/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i6_LC_12_11_6/in3
Capture Clock    : Q_45__i6_LC_12_11_6/clk
Setup Constraint : 1000000p
Path slack       : 997447p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         1740
---------------------------------------   ---- 
End-of-path arrival time (ps)             5195
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout     LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                     LocalMux                       0              3455  993702  RISE       1
I__1438/O                     LocalMux                     330              3785  993702  RISE       1
I__1440/I                     InMux                          0              3785  993702  RISE       1
I__1440/O                     InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1       LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout  LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin   LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout  LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin   LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout  LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin   LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout  LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin   LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout  LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
Q_45__i5_LC_12_11_5/carryin   LogicCell40_SEQ_MODE_1001      0              4809  993702  RISE       1
Q_45__i5_LC_12_11_5/carryout  LogicCell40_SEQ_MODE_1001    126              4935  993702  RISE       2
I__1400/I                     InMux                          0              4935  997447  RISE       1
I__1400/O                     InMux                        259              5195  997447  RISE       1
Q_45__i6_LC_12_11_6/in3       LogicCell40_SEQ_MODE_1001      0              5195  997447  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i6_LC_12_11_6/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i5_LC_12_11_5/in3
Capture Clock    : Q_45__i5_LC_12_11_5/clk
Setup Constraint : 1000000p
Path slack       : 997574p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         1613
---------------------------------------   ---- 
End-of-path arrival time (ps)             5068
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout     LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                     LocalMux                       0              3455  993702  RISE       1
I__1438/O                     LocalMux                     330              3785  993702  RISE       1
I__1440/I                     InMux                          0              3785  993702  RISE       1
I__1440/O                     InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1       LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout  LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin   LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout  LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin   LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout  LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin   LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout  LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
Q_45__i4_LC_12_11_4/carryin   LogicCell40_SEQ_MODE_1001      0              4683  993702  RISE       1
Q_45__i4_LC_12_11_4/carryout  LogicCell40_SEQ_MODE_1001    126              4809  993702  RISE       2
I__1406/I                     InMux                          0              4809  997573  RISE       1
I__1406/O                     InMux                        259              5068  997573  RISE       1
Q_45__i5_LC_12_11_5/in3       LogicCell40_SEQ_MODE_1001      0              5068  997573  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i4_LC_12_11_4/in3
Capture Clock    : Q_45__i4_LC_12_11_4/clk
Setup Constraint : 1000000p
Path slack       : 997700p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         1487
---------------------------------------   ---- 
End-of-path arrival time (ps)             4942
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout     LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                     LocalMux                       0              3455  993702  RISE       1
I__1438/O                     LocalMux                     330              3785  993702  RISE       1
I__1440/I                     InMux                          0              3785  993702  RISE       1
I__1440/O                     InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1       LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout  LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin   LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout  LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin   LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout  LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
Q_45__i3_LC_12_11_3/carryin   LogicCell40_SEQ_MODE_1001      0              4556  993702  RISE       1
Q_45__i3_LC_12_11_3/carryout  LogicCell40_SEQ_MODE_1001    126              4683  993702  RISE       2
I__1411/I                     InMux                          0              4683  997700  RISE       1
I__1411/O                     InMux                        259              4942  997700  RISE       1
Q_45__i4_LC_12_11_4/in3       LogicCell40_SEQ_MODE_1001      0              4942  997700  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i4_LC_12_11_4/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i3_LC_12_11_3/in3
Capture Clock    : Q_45__i3_LC_12_11_3/clk
Setup Constraint : 1000000p
Path slack       : 997826p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         1361
---------------------------------------   ---- 
End-of-path arrival time (ps)             4816
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout     LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                     LocalMux                       0              3455  993702  RISE       1
I__1438/O                     LocalMux                     330              3785  993702  RISE       1
I__1440/I                     InMux                          0              3785  993702  RISE       1
I__1440/O                     InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1       LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout  LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin   LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout  LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
Q_45__i2_LC_12_11_2/carryin   LogicCell40_SEQ_MODE_1001      0              4430  993702  RISE       1
Q_45__i2_LC_12_11_2/carryout  LogicCell40_SEQ_MODE_1001    126              4556  993702  RISE       2
I__1418/I                     InMux                          0              4556  997826  RISE       1
I__1418/O                     InMux                        259              4816  997826  RISE       1
Q_45__i3_LC_12_11_3/in3       LogicCell40_SEQ_MODE_1001      0              4816  997826  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i3_LC_12_11_3/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i2_LC_12_11_2/in3
Capture Clock    : Q_45__i2_LC_12_11_2/clk
Setup Constraint : 1000000p
Path slack       : 997952p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         1235
---------------------------------------   ---- 
End-of-path arrival time (ps)             4690
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout     LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                     LocalMux                       0              3455  993702  RISE       1
I__1438/O                     LocalMux                     330              3785  993702  RISE       1
I__1440/I                     InMux                          0              3785  993702  RISE       1
I__1440/O                     InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1       LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout  LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
Q_45__i1_LC_12_11_1/carryin   LogicCell40_SEQ_MODE_1001      0              4304  993702  RISE       1
Q_45__i1_LC_12_11_1/carryout  LogicCell40_SEQ_MODE_1001    126              4430  993702  RISE       2
I__1424/I                     InMux                          0              4430  997952  RISE       1
I__1424/O                     InMux                        259              4690  997952  RISE       1
Q_45__i2_LC_12_11_2/in3       LogicCell40_SEQ_MODE_1001      0              4690  997952  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i2_LC_12_11_2/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i1_LC_12_11_1/in3
Capture Clock    : Q_45__i1_LC_12_11_1/clk
Setup Constraint : 1000000p
Path slack       : 998079p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -274
----------------------------------------   ------- 
End-of-path required time (ps)             1002642

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         1108
---------------------------------------   ---- 
End-of-path arrival time (ps)             4563
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout     LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                     LocalMux                       0              3455  993702  RISE       1
I__1438/O                     LocalMux                     330              3785  993702  RISE       1
I__1440/I                     InMux                          0              3785  993702  RISE       1
I__1440/O                     InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1       LogicCell40_SEQ_MODE_1001      0              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/carryout  LogicCell40_SEQ_MODE_1001    259              4304  993702  RISE       2
I__1430/I                     InMux                          0              4304  998078  RISE       1
I__1430/O                     InMux                        259              4563  998078  RISE       1
Q_45__i1_LC_12_11_1/in3       LogicCell40_SEQ_MODE_1001      0              4563  998078  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i1_LC_12_11_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i0_LC_12_11_0/in1
Capture Clock    : Q_45__i0_LC_12_11_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout  LogicCell40_SEQ_MODE_1001    540              3455  993702  RISE       2
I__1438/I                  LocalMux                       0              3455  993702  RISE       1
I__1438/O                  LocalMux                     330              3785  993702  RISE       1
I__1440/I                  InMux                          0              3785  993702  RISE       1
I__1440/O                  InMux                        259              4044  993702  RISE       1
Q_45__i0_LC_12_11_0/in1    LogicCell40_SEQ_MODE_1001      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i31_LC_12_14_7/lcout
Path End         : Q_45__i31_LC_12_14_7/in1
Capture Clock    : Q_45__i31_LC_12_14_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i31_LC_12_14_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i31_LC_12_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995238  RISE       2
I__1589/I                   LocalMux                       0              3455  998471  RISE       1
I__1589/O                   LocalMux                     330              3785  998471  RISE       1
I__1591/I                   InMux                          0              3785  998471  RISE       1
I__1591/O                   InMux                        259              4044  998471  RISE       1
Q_45__i31_LC_12_14_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i31_LC_12_14_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i29_LC_12_14_5/lcout
Path End         : Q_45__i29_LC_12_14_5/in1
Capture Clock    : Q_45__i29_LC_12_14_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i29_LC_12_14_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i29_LC_12_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995462  RISE       2
I__1659/I                   LocalMux                       0              3455  997952  RISE       1
I__1659/O                   LocalMux                     330              3785  997952  RISE       1
I__1661/I                   InMux                          0              3785  997952  RISE       1
I__1661/O                   InMux                        259              4044  997952  RISE       1
Q_45__i29_LC_12_14_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i29_LC_12_14_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i27_LC_12_14_3/lcout
Path End         : Q_45__i27_LC_12_14_3/in1
Capture Clock    : Q_45__i27_LC_12_14_3/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i27_LC_12_14_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i27_LC_12_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995084  RISE       2
I__1672/I                   LocalMux                       0              3455  997700  RISE       1
I__1672/O                   LocalMux                     330              3785  997700  RISE       1
I__1674/I                   InMux                          0              3785  997700  RISE       1
I__1674/O                   InMux                        259              4044  997700  RISE       1
Q_45__i27_LC_12_14_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i27_LC_12_14_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i25_LC_12_14_1/lcout
Path End         : Q_45__i25_LC_12_14_1/in1
Capture Clock    : Q_45__i25_LC_12_14_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i25_LC_12_14_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i25_LC_12_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995189  RISE       2
I__1683/I                   LocalMux                       0              3455  997447  RISE       1
I__1683/O                   LocalMux                     330              3785  997447  RISE       1
I__1685/I                   InMux                          0              3785  997447  RISE       1
I__1685/O                   InMux                        259              4044  997447  RISE       1
Q_45__i25_LC_12_14_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i25_LC_12_14_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i22_LC_12_13_6/lcout
Path End         : Q_45__i22_LC_12_13_6/in1
Capture Clock    : Q_45__i22_LC_12_13_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i22_LC_12_13_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i22_LC_12_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995013  RISE       3
I__1517/I                   LocalMux                       0              3455  996872  RISE       1
I__1517/O                   LocalMux                     330              3785  996872  RISE       1
I__1520/I                   InMux                          0              3785  996872  RISE       1
I__1520/O                   InMux                        259              4044  996872  RISE       1
Q_45__i22_LC_12_13_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i22_LC_12_13_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i20_LC_12_13_4/lcout
Path End         : Q_45__i20_LC_12_13_4/in1
Capture Clock    : Q_45__i20_LC_12_13_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i20_LC_12_13_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i20_LC_12_13_4/lcout  LogicCell40_SEQ_MODE_1001    540              3455  995785  RISE       3
I__1534/I                   LocalMux                       0              3455  996620  RISE       1
I__1534/O                   LocalMux                     330              3785  996620  RISE       1
I__1537/I                   InMux                          0              3785  996620  RISE       1
I__1537/O                   InMux                        259              4044  996620  RISE       1
Q_45__i20_LC_12_13_4/in1    LogicCell40_SEQ_MODE_1001      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i20_LC_12_13_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i18_LC_12_13_2/lcout
Path End         : Q_45__i18_LC_12_13_2/in1
Capture Clock    : Q_45__i18_LC_12_13_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i18_LC_12_13_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i18_LC_12_13_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455  994964  RISE       3
I__1549/I                   LocalMux                       0              3455  996367  RISE       1
I__1549/O                   LocalMux                     330              3785  996367  RISE       1
I__1552/I                   InMux                          0              3785  996367  RISE       1
I__1552/O                   InMux                        259              4044  996367  RISE       1
Q_45__i18_LC_12_13_2/in1    LogicCell40_SEQ_MODE_1001      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i18_LC_12_13_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i16_LC_12_13_0/lcout
Path End         : Q_45__i16_LC_12_13_0/in1
Capture Clock    : Q_45__i16_LC_12_13_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i16_LC_12_13_0/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i16_LC_12_13_0/lcout  LogicCell40_SEQ_MODE_1001    540              3455  995834  RISE       3
I__1565/I                   LocalMux                       0              3455  996115  RISE       1
I__1565/O                   LocalMux                     330              3785  996115  RISE       1
I__1568/I                   InMux                          0              3785  996115  RISE       1
I__1568/O                   InMux                        259              4044  996115  RISE       1
Q_45__i16_LC_12_13_0/in1    LogicCell40_SEQ_MODE_1001      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i16_LC_12_13_0/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i14_LC_12_12_6/lcout
Path End         : Q_45__i14_LC_12_12_6/in1
Capture Clock    : Q_45__i14_LC_12_12_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i14_LC_12_12_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i14_LC_12_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995532  RISE       2
I__1456/I                   LocalMux                       0              3455  995666  RISE       1
I__1456/O                   LocalMux                     330              3785  995666  RISE       1
I__1458/I                   InMux                          0              3785  995666  RISE       1
I__1458/O                   InMux                        259              4044  995666  RISE       1
Q_45__i14_LC_12_12_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i14_LC_12_12_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i12_LC_12_12_4/lcout
Path End         : Q_45__i12_LC_12_12_4/in1
Capture Clock    : Q_45__i12_LC_12_12_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i12_LC_12_12_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i12_LC_12_12_4/lcout  LogicCell40_SEQ_MODE_1001    540              3455  995413  RISE       2
I__1467/I                   LocalMux                       0              3455  995413  RISE       1
I__1467/O                   LocalMux                     330              3785  995413  RISE       1
I__1469/I                   InMux                          0              3785  995413  RISE       1
I__1469/O                   InMux                        259              4044  995413  RISE       1
Q_45__i12_LC_12_12_4/in1    LogicCell40_SEQ_MODE_1001      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i12_LC_12_12_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i10_LC_12_12_2/lcout
Path End         : Q_45__i10_LC_12_12_2/in1
Capture Clock    : Q_45__i10_LC_12_12_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i10_LC_12_12_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i10_LC_12_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995098  RISE       3
I__1481/I                   LocalMux                       0              3455  995161  RISE       1
I__1481/O                   LocalMux                     330              3785  995161  RISE       1
I__1484/I                   InMux                          0              3785  995161  RISE       1
I__1484/O                   InMux                        259              4044  995161  RISE       1
Q_45__i10_LC_12_12_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i10_LC_12_12_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i8_LC_12_12_0/lcout
Path End         : Q_45__i8_LC_12_12_0/in1
Capture Clock    : Q_45__i8_LC_12_12_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i8_LC_12_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i8_LC_12_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455  994908  RISE       3
I__1496/I                  LocalMux                       0              3455  994908  RISE       1
I__1496/O                  LocalMux                     330              3785  994908  RISE       1
I__1499/I                  InMux                          0              3785  994908  RISE       1
I__1499/O                  InMux                        259              4044  994908  RISE       1
Q_45__i8_LC_12_12_0/in1    LogicCell40_SEQ_MODE_1000      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i8_LC_12_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i7_LC_12_11_7/lcout
Path End         : Q_45__i7_LC_12_11_7/in1
Capture Clock    : Q_45__i7_LC_12_11_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i7_LC_12_11_7/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i7_LC_12_11_7/lcout  LogicCell40_SEQ_MODE_1001    540              3455  994586  RISE       3
I__1394/I                  LocalMux                       0              3455  994586  RISE       1
I__1394/O                  LocalMux                     330              3785  994586  RISE       1
I__1397/I                  InMux                          0              3785  994586  RISE       1
I__1397/O                  InMux                        259              4044  994586  RISE       1
Q_45__i7_LC_12_11_7/in1    LogicCell40_SEQ_MODE_1001      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i7_LC_12_11_7/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i3_LC_12_11_3/lcout
Path End         : Q_45__i3_LC_12_11_3/in1
Capture Clock    : Q_45__i3_LC_12_11_3/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i3_LC_12_11_3/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i3_LC_12_11_3/lcout  LogicCell40_SEQ_MODE_1001    540              3455  994081  RISE       2
I__1420/I                  LocalMux                       0              3455  994081  RISE       1
I__1420/O                  LocalMux                     330              3785  994081  RISE       1
I__1422/I                  InMux                          0              3785  994081  RISE       1
I__1422/O                  InMux                        259              4044  994081  RISE       1
Q_45__i3_LC_12_11_3/in1    LogicCell40_SEQ_MODE_1001      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i3_LC_12_11_3/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i1_LC_12_11_1/lcout
Path End         : Q_45__i1_LC_12_11_1/in1
Capture Clock    : Q_45__i1_LC_12_11_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i1_LC_12_11_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i1_LC_12_11_1/lcout  LogicCell40_SEQ_MODE_1001    540              3455  993828  RISE       2
I__1432/I                  LocalMux                       0              3455  993828  RISE       1
I__1432/O                  LocalMux                     330              3785  993828  RISE       1
I__1434/I                  InMux                          0              3785  993828  RISE       1
I__1434/O                  InMux                        259              4044  993828  RISE       1
Q_45__i1_LC_12_11_1/in1    LogicCell40_SEQ_MODE_1001      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i1_LC_12_11_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i5_LC_12_11_5/in1
Capture Clock    : Q_45__i5_LC_12_11_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -400
----------------------------------------   ------- 
End-of-path required time (ps)             1002515

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout  LogicCell40_SEQ_MODE_1001    540              3455  994333  RISE       2
I__1408/I                  LocalMux                       0              3455  994333  RISE       1
I__1408/O                  LocalMux                     330              3785  994333  RISE       1
I__1410/I                  InMux                          0              3785  994333  RISE       1
I__1410/O                  InMux                        259              4044  994333  RISE       1
Q_45__i5_LC_12_11_5/in1    LogicCell40_SEQ_MODE_1001      0              4044  998471  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i30_LC_12_14_6/lcout
Path End         : Q_45__i30_LC_12_14_6/in2
Capture Clock    : Q_45__i30_LC_12_14_6/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i30_LC_12_14_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i30_LC_12_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995322  RISE       2
I__1653/I                   LocalMux                       0              3455  998106  RISE       1
I__1653/O                   LocalMux                     330              3785  998106  RISE       1
I__1655/I                   InMux                          0              3785  998106  RISE       1
I__1655/O                   InMux                        259              4044  998106  RISE       1
I__1656/I                   CascadeMux                     0              4044  998106  RISE       1
I__1656/O                   CascadeMux                     0              4044  998106  RISE       1
Q_45__i30_LC_12_14_6/in2    LogicCell40_SEQ_MODE_1000      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i30_LC_12_14_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i28_LC_12_14_4/lcout
Path End         : Q_45__i28_LC_12_14_4/in2
Capture Clock    : Q_45__i28_LC_12_14_4/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i28_LC_12_14_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i28_LC_12_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995217  RISE       2
I__1666/I                   LocalMux                       0              3455  997854  RISE       1
I__1666/O                   LocalMux                     330              3785  997854  RISE       1
I__1668/I                   InMux                          0              3785  997854  RISE       1
I__1668/O                   InMux                        259              4044  997854  RISE       1
I__1669/I                   CascadeMux                     0              4044  997854  RISE       1
I__1669/O                   CascadeMux                     0              4044  997854  RISE       1
Q_45__i28_LC_12_14_4/in2    LogicCell40_SEQ_MODE_1000      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i28_LC_12_14_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i26_LC_12_14_2/lcout
Path End         : Q_45__i26_LC_12_14_2/in2
Capture Clock    : Q_45__i26_LC_12_14_2/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i26_LC_12_14_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i26_LC_12_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995133  RISE       2
I__1677/I                   LocalMux                       0              3455  997601  RISE       1
I__1677/O                   LocalMux                     330              3785  997601  RISE       1
I__1679/I                   InMux                          0              3785  997601  RISE       1
I__1679/O                   InMux                        259              4044  997601  RISE       1
I__1680/I                   CascadeMux                     0              4044  997601  RISE       1
I__1680/O                   CascadeMux                     0              4044  997601  RISE       1
Q_45__i26_LC_12_14_2/in2    LogicCell40_SEQ_MODE_1000      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i26_LC_12_14_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i24_LC_12_14_0/lcout
Path End         : Q_45__i24_LC_12_14_0/in2
Capture Clock    : Q_45__i24_LC_12_14_0/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i24_LC_12_14_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i24_LC_12_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995806  RISE       2
I__1502/I                   LocalMux                       0              3455  997349  RISE       1
I__1502/O                   LocalMux                     330              3785  997349  RISE       1
I__1504/I                   InMux                          0              3785  997349  RISE       1
I__1504/O                   InMux                        259              4044  997349  RISE       1
I__1506/I                   CascadeMux                     0              4044  997349  RISE       1
I__1506/O                   CascadeMux                     0              4044  997349  RISE       1
Q_45__i24_LC_12_14_0/in2    LogicCell40_SEQ_MODE_1000      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i24_LC_12_14_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i23_LC_12_13_7/lcout
Path End         : Q_45__i23_LC_12_13_7/in2
Capture Clock    : Q_45__i23_LC_12_13_7/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i23_LC_12_13_7/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i23_LC_12_13_7/lcout  LogicCell40_SEQ_MODE_1001    540              3455  995259  RISE       2
I__1510/I                   LocalMux                       0              3455  997026  RISE       1
I__1510/O                   LocalMux                     330              3785  997026  RISE       1
I__1512/I                   InMux                          0              3785  997026  RISE       1
I__1512/O                   InMux                        259              4044  997026  RISE       1
I__1514/I                   CascadeMux                     0              4044  997026  RISE       1
I__1514/O                   CascadeMux                     0              4044  997026  RISE       1
Q_45__i23_LC_12_13_7/in2    LogicCell40_SEQ_MODE_1001      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i23_LC_12_13_7/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i21_LC_12_13_5/lcout
Path End         : Q_45__i21_LC_12_13_5/in2
Capture Clock    : Q_45__i21_LC_12_13_5/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i21_LC_12_13_5/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i21_LC_12_13_5/lcout  LogicCell40_SEQ_MODE_1001    540              3455  995869  RISE       3
I__1525/I                   LocalMux                       0              3455  996774  RISE       1
I__1525/O                   LocalMux                     330              3785  996774  RISE       1
I__1528/I                   InMux                          0              3785  996774  RISE       1
I__1528/O                   InMux                        259              4044  996774  RISE       1
I__1530/I                   CascadeMux                     0              4044  996774  RISE       1
I__1530/O                   CascadeMux                     0              4044  996774  RISE       1
Q_45__i21_LC_12_13_5/in2    LogicCell40_SEQ_MODE_1001      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i21_LC_12_13_5/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i19_LC_12_13_3/lcout
Path End         : Q_45__i19_LC_12_13_3/in2
Capture Clock    : Q_45__i19_LC_12_13_3/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i19_LC_12_13_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i19_LC_12_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455  994929  RISE       3
I__1541/I                   LocalMux                       0              3455  996521  RISE       1
I__1541/O                   LocalMux                     330              3785  996521  RISE       1
I__1544/I                   InMux                          0              3785  996521  RISE       1
I__1544/O                   InMux                        259              4044  996521  RISE       1
I__1546/I                   CascadeMux                     0              4044  996521  RISE       1
I__1546/O                   CascadeMux                     0              4044  996521  RISE       1
Q_45__i19_LC_12_13_3/in2    LogicCell40_SEQ_MODE_1000      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i19_LC_12_13_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i17_LC_12_13_1/lcout
Path End         : Q_45__i17_LC_12_13_1/in2
Capture Clock    : Q_45__i17_LC_12_13_1/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i17_LC_12_13_1/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i17_LC_12_13_1/lcout  LogicCell40_SEQ_MODE_1001    540              3455  995736  RISE       3
I__1557/I                   LocalMux                       0              3455  996269  RISE       1
I__1557/O                   LocalMux                     330              3785  996269  RISE       1
I__1560/I                   InMux                          0              3785  996269  RISE       1
I__1560/O                   InMux                        259              4044  996269  RISE       1
I__1562/I                   CascadeMux                     0              4044  996269  RISE       1
I__1562/O                   CascadeMux                     0              4044  996269  RISE       1
Q_45__i17_LC_12_13_1/in2    LogicCell40_SEQ_MODE_1001      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i17_LC_12_13_1/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i15_LC_12_12_7/in2
Capture Clock    : Q_45__i15_LC_12_12_7/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995820  RISE       3
I__1447/I                   LocalMux                       0              3455  995820  RISE       1
I__1447/O                   LocalMux                     330              3785  995820  RISE       1
I__1450/I                   InMux                          0              3785  995820  RISE       1
I__1450/O                   InMux                        259              4044  995820  RISE       1
I__1453/I                   CascadeMux                     0              4044  995820  RISE       1
I__1453/O                   CascadeMux                     0              4044  995820  RISE       1
Q_45__i15_LC_12_12_7/in2    LogicCell40_SEQ_MODE_1000      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i13_LC_12_12_5/lcout
Path End         : Q_45__i13_LC_12_12_5/in2
Capture Clock    : Q_45__i13_LC_12_12_5/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i13_LC_12_12_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i13_LC_12_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455  995567  RISE       2
I__1461/I                   LocalMux                       0              3455  995567  RISE       1
I__1461/O                   LocalMux                     330              3785  995567  RISE       1
I__1463/I                   InMux                          0              3785  995567  RISE       1
I__1463/O                   InMux                        259              4044  995567  RISE       1
I__1464/I                   CascadeMux                     0              4044  995567  RISE       1
I__1464/O                   CascadeMux                     0              4044  995567  RISE       1
Q_45__i13_LC_12_12_5/in2    LogicCell40_SEQ_MODE_1000      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i13_LC_12_12_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i11_LC_12_12_3/lcout
Path End         : Q_45__i11_LC_12_12_3/in2
Capture Clock    : Q_45__i11_LC_12_12_3/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i11_LC_12_12_3/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i11_LC_12_12_3/lcout  LogicCell40_SEQ_MODE_1001    540              3455  995315  RISE       3
I__1471/I                   LocalMux                       0              3455  995315  RISE       1
I__1471/O                   LocalMux                     330              3785  995315  RISE       1
I__1474/I                   InMux                          0              3785  995315  RISE       1
I__1474/O                   InMux                        259              4044  995315  RISE       1
I__1477/I                   CascadeMux                     0              4044  995315  RISE       1
I__1477/O                   CascadeMux                     0              4044  995315  RISE       1
Q_45__i11_LC_12_12_3/in2    LogicCell40_SEQ_MODE_1001      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i11_LC_12_12_3/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i9_LC_12_12_1/lcout
Path End         : Q_45__i9_LC_12_12_1/in2
Capture Clock    : Q_45__i9_LC_12_12_1/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i9_LC_12_12_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i9_LC_12_12_1/lcout  LogicCell40_SEQ_MODE_1001    540              3455  995063  RISE       3
I__1487/I                  LocalMux                       0              3455  995063  RISE       1
I__1487/O                  LocalMux                     330              3785  995063  RISE       1
I__1489/I                  InMux                          0              3785  995063  RISE       1
I__1489/O                  InMux                        259              4044  995063  RISE       1
I__1492/I                  CascadeMux                     0              4044  995063  RISE       1
I__1492/O                  CascadeMux                     0              4044  995063  RISE       1
Q_45__i9_LC_12_12_1/in2    LogicCell40_SEQ_MODE_1001      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i9_LC_12_12_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i6_LC_12_11_6/lcout
Path End         : Q_45__i6_LC_12_11_6/in2
Capture Clock    : Q_45__i6_LC_12_11_6/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i6_LC_12_11_6/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i6_LC_12_11_6/lcout  LogicCell40_SEQ_MODE_1001    540              3455  994487  RISE       2
I__1401/I                  LocalMux                       0              3455  994487  RISE       1
I__1401/O                  LocalMux                     330              3785  994487  RISE       1
I__1403/I                  InMux                          0              3785  994487  RISE       1
I__1403/O                  InMux                        259              4044  994487  RISE       1
I__1405/I                  CascadeMux                     0              4044  994487  RISE       1
I__1405/O                  CascadeMux                     0              4044  994487  RISE       1
Q_45__i6_LC_12_11_6/in2    LogicCell40_SEQ_MODE_1001      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i6_LC_12_11_6/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i4_LC_12_11_4/lcout
Path End         : Q_45__i4_LC_12_11_4/in2
Capture Clock    : Q_45__i4_LC_12_11_4/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i4_LC_12_11_4/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i4_LC_12_11_4/lcout  LogicCell40_SEQ_MODE_1001    540              3455  994235  RISE       2
I__1412/I                  LocalMux                       0              3455  994235  RISE       1
I__1412/O                  LocalMux                     330              3785  994235  RISE       1
I__1414/I                  InMux                          0              3785  994235  RISE       1
I__1414/O                  InMux                        259              4044  994235  RISE       1
I__1416/I                  CascadeMux                     0              4044  994235  RISE       1
I__1416/O                  CascadeMux                     0              4044  994235  RISE       1
Q_45__i4_LC_12_11_4/in2    LogicCell40_SEQ_MODE_1001      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i4_LC_12_11_4/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i2_LC_12_11_2/lcout
Path End         : Q_45__i2_LC_12_11_2/in2
Capture Clock    : Q_45__i2_LC_12_11_2/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|clk:R#2)   1000000
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -372
----------------------------------------   ------- 
End-of-path required time (ps)             1002543

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             4044
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i2_LC_12_11_2/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i2_LC_12_11_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455  993982  RISE       2
I__1425/I                  LocalMux                       0              3455  993982  RISE       1
I__1425/O                  LocalMux                     330              3785  993982  RISE       1
I__1427/I                  InMux                          0              3785  993982  RISE       1
I__1427/O                  InMux                        259              4044  993982  RISE       1
I__1429/I                  CascadeMux                     0              4044  993982  RISE       1
I__1429/O                  CascadeMux                     0              4044  993982  RISE       1
Q_45__i2_LC_12_11_2/in2    LogicCell40_SEQ_MODE_1001      0              4044  998499  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i2_LC_12_11_2/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i31_LC_12_14_7/lcout
Path End         : led_piloto
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                         10019
---------------------------------------   ----- 
End-of-path arrival time (ps)             13474
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i31_LC_12_14_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i31_LC_12_14_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__1588/I                            LocalMux                       0              3455   +INF  RISE       1
I__1588/O                            LocalMux                     330              3785   +INF  RISE       1
I__1590/I                            InMux                          0              3785   +INF  RISE       1
I__1590/O                            InMux                        259              4044   +INF  RISE       1
i6_4_lut_LC_11_13_5/in1              LogicCell40_SEQ_MODE_0000      0              4044   +INF  RISE       1
i6_4_lut_LC_11_13_5/lcout            LogicCell40_SEQ_MODE_0000    379              4423   +INF  FALL       1
I__1375/I                            LocalMux                       0              4423   +INF  FALL       1
I__1375/O                            LocalMux                     309              4732   +INF  FALL       1
I__1376/I                            InMux                          0              4732   +INF  FALL       1
I__1376/O                            InMux                        217              4949   +INF  FALL       1
i8_4_lut_LC_11_12_2/in3              LogicCell40_SEQ_MODE_0000      0              4949   +INF  FALL       1
i8_4_lut_LC_11_12_2/lcout            LogicCell40_SEQ_MODE_0000    288              5237   +INF  FALL       1
I__1361/I                            LocalMux                       0              5237   +INF  FALL       1
I__1361/O                            LocalMux                     309              5545   +INF  FALL       1
I__1362/I                            InMux                          0              5545   +INF  FALL       1
I__1362/O                            InMux                        217              5763   +INF  FALL       1
i1481_4_lut_LC_10_13_5/in0           LogicCell40_SEQ_MODE_0000      0              5763   +INF  FALL       1
i1481_4_lut_LC_10_13_5/lcout         LogicCell40_SEQ_MODE_0000    386              6148   +INF  FALL       1
I__1366/I                            Odrv12                         0              6148   +INF  FALL       1
I__1366/O                            Odrv12                       540              6688   +INF  FALL       1
I__1367/I                            Span12Mux_h                    0              6688   +INF  FALL       1
I__1367/O                            Span12Mux_h                  540              7228   +INF  FALL       1
I__1368/I                            Span12Mux_v                    0              7228   +INF  FALL       1
I__1368/O                            Span12Mux_v                  540              7768   +INF  FALL       1
I__1369/I                            Sp12to4                        0              7768   +INF  FALL       1
I__1369/O                            Sp12to4                      449              8217   +INF  FALL       1
I__1370/I                            Span4Mux_s0_h                  0              8217   +INF  FALL       1
I__1370/O                            Span4Mux_s0_h                140              8358   +INF  FALL       1
I__1371/I                            LocalMux                       0              8358   +INF  FALL       1
I__1371/O                            LocalMux                     309              8666   +INF  FALL       1
I__1372/I                            IoInMux                        0              8666   +INF  FALL       1
I__1372/O                            IoInMux                      217              8884   +INF  FALL       1
led_piloto_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8884   +INF  FALL       1
led_piloto_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             11121   +INF  FALL       1
led_piloto_pad_iopad/DIN             IO_PAD                         0             11121   +INF  FALL       1
led_piloto_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353             13474   +INF  FALL       1
led_piloto                           top                            0             13474   +INF  FALL       1


++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : v_sync
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   7922
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      17444
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout     LogicCell40_SEQ_MODE_1000    540              9522   +INF  RISE       4
I__415/I                                 LocalMux                       0              9522   +INF  RISE       1
I__415/O                                 LocalMux                     330              9851   +INF  RISE       1
I__419/I                                 InMux                          0              9851   +INF  RISE       1
I__419/O                                 InMux                        259             10111   +INF  RISE       1
I__422/I                                 CascadeMux                     0             10111   +INF  RISE       1
I__422/O                                 CascadeMux                     0             10111   +INF  RISE       1
sincronismo.i1475_4_lut_LC_5_12_6/in2    LogicCell40_SEQ_MODE_0000      0             10111   +INF  RISE       1
sincronismo.i1475_4_lut_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_0000    351             10462   +INF  FALL       1
I__294/I                                 Odrv12                         0             10462   +INF  FALL       1
I__294/O                                 Odrv12                       540             11002   +INF  FALL       1
I__295/I                                 Span12Mux_s8_h                 0             11002   +INF  FALL       1
I__295/O                                 Span12Mux_s8_h               386             11387   +INF  FALL       1
I__296/I                                 Sp12to4                        0             11387   +INF  FALL       1
I__296/O                                 Sp12to4                      449             11836   +INF  FALL       1
I__297/I                                 Span4Mux_s1_h                  0             11836   +INF  FALL       1
I__297/O                                 Span4Mux_s1_h                168             12005   +INF  FALL       1
I__298/I                                 IoSpan4Mux                     0             12005   +INF  FALL       1
I__298/O                                 IoSpan4Mux                   323             12327   +INF  FALL       1
I__299/I                                 LocalMux                       0             12327   +INF  FALL       1
I__299/O                                 LocalMux                     309             12636   +INF  FALL       1
I__300/I                                 IoInMux                        0             12636   +INF  FALL       1
I__300/O                                 IoInMux                      217             12853   +INF  FALL       1
v_sync_pad_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0             12853   +INF  FALL       1
v_sync_pad_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             15091   +INF  FALL       1
v_sync_pad_iopad/DIN                     IO_PAD                         0             15091   +INF  FALL       1
v_sync_pad_iopad/PACKAGEPIN:out          IO_PAD                      2353             17444   +INF  FALL       1
v_sync                                   top                            0             17444   +INF  FALL       1


++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : pixel
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   7999
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      17521
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              9522   +INF  FALL       4
I__417/I                              Odrv4                          0              9522   +INF  FALL       1
I__417/O                              Odrv4                        372              9894   +INF  FALL       1
I__421/I                              LocalMux                       0              9894   +INF  FALL       1
I__421/O                              LocalMux                     309             10202   +INF  FALL       1
I__423/I                              InMux                          0             10202   +INF  FALL       1
I__423/O                              InMux                        217             10420   +INF  FALL       1
generador.i4_4_lut_LC_5_14_3/in3      LogicCell40_SEQ_MODE_0000      0             10420   +INF  FALL       1
generador.i4_4_lut_LC_5_14_3/lcout    LogicCell40_SEQ_MODE_0000    288             10707   +INF  FALL       1
I__333/I                              Odrv12                         0             10707   +INF  FALL       1
I__333/O                              Odrv12                       540             11247   +INF  FALL       1
I__334/I                              Span12Mux_v                    0             11247   +INF  FALL       1
I__334/O                              Span12Mux_v                  540             11787   +INF  FALL       1
I__335/I                              Sp12to4                        0             11787   +INF  FALL       1
I__335/O                              Sp12to4                      449             12236   +INF  FALL       1
I__336/I                              Span4Mux_s1_h                  0             12236   +INF  FALL       1
I__336/O                              Span4Mux_s1_h                168             12404   +INF  FALL       1
I__337/I                              LocalMux                       0             12404   +INF  FALL       1
I__337/O                              LocalMux                     309             12713   +INF  FALL       1
I__338/I                              IoInMux                        0             12713   +INF  FALL       1
I__338/O                              IoInMux                      217             12930   +INF  FALL       1
pixel_pad_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             12930   +INF  FALL       1
pixel_pad_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             15168   +INF  FALL       1
pixel_pad_iopad/DIN                   IO_PAD                         0             15168   +INF  FALL       1
pixel_pad_iopad/PACKAGEPIN:out        IO_PAD                      2353             17521   +INF  FALL       1
pixel                                 top                            0             17521   +INF  FALL       1


++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i9_LC_3_13_1/lcout
Path End         : h_sync
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   7648
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      17170
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i9_LC_3_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              9522   +INF  RISE      18
I__848/I                              Odrv4                          0              9522   +INF  RISE       1
I__848/O                              Odrv4                        351              9873   +INF  RISE       1
I__854/I                              LocalMux                       0              9873   +INF  RISE       1
I__854/O                              LocalMux                     330             10202   +INF  RISE       1
I__863/I                              InMux                          0             10202   +INF  RISE       1
I__863/O                              InMux                        259             10462   +INF  RISE       1
sincronismo.i2_4_lut_LC_3_15_7/in1    LogicCell40_SEQ_MODE_0000      0             10462   +INF  RISE       1
sincronismo.i2_4_lut_LC_3_15_7/lcout  LogicCell40_SEQ_MODE_0000    379             10840   +INF  FALL       1
I__281/I                              Odrv4                          0             10840   +INF  FALL       1
I__281/O                              Odrv4                        372             11212   +INF  FALL       1
I__282/I                              Span4Mux_h                     0             11212   +INF  FALL       1
I__282/O                              Span4Mux_h                   316             11528   +INF  FALL       1
I__283/I                              Span4Mux_s2_h                  0             11528   +INF  FALL       1
I__283/O                              Span4Mux_s2_h                203             11731   +INF  FALL       1
I__284/I                              IoSpan4Mux                     0             11731   +INF  FALL       1
I__284/O                              IoSpan4Mux                   323             12054   +INF  FALL       1
I__285/I                              LocalMux                       0             12054   +INF  FALL       1
I__285/O                              LocalMux                     309             12362   +INF  FALL       1
I__286/I                              IoInMux                        0             12362   +INF  FALL       1
I__286/O                              IoInMux                      217             12580   +INF  FALL       1
h_sync_pad_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0             12580   +INF  FALL       1
h_sync_pad_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237             14817   +INF  FALL       1
h_sync_pad_iopad/DIN                  IO_PAD                         0             14817   +INF  FALL       1
h_sync_pad_iopad/PACKAGEPIN:out       IO_PAD                      2353             17170   +INF  FALL       1
h_sync                                top                            0             17170   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i31_LC_12_14_7/lcout
Path End         : Q_45__i31_LC_12_14_7/in1
Capture Clock    : Q_45__i31_LC_12_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i31_LC_12_14_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i31_LC_12_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1589/I                   LocalMux                       0              3455   1066  FALL       1
I__1589/O                   LocalMux                     309              3764   1066  FALL       1
I__1591/I                   InMux                          0              3764   1066  FALL       1
I__1591/O                   InMux                        217              3981   1066  FALL       1
Q_45__i31_LC_12_14_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i31_LC_12_14_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i30_LC_12_14_6/lcout
Path End         : Q_45__i30_LC_12_14_6/in2
Capture Clock    : Q_45__i30_LC_12_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i30_LC_12_14_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i30_LC_12_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1653/I                   LocalMux                       0              3455   1066  FALL       1
I__1653/O                   LocalMux                     309              3764   1066  FALL       1
I__1655/I                   InMux                          0              3764   1066  FALL       1
I__1655/O                   InMux                        217              3981   1066  FALL       1
I__1656/I                   CascadeMux                     0              3981   1066  FALL       1
I__1656/O                   CascadeMux                     0              3981   1066  FALL       1
Q_45__i30_LC_12_14_6/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i30_LC_12_14_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i29_LC_12_14_5/lcout
Path End         : Q_45__i29_LC_12_14_5/in1
Capture Clock    : Q_45__i29_LC_12_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i29_LC_12_14_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i29_LC_12_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1659/I                   LocalMux                       0              3455   1066  FALL       1
I__1659/O                   LocalMux                     309              3764   1066  FALL       1
I__1661/I                   InMux                          0              3764   1066  FALL       1
I__1661/O                   InMux                        217              3981   1066  FALL       1
Q_45__i29_LC_12_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i29_LC_12_14_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i28_LC_12_14_4/lcout
Path End         : Q_45__i28_LC_12_14_4/in2
Capture Clock    : Q_45__i28_LC_12_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i28_LC_12_14_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i28_LC_12_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1666/I                   LocalMux                       0              3455   1066  FALL       1
I__1666/O                   LocalMux                     309              3764   1066  FALL       1
I__1668/I                   InMux                          0              3764   1066  FALL       1
I__1668/O                   InMux                        217              3981   1066  FALL       1
I__1669/I                   CascadeMux                     0              3981   1066  FALL       1
I__1669/O                   CascadeMux                     0              3981   1066  FALL       1
Q_45__i28_LC_12_14_4/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i28_LC_12_14_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i27_LC_12_14_3/lcout
Path End         : Q_45__i27_LC_12_14_3/in1
Capture Clock    : Q_45__i27_LC_12_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i27_LC_12_14_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i27_LC_12_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1672/I                   LocalMux                       0              3455   1066  FALL       1
I__1672/O                   LocalMux                     309              3764   1066  FALL       1
I__1674/I                   InMux                          0              3764   1066  FALL       1
I__1674/O                   InMux                        217              3981   1066  FALL       1
Q_45__i27_LC_12_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i27_LC_12_14_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i26_LC_12_14_2/lcout
Path End         : Q_45__i26_LC_12_14_2/in2
Capture Clock    : Q_45__i26_LC_12_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i26_LC_12_14_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i26_LC_12_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1677/I                   LocalMux                       0              3455   1066  FALL       1
I__1677/O                   LocalMux                     309              3764   1066  FALL       1
I__1679/I                   InMux                          0              3764   1066  FALL       1
I__1679/O                   InMux                        217              3981   1066  FALL       1
I__1680/I                   CascadeMux                     0              3981   1066  FALL       1
I__1680/O                   CascadeMux                     0              3981   1066  FALL       1
Q_45__i26_LC_12_14_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i26_LC_12_14_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i25_LC_12_14_1/lcout
Path End         : Q_45__i25_LC_12_14_1/in1
Capture Clock    : Q_45__i25_LC_12_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i25_LC_12_14_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i25_LC_12_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1683/I                   LocalMux                       0              3455   1066  FALL       1
I__1683/O                   LocalMux                     309              3764   1066  FALL       1
I__1685/I                   InMux                          0              3764   1066  FALL       1
I__1685/O                   InMux                        217              3981   1066  FALL       1
Q_45__i25_LC_12_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i25_LC_12_14_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i24_LC_12_14_0/lcout
Path End         : Q_45__i24_LC_12_14_0/in2
Capture Clock    : Q_45__i24_LC_12_14_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i24_LC_12_14_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i24_LC_12_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1502/I                   LocalMux                       0              3455   1066  FALL       1
I__1502/O                   LocalMux                     309              3764   1066  FALL       1
I__1504/I                   InMux                          0              3764   1066  FALL       1
I__1504/O                   InMux                        217              3981   1066  FALL       1
I__1506/I                   CascadeMux                     0              3981   1066  FALL       1
I__1506/O                   CascadeMux                     0              3981   1066  FALL       1
Q_45__i24_LC_12_14_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i24_LC_12_14_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i23_LC_12_13_7/lcout
Path End         : Q_45__i23_LC_12_13_7/in2
Capture Clock    : Q_45__i23_LC_12_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i23_LC_12_13_7/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i23_LC_12_13_7/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1510/I                   LocalMux                       0              3455   1066  FALL       1
I__1510/O                   LocalMux                     309              3764   1066  FALL       1
I__1512/I                   InMux                          0              3764   1066  FALL       1
I__1512/O                   InMux                        217              3981   1066  FALL       1
I__1514/I                   CascadeMux                     0              3981   1066  FALL       1
I__1514/O                   CascadeMux                     0              3981   1066  FALL       1
Q_45__i23_LC_12_13_7/in2    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i23_LC_12_13_7/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i22_LC_12_13_6/lcout
Path End         : Q_45__i22_LC_12_13_6/in1
Capture Clock    : Q_45__i22_LC_12_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i22_LC_12_13_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i22_LC_12_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1517/I                   LocalMux                       0              3455   1066  FALL       1
I__1517/O                   LocalMux                     309              3764   1066  FALL       1
I__1520/I                   InMux                          0              3764   1066  FALL       1
I__1520/O                   InMux                        217              3981   1066  FALL       1
Q_45__i22_LC_12_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i22_LC_12_13_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i21_LC_12_13_5/lcout
Path End         : Q_45__i21_LC_12_13_5/in2
Capture Clock    : Q_45__i21_LC_12_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i21_LC_12_13_5/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i21_LC_12_13_5/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1525/I                   LocalMux                       0              3455   1066  FALL       1
I__1525/O                   LocalMux                     309              3764   1066  FALL       1
I__1528/I                   InMux                          0              3764   1066  FALL       1
I__1528/O                   InMux                        217              3981   1066  FALL       1
I__1530/I                   CascadeMux                     0              3981   1066  FALL       1
I__1530/O                   CascadeMux                     0              3981   1066  FALL       1
Q_45__i21_LC_12_13_5/in2    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i21_LC_12_13_5/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i20_LC_12_13_4/lcout
Path End         : Q_45__i20_LC_12_13_4/in1
Capture Clock    : Q_45__i20_LC_12_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i20_LC_12_13_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i20_LC_12_13_4/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1534/I                   LocalMux                       0              3455   1066  FALL       1
I__1534/O                   LocalMux                     309              3764   1066  FALL       1
I__1537/I                   InMux                          0              3764   1066  FALL       1
I__1537/O                   InMux                        217              3981   1066  FALL       1
Q_45__i20_LC_12_13_4/in1    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i20_LC_12_13_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i19_LC_12_13_3/lcout
Path End         : Q_45__i19_LC_12_13_3/in2
Capture Clock    : Q_45__i19_LC_12_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i19_LC_12_13_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i19_LC_12_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1541/I                   LocalMux                       0              3455   1066  FALL       1
I__1541/O                   LocalMux                     309              3764   1066  FALL       1
I__1544/I                   InMux                          0              3764   1066  FALL       1
I__1544/O                   InMux                        217              3981   1066  FALL       1
I__1546/I                   CascadeMux                     0              3981   1066  FALL       1
I__1546/O                   CascadeMux                     0              3981   1066  FALL       1
Q_45__i19_LC_12_13_3/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i19_LC_12_13_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i18_LC_12_13_2/lcout
Path End         : Q_45__i18_LC_12_13_2/in1
Capture Clock    : Q_45__i18_LC_12_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i18_LC_12_13_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i18_LC_12_13_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1549/I                   LocalMux                       0              3455   1066  FALL       1
I__1549/O                   LocalMux                     309              3764   1066  FALL       1
I__1552/I                   InMux                          0              3764   1066  FALL       1
I__1552/O                   InMux                        217              3981   1066  FALL       1
Q_45__i18_LC_12_13_2/in1    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i18_LC_12_13_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i17_LC_12_13_1/lcout
Path End         : Q_45__i17_LC_12_13_1/in2
Capture Clock    : Q_45__i17_LC_12_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i17_LC_12_13_1/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i17_LC_12_13_1/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1557/I                   LocalMux                       0              3455   1066  FALL       1
I__1557/O                   LocalMux                     309              3764   1066  FALL       1
I__1560/I                   InMux                          0              3764   1066  FALL       1
I__1560/O                   InMux                        217              3981   1066  FALL       1
I__1562/I                   CascadeMux                     0              3981   1066  FALL       1
I__1562/O                   CascadeMux                     0              3981   1066  FALL       1
Q_45__i17_LC_12_13_1/in2    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i17_LC_12_13_1/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i16_LC_12_13_0/lcout
Path End         : Q_45__i16_LC_12_13_0/in1
Capture Clock    : Q_45__i16_LC_12_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i16_LC_12_13_0/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i16_LC_12_13_0/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1565/I                   LocalMux                       0              3455   1066  FALL       1
I__1565/O                   LocalMux                     309              3764   1066  FALL       1
I__1568/I                   InMux                          0              3764   1066  FALL       1
I__1568/O                   InMux                        217              3981   1066  FALL       1
Q_45__i16_LC_12_13_0/in1    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i16_LC_12_13_0/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i15_LC_12_12_7/in2
Capture Clock    : Q_45__i15_LC_12_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1447/I                   LocalMux                       0              3455   1066  FALL       1
I__1447/O                   LocalMux                     309              3764   1066  FALL       1
I__1450/I                   InMux                          0              3764   1066  FALL       1
I__1450/O                   InMux                        217              3981   1066  FALL       1
I__1453/I                   CascadeMux                     0              3981   1066  FALL       1
I__1453/O                   CascadeMux                     0              3981   1066  FALL       1
Q_45__i15_LC_12_12_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i14_LC_12_12_6/lcout
Path End         : Q_45__i14_LC_12_12_6/in1
Capture Clock    : Q_45__i14_LC_12_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i14_LC_12_12_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i14_LC_12_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1456/I                   LocalMux                       0              3455   1066  FALL       1
I__1456/O                   LocalMux                     309              3764   1066  FALL       1
I__1458/I                   InMux                          0              3764   1066  FALL       1
I__1458/O                   InMux                        217              3981   1066  FALL       1
Q_45__i14_LC_12_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i14_LC_12_12_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i13_LC_12_12_5/lcout
Path End         : Q_45__i13_LC_12_12_5/in2
Capture Clock    : Q_45__i13_LC_12_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i13_LC_12_12_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i13_LC_12_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1461/I                   LocalMux                       0              3455   1066  FALL       1
I__1461/O                   LocalMux                     309              3764   1066  FALL       1
I__1463/I                   InMux                          0              3764   1066  FALL       1
I__1463/O                   InMux                        217              3981   1066  FALL       1
I__1464/I                   CascadeMux                     0              3981   1066  FALL       1
I__1464/O                   CascadeMux                     0              3981   1066  FALL       1
Q_45__i13_LC_12_12_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i13_LC_12_12_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i12_LC_12_12_4/lcout
Path End         : Q_45__i12_LC_12_12_4/in1
Capture Clock    : Q_45__i12_LC_12_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i12_LC_12_12_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i12_LC_12_12_4/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1467/I                   LocalMux                       0              3455   1066  FALL       1
I__1467/O                   LocalMux                     309              3764   1066  FALL       1
I__1469/I                   InMux                          0              3764   1066  FALL       1
I__1469/O                   InMux                        217              3981   1066  FALL       1
Q_45__i12_LC_12_12_4/in1    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i12_LC_12_12_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i11_LC_12_12_3/lcout
Path End         : Q_45__i11_LC_12_12_3/in2
Capture Clock    : Q_45__i11_LC_12_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i11_LC_12_12_3/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i11_LC_12_12_3/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1471/I                   LocalMux                       0              3455   1066  FALL       1
I__1471/O                   LocalMux                     309              3764   1066  FALL       1
I__1474/I                   InMux                          0              3764   1066  FALL       1
I__1474/O                   InMux                        217              3981   1066  FALL       1
I__1477/I                   CascadeMux                     0              3981   1066  FALL       1
I__1477/O                   CascadeMux                     0              3981   1066  FALL       1
Q_45__i11_LC_12_12_3/in2    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i11_LC_12_12_3/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i10_LC_12_12_2/lcout
Path End         : Q_45__i10_LC_12_12_2/in1
Capture Clock    : Q_45__i10_LC_12_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i10_LC_12_12_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i10_LC_12_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1481/I                   LocalMux                       0              3455   1066  FALL       1
I__1481/O                   LocalMux                     309              3764   1066  FALL       1
I__1484/I                   InMux                          0              3764   1066  FALL       1
I__1484/O                   InMux                        217              3981   1066  FALL       1
Q_45__i10_LC_12_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i10_LC_12_12_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i9_LC_12_12_1/lcout
Path End         : Q_45__i9_LC_12_12_1/in2
Capture Clock    : Q_45__i9_LC_12_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i9_LC_12_12_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i9_LC_12_12_1/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1487/I                  LocalMux                       0              3455   1066  FALL       1
I__1487/O                  LocalMux                     309              3764   1066  FALL       1
I__1489/I                  InMux                          0              3764   1066  FALL       1
I__1489/O                  InMux                        217              3981   1066  FALL       1
I__1492/I                  CascadeMux                     0              3981   1066  FALL       1
I__1492/O                  CascadeMux                     0              3981   1066  FALL       1
Q_45__i9_LC_12_12_1/in2    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i9_LC_12_12_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i8_LC_12_12_0/lcout
Path End         : Q_45__i8_LC_12_12_0/in1
Capture Clock    : Q_45__i8_LC_12_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i8_LC_12_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i8_LC_12_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1496/I                  LocalMux                       0              3455   1066  FALL       1
I__1496/O                  LocalMux                     309              3764   1066  FALL       1
I__1499/I                  InMux                          0              3764   1066  FALL       1
I__1499/O                  InMux                        217              3981   1066  FALL       1
Q_45__i8_LC_12_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i8_LC_12_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i7_LC_12_11_7/lcout
Path End         : Q_45__i7_LC_12_11_7/in1
Capture Clock    : Q_45__i7_LC_12_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i7_LC_12_11_7/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i7_LC_12_11_7/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1394/I                  LocalMux                       0              3455   1066  FALL       1
I__1394/O                  LocalMux                     309              3764   1066  FALL       1
I__1397/I                  InMux                          0              3764   1066  FALL       1
I__1397/O                  InMux                        217              3981   1066  FALL       1
Q_45__i7_LC_12_11_7/in1    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i7_LC_12_11_7/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i6_LC_12_11_6/lcout
Path End         : Q_45__i6_LC_12_11_6/in2
Capture Clock    : Q_45__i6_LC_12_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i6_LC_12_11_6/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i6_LC_12_11_6/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1401/I                  LocalMux                       0              3455   1066  FALL       1
I__1401/O                  LocalMux                     309              3764   1066  FALL       1
I__1403/I                  InMux                          0              3764   1066  FALL       1
I__1403/O                  InMux                        217              3981   1066  FALL       1
I__1405/I                  CascadeMux                     0              3981   1066  FALL       1
I__1405/O                  CascadeMux                     0              3981   1066  FALL       1
Q_45__i6_LC_12_11_6/in2    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i6_LC_12_11_6/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i5_LC_12_11_5/lcout
Path End         : Q_45__i5_LC_12_11_5/in1
Capture Clock    : Q_45__i5_LC_12_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i5_LC_12_11_5/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1408/I                  LocalMux                       0              3455   1066  FALL       1
I__1408/O                  LocalMux                     309              3764   1066  FALL       1
I__1410/I                  InMux                          0              3764   1066  FALL       1
I__1410/O                  InMux                        217              3981   1066  FALL       1
Q_45__i5_LC_12_11_5/in1    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i4_LC_12_11_4/lcout
Path End         : Q_45__i4_LC_12_11_4/in2
Capture Clock    : Q_45__i4_LC_12_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i4_LC_12_11_4/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i4_LC_12_11_4/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1412/I                  LocalMux                       0              3455   1066  FALL       1
I__1412/O                  LocalMux                     309              3764   1066  FALL       1
I__1414/I                  InMux                          0              3764   1066  FALL       1
I__1414/O                  InMux                        217              3981   1066  FALL       1
I__1416/I                  CascadeMux                     0              3981   1066  FALL       1
I__1416/O                  CascadeMux                     0              3981   1066  FALL       1
Q_45__i4_LC_12_11_4/in2    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i4_LC_12_11_4/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i3_LC_12_11_3/lcout
Path End         : Q_45__i3_LC_12_11_3/in1
Capture Clock    : Q_45__i3_LC_12_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i3_LC_12_11_3/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i3_LC_12_11_3/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1420/I                  LocalMux                       0              3455   1066  FALL       1
I__1420/O                  LocalMux                     309              3764   1066  FALL       1
I__1422/I                  InMux                          0              3764   1066  FALL       1
I__1422/O                  InMux                        217              3981   1066  FALL       1
Q_45__i3_LC_12_11_3/in1    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i3_LC_12_11_3/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i2_LC_12_11_2/lcout
Path End         : Q_45__i2_LC_12_11_2/in2
Capture Clock    : Q_45__i2_LC_12_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i2_LC_12_11_2/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i2_LC_12_11_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1425/I                  LocalMux                       0              3455   1066  FALL       1
I__1425/O                  LocalMux                     309              3764   1066  FALL       1
I__1427/I                  InMux                          0              3764   1066  FALL       1
I__1427/O                  InMux                        217              3981   1066  FALL       1
I__1429/I                  CascadeMux                     0              3981   1066  FALL       1
I__1429/O                  CascadeMux                     0              3981   1066  FALL       1
Q_45__i2_LC_12_11_2/in2    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i2_LC_12_11_2/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i1_LC_12_11_1/lcout
Path End         : Q_45__i1_LC_12_11_1/in1
Capture Clock    : Q_45__i1_LC_12_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i1_LC_12_11_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i1_LC_12_11_1/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1432/I                  LocalMux                       0              3455   1066  FALL       1
I__1432/O                  LocalMux                     309              3764   1066  FALL       1
I__1434/I                  InMux                          0              3764   1066  FALL       1
I__1434/O                  InMux                        217              3981   1066  FALL       1
Q_45__i1_LC_12_11_1/in1    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i1_LC_12_11_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i0_LC_12_11_0/in1
Capture Clock    : Q_45__i0_LC_12_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1438/I                  LocalMux                       0              3455   1066  FALL       1
I__1438/O                  LocalMux                     309              3764   1066  FALL       1
I__1440/I                  InMux                          0              3764   1066  FALL       1
I__1440/O                  InMux                        217              3981   1066  FALL       1
Q_45__i0_LC_12_11_0/in1    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : sincronismo.Q_47__i9_LC_6_12_1/in1
Capture Clock    : sincronismo.Q_47__i9_LC_6_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       4
I__416/I                              LocalMux                       0              9522   1066  FALL       1
I__416/O                              LocalMux                     309              9830   1066  FALL       1
I__420/I                              InMux                          0              9830   1066  FALL       1
I__420/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i9_LC_6_12_1/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i8_LC_6_12_0/lcout
Path End         : sincronismo.Q_47__i8_LC_6_12_0/in1
Capture Clock    : sincronismo.Q_47__i8_LC_6_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i8_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      10
I__429/I                              LocalMux                       0              9522   1066  FALL       1
I__429/O                              LocalMux                     309              9830   1066  FALL       1
I__434/I                              InMux                          0              9830   1066  FALL       1
I__434/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i8_LC_6_12_0/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i7_LC_6_11_7/lcout
Path End         : sincronismo.Q_47__i7_LC_6_11_7/in1
Capture Clock    : sincronismo.Q_47__i7_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i7_LC_6_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      11
I__449/I                              LocalMux                       0              9522   1066  FALL       1
I__449/O                              LocalMux                     309              9830   1066  FALL       1
I__454/I                              InMux                          0              9830   1066  FALL       1
I__454/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i7_LC_6_11_7/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i6_LC_6_11_6/lcout
Path End         : sincronismo.Q_47__i6_LC_6_11_6/in1
Capture Clock    : sincronismo.Q_47__i6_LC_6_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i6_LC_6_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       7
I__485/I                              LocalMux                       0              9522   1066  FALL       1
I__485/O                              LocalMux                     309              9830   1066  FALL       1
I__490/I                              InMux                          0              9830   1066  FALL       1
I__490/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i6_LC_6_11_6/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i5_LC_6_11_5/lcout
Path End         : sincronismo.Q_47__i5_LC_6_11_5/in1
Capture Clock    : sincronismo.Q_47__i5_LC_6_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i5_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       7
I__528/I                              LocalMux                       0              9522   1066  FALL       1
I__528/O                              LocalMux                     309              9830   1066  FALL       1
I__533/I                              InMux                          0              9830   1066  FALL       1
I__533/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i5_LC_6_11_5/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i4_LC_6_11_4/lcout
Path End         : sincronismo.Q_47__i4_LC_6_11_4/in1
Capture Clock    : sincronismo.Q_47__i4_LC_6_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i4_LC_6_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      10
I__504/I                              LocalMux                       0              9522   1066  FALL       1
I__504/O                              LocalMux                     309              9830   1066  FALL       1
I__509/I                              InMux                          0              9830   1066  FALL       1
I__509/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i4_LC_6_11_4/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i3_LC_6_11_3/lcout
Path End         : sincronismo.Q_47__i3_LC_6_11_3/in1
Capture Clock    : sincronismo.Q_47__i3_LC_6_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i3_LC_6_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__348/I                              LocalMux                       0              9522   1066  FALL       1
I__348/O                              LocalMux                     309              9830   1066  FALL       1
I__351/I                              InMux                          0              9830   1066  FALL       1
I__351/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i3_LC_6_11_3/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i2_LC_6_11_2/lcout
Path End         : sincronismo.Q_47__i2_LC_6_11_2/in1
Capture Clock    : sincronismo.Q_47__i2_LC_6_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i2_LC_6_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__354/I                              LocalMux                       0              9522   1066  FALL       1
I__354/O                              LocalMux                     309              9830   1066  FALL       1
I__357/I                              InMux                          0              9830   1066  FALL       1
I__357/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i2_LC_6_11_2/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i1_LC_6_11_1/lcout
Path End         : sincronismo.Q_47__i1_LC_6_11_1/in1
Capture Clock    : sincronismo.Q_47__i1_LC_6_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i1_LC_6_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__361/I                              LocalMux                       0              9522   1066  FALL       1
I__361/O                              LocalMux                     309              9830   1066  FALL       1
I__364/I                              InMux                          0              9830   1066  FALL       1
I__364/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i1_LC_6_11_1/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i9_LC_3_13_1/lcout
Path End         : sincronismo.Q_46__i9_LC_3_13_1/in1
Capture Clock    : sincronismo.Q_46__i9_LC_3_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i9_LC_3_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      18
I__847/I                              LocalMux                       0              9522   1066  FALL       1
I__847/O                              LocalMux                     309              9830   1066  FALL       1
I__853/I                              InMux                          0              9830   1066  FALL       1
I__853/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i9_LC_3_13_1/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i8_LC_3_13_0/lcout
Path End         : sincronismo.Q_46__i8_LC_3_13_0/in1
Capture Clock    : sincronismo.Q_46__i8_LC_3_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i8_LC_3_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      17
I__885/I                              LocalMux                       0              9522   1066  FALL       1
I__885/O                              LocalMux                     309              9830   1066  FALL       1
I__891/I                              InMux                          0              9830   1066  FALL       1
I__891/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i8_LC_3_13_0/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i5_LC_3_12_5/lcout
Path End         : sincronismo.Q_46__i5_LC_3_12_5/in1
Capture Clock    : sincronismo.Q_46__i5_LC_3_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i5_LC_3_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      17
I__1278/I                             LocalMux                       0              9522   1066  FALL       1
I__1278/O                             LocalMux                     309              9830   1066  FALL       1
I__1283/I                             InMux                          0              9830   1066  FALL       1
I__1283/O                             InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i5_LC_3_12_5/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i4_LC_3_12_4/lcout
Path End         : sincronismo.Q_46__i4_LC_3_12_4/in1
Capture Clock    : sincronismo.Q_46__i4_LC_3_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i4_LC_3_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      32
I__933/I                              LocalMux                       0              9522   1066  FALL       1
I__933/O                              LocalMux                     309              9830   1066  FALL       1
I__939/I                              InMux                          0              9830   1066  FALL       1
I__939/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i4_LC_3_12_4/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i3_LC_3_12_3/lcout
Path End         : sincronismo.Q_46__i3_LC_3_12_3/in1
Capture Clock    : sincronismo.Q_46__i3_LC_3_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i3_LC_3_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__271/I                              LocalMux                       0              9522   1066  FALL       1
I__271/O                              LocalMux                     309              9830   1066  FALL       1
I__274/I                              InMux                          0              9830   1066  FALL       1
I__274/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i3_LC_3_12_3/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i2_LC_3_12_2/lcout
Path End         : sincronismo.Q_46__i2_LC_3_12_2/in1
Capture Clock    : sincronismo.Q_46__i2_LC_3_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i2_LC_3_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__236/I                              LocalMux                       0              9522   1066  FALL       1
I__236/O                              LocalMux                     309              9830   1066  FALL       1
I__239/I                              InMux                          0              9830   1066  FALL       1
I__239/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i2_LC_3_12_2/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i1_LC_3_12_1/lcout
Path End         : sincronismo.Q_46__i1_LC_3_12_1/in1
Capture Clock    : sincronismo.Q_46__i1_LC_3_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i1_LC_3_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__251/I                              LocalMux                       0              9522   1066  FALL       1
I__251/O                              LocalMux                     309              9830   1066  FALL       1
I__254/I                              InMux                          0              9830   1066  FALL       1
I__254/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i1_LC_3_12_1/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i0_LC_3_12_0/in1
Capture Clock    : sincronismo.Q_46__i0_LC_3_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    526
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10048
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__243/I                              LocalMux                       0              9522   1066  FALL       1
I__243/O                              LocalMux                     309              9830   1066  FALL       1
I__246/I                              InMux                          0              9830   1066  FALL       1
I__246/O                              InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i0_LC_3_12_0/in1    LogicCell40_SEQ_MODE_1000      0             10048   1066  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i30_LC_12_14_6/lcout
Path End         : Q_45__i31_LC_12_14_7/in3
Capture Clock    : Q_45__i31_LC_12_14_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i30_LC_12_14_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i30_LC_12_14_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1653/I                      LocalMux                       0              3455   1066  FALL       1
I__1653/O                      LocalMux                     309              3764   1066  FALL       1
I__1655/I                      InMux                          0              3764   1066  FALL       1
I__1655/O                      InMux                        217              3981   1066  FALL       1
I__1656/I                      CascadeMux                     0              3981   1066  FALL       1
I__1656/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i30_LC_12_14_6/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
Q_45__i30_LC_12_14_6/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       1
I__1592/I                      InMux                          0              4114   1417  FALL       1
I__1592/O                      InMux                        217              4332   1417  FALL       1
Q_45__i31_LC_12_14_7/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i31_LC_12_14_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i28_LC_12_14_4/lcout
Path End         : Q_45__i29_LC_12_14_5/in3
Capture Clock    : Q_45__i29_LC_12_14_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i28_LC_12_14_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i28_LC_12_14_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1666/I                      LocalMux                       0              3455   1066  FALL       1
I__1666/O                      LocalMux                     309              3764   1066  FALL       1
I__1668/I                      InMux                          0              3764   1066  FALL       1
I__1668/O                      InMux                        217              3981   1066  FALL       1
I__1669/I                      CascadeMux                     0              3981   1066  FALL       1
I__1669/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i28_LC_12_14_4/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
Q_45__i28_LC_12_14_4/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__1657/I                      InMux                          0              4114   1417  FALL       1
I__1657/O                      InMux                        217              4332   1417  FALL       1
Q_45__i29_LC_12_14_5/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i29_LC_12_14_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i26_LC_12_14_2/lcout
Path End         : Q_45__i27_LC_12_14_3/in3
Capture Clock    : Q_45__i27_LC_12_14_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i26_LC_12_14_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i26_LC_12_14_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1677/I                      LocalMux                       0              3455   1066  FALL       1
I__1677/O                      LocalMux                     309              3764   1066  FALL       1
I__1679/I                      InMux                          0              3764   1066  FALL       1
I__1679/O                      InMux                        217              3981   1066  FALL       1
I__1680/I                      CascadeMux                     0              3981   1066  FALL       1
I__1680/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i26_LC_12_14_2/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
Q_45__i26_LC_12_14_2/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__1670/I                      InMux                          0              4114   1417  FALL       1
I__1670/O                      InMux                        217              4332   1417  FALL       1
Q_45__i27_LC_12_14_3/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i27_LC_12_14_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i24_LC_12_14_0/lcout
Path End         : Q_45__i25_LC_12_14_1/in3
Capture Clock    : Q_45__i25_LC_12_14_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i24_LC_12_14_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i24_LC_12_14_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1502/I                      LocalMux                       0              3455   1066  FALL       1
I__1502/O                      LocalMux                     309              3764   1066  FALL       1
I__1504/I                      InMux                          0              3764   1066  FALL       1
I__1504/O                      InMux                        217              3981   1066  FALL       1
I__1506/I                      CascadeMux                     0              3981   1066  FALL       1
I__1506/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i24_LC_12_14_0/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
Q_45__i24_LC_12_14_0/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__1681/I                      InMux                          0              4114   1417  FALL       1
I__1681/O                      InMux                        217              4332   1417  FALL       1
Q_45__i25_LC_12_14_1/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i25_LC_12_14_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i21_LC_12_13_5/lcout
Path End         : Q_45__i22_LC_12_13_6/in3
Capture Clock    : Q_45__i22_LC_12_13_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i21_LC_12_13_5/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i21_LC_12_13_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1525/I                      LocalMux                       0              3455   1066  FALL       1
I__1525/O                      LocalMux                     309              3764   1066  FALL       1
I__1528/I                      InMux                          0              3764   1066  FALL       1
I__1528/O                      InMux                        217              3981   1066  FALL       1
I__1530/I                      CascadeMux                     0              3981   1066  FALL       1
I__1530/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i21_LC_12_13_5/in2       LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i21_LC_12_13_5/carryout  LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
I__1515/I                      InMux                          0              4114   1417  FALL       1
I__1515/O                      InMux                        217              4332   1417  FALL       1
Q_45__i22_LC_12_13_6/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i22_LC_12_13_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i19_LC_12_13_3/lcout
Path End         : Q_45__i20_LC_12_13_4/in3
Capture Clock    : Q_45__i20_LC_12_13_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i19_LC_12_13_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i19_LC_12_13_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1541/I                      LocalMux                       0              3455   1066  FALL       1
I__1541/O                      LocalMux                     309              3764   1066  FALL       1
I__1544/I                      InMux                          0              3764   1066  FALL       1
I__1544/O                      InMux                        217              3981   1066  FALL       1
I__1546/I                      CascadeMux                     0              3981   1066  FALL       1
I__1546/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i19_LC_12_13_3/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
Q_45__i19_LC_12_13_3/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__1532/I                      InMux                          0              4114   1417  FALL       1
I__1532/O                      InMux                        217              4332   1417  FALL       1
Q_45__i20_LC_12_13_4/in3       LogicCell40_SEQ_MODE_1001      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i20_LC_12_13_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i17_LC_12_13_1/lcout
Path End         : Q_45__i18_LC_12_13_2/in3
Capture Clock    : Q_45__i18_LC_12_13_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i17_LC_12_13_1/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i17_LC_12_13_1/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1557/I                      LocalMux                       0              3455   1066  FALL       1
I__1557/O                      LocalMux                     309              3764   1066  FALL       1
I__1560/I                      InMux                          0              3764   1066  FALL       1
I__1560/O                      InMux                        217              3981   1066  FALL       1
I__1562/I                      CascadeMux                     0              3981   1066  FALL       1
I__1562/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i17_LC_12_13_1/in2       LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i17_LC_12_13_1/carryout  LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
I__1547/I                      InMux                          0              4114   1417  FALL       1
I__1547/O                      InMux                        217              4332   1417  FALL       1
Q_45__i18_LC_12_13_2/in3       LogicCell40_SEQ_MODE_1001      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i18_LC_12_13_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i13_LC_12_12_5/lcout
Path End         : Q_45__i14_LC_12_12_6/in3
Capture Clock    : Q_45__i14_LC_12_12_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i13_LC_12_12_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i13_LC_12_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1461/I                      LocalMux                       0              3455   1066  FALL       1
I__1461/O                      LocalMux                     309              3764   1066  FALL       1
I__1463/I                      InMux                          0              3764   1066  FALL       1
I__1463/O                      InMux                        217              3981   1066  FALL       1
I__1464/I                      CascadeMux                     0              3981   1066  FALL       1
I__1464/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i13_LC_12_12_5/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
Q_45__i13_LC_12_12_5/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__1454/I                      InMux                          0              4114   1417  FALL       1
I__1454/O                      InMux                        217              4332   1417  FALL       1
Q_45__i14_LC_12_12_6/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i14_LC_12_12_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i11_LC_12_12_3/lcout
Path End         : Q_45__i12_LC_12_12_4/in3
Capture Clock    : Q_45__i12_LC_12_12_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i11_LC_12_12_3/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i11_LC_12_12_3/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1471/I                      LocalMux                       0              3455   1066  FALL       1
I__1471/O                      LocalMux                     309              3764   1066  FALL       1
I__1474/I                      InMux                          0              3764   1066  FALL       1
I__1474/O                      InMux                        217              3981   1066  FALL       1
I__1477/I                      CascadeMux                     0              3981   1066  FALL       1
I__1477/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i11_LC_12_12_3/in2       LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i11_LC_12_12_3/carryout  LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
I__1465/I                      InMux                          0              4114   1417  FALL       1
I__1465/O                      InMux                        217              4332   1417  FALL       1
Q_45__i12_LC_12_12_4/in3       LogicCell40_SEQ_MODE_1001      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i12_LC_12_12_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i9_LC_12_12_1/lcout
Path End         : Q_45__i10_LC_12_12_2/in3
Capture Clock    : Q_45__i10_LC_12_12_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i9_LC_12_12_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i9_LC_12_12_1/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1487/I                     LocalMux                       0              3455   1066  FALL       1
I__1487/O                     LocalMux                     309              3764   1066  FALL       1
I__1489/I                     InMux                          0              3764   1066  FALL       1
I__1489/O                     InMux                        217              3981   1066  FALL       1
I__1492/I                     CascadeMux                     0              3981   1066  FALL       1
I__1492/O                     CascadeMux                     0              3981   1066  FALL       1
Q_45__i9_LC_12_12_1/in2       LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i9_LC_12_12_1/carryout  LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
I__1479/I                     InMux                          0              4114   1417  FALL       1
I__1479/O                     InMux                        217              4332   1417  FALL       1
Q_45__i10_LC_12_12_2/in3      LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i10_LC_12_12_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i6_LC_12_11_6/lcout
Path End         : Q_45__i7_LC_12_11_7/in3
Capture Clock    : Q_45__i7_LC_12_11_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i6_LC_12_11_6/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i6_LC_12_11_6/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1401/I                     LocalMux                       0              3455   1066  FALL       1
I__1401/O                     LocalMux                     309              3764   1066  FALL       1
I__1403/I                     InMux                          0              3764   1066  FALL       1
I__1403/O                     InMux                        217              3981   1066  FALL       1
I__1405/I                     CascadeMux                     0              3981   1066  FALL       1
I__1405/O                     CascadeMux                     0              3981   1066  FALL       1
Q_45__i6_LC_12_11_6/in2       LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i6_LC_12_11_6/carryout  LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
I__1392/I                     InMux                          0              4114   1417  FALL       1
I__1392/O                     InMux                        217              4332   1417  FALL       1
Q_45__i7_LC_12_11_7/in3       LogicCell40_SEQ_MODE_1001      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i7_LC_12_11_7/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i4_LC_12_11_4/lcout
Path End         : Q_45__i5_LC_12_11_5/in3
Capture Clock    : Q_45__i5_LC_12_11_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i4_LC_12_11_4/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i4_LC_12_11_4/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1412/I                     LocalMux                       0              3455   1066  FALL       1
I__1412/O                     LocalMux                     309              3764   1066  FALL       1
I__1414/I                     InMux                          0              3764   1066  FALL       1
I__1414/O                     InMux                        217              3981   1066  FALL       1
I__1416/I                     CascadeMux                     0              3981   1066  FALL       1
I__1416/O                     CascadeMux                     0              3981   1066  FALL       1
Q_45__i4_LC_12_11_4/in2       LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i4_LC_12_11_4/carryout  LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
I__1406/I                     InMux                          0              4114   1417  FALL       1
I__1406/O                     InMux                        217              4332   1417  FALL       1
Q_45__i5_LC_12_11_5/in3       LogicCell40_SEQ_MODE_1001      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i2_LC_12_11_2/lcout
Path End         : Q_45__i3_LC_12_11_3/in3
Capture Clock    : Q_45__i3_LC_12_11_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             4332
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i2_LC_12_11_2/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i2_LC_12_11_2/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1425/I                     LocalMux                       0              3455   1066  FALL       1
I__1425/O                     LocalMux                     309              3764   1066  FALL       1
I__1427/I                     InMux                          0              3764   1066  FALL       1
I__1427/O                     InMux                        217              3981   1066  FALL       1
I__1429/I                     CascadeMux                     0              3981   1066  FALL       1
I__1429/O                     CascadeMux                     0              3981   1066  FALL       1
Q_45__i2_LC_12_11_2/in2       LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i2_LC_12_11_2/carryout  LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
I__1418/I                     InMux                          0              4114   1417  FALL       1
I__1418/O                     InMux                        217              4332   1417  FALL       1
Q_45__i3_LC_12_11_3/in3       LogicCell40_SEQ_MODE_1001      0              4332   1417  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i3_LC_12_11_3/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i0_LC_6_11_0/lcout
Path End         : sincronismo.Q_47__i0_LC_6_11_0/in1
Capture Clock    : sincronismo.Q_47__i0_LC_6_11_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    898
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10420
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i0_LC_6_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL       2
I__367/I                              Odrv4                          0              9522   1438  FALL       1
I__367/O                              Odrv4                        372              9894   1438  FALL       1
I__369/I                              LocalMux                       0              9894   1438  FALL       1
I__369/O                              LocalMux                     309             10202   1438  FALL       1
I__371/I                              InMux                          0             10202   1438  FALL       1
I__371/O                              InMux                        217             10420   1438  FALL       1
sincronismo.Q_47__i0_LC_6_11_0/in1    LogicCell40_SEQ_MODE_1000      0             10420   1438  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i7_LC_3_12_7/lcout
Path End         : sincronismo.Q_46__i7_LC_3_12_7/in1
Capture Clock    : sincronismo.Q_46__i7_LC_3_12_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    898
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10420
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i7_LC_3_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL       9
I__566/I                              Odrv4                          0              9522   1438  FALL       1
I__566/O                              Odrv4                        372              9894   1438  FALL       1
I__570/I                              LocalMux                       0              9894   1438  FALL       1
I__570/O                              LocalMux                     309             10202   1438  FALL       1
I__576/I                              InMux                          0             10202   1438  FALL       1
I__576/O                              InMux                        217             10420   1438  FALL       1
sincronismo.Q_46__i7_LC_3_12_7/in1    LogicCell40_SEQ_MODE_1000      0             10420   1438  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_46__i6_LC_3_12_6/in1
Capture Clock    : sincronismo.Q_46__i6_LC_3_12_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    898
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10420
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__791/I                              LocalMux                       0              9894   1438  FALL       1
I__791/O                              LocalMux                     309             10202   1438  FALL       1
I__797/I                              InMux                          0             10202   1438  FALL       1
I__797/O                              InMux                        217             10420   1438  FALL       1
sincronismo.Q_46__i6_LC_3_12_6/in1    LogicCell40_SEQ_MODE_1000      0             10420   1438  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i28_LC_12_14_4/lcout
Path End         : Q_45__i30_LC_12_14_6/in3
Capture Clock    : Q_45__i30_LC_12_14_6/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             4437
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i28_LC_12_14_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i28_LC_12_14_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1666/I                      LocalMux                       0              3455   1066  FALL       1
I__1666/O                      LocalMux                     309              3764   1066  FALL       1
I__1668/I                      InMux                          0              3764   1066  FALL       1
I__1668/O                      InMux                        217              3981   1066  FALL       1
I__1669/I                      CascadeMux                     0              3981   1066  FALL       1
I__1669/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i28_LC_12_14_4/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
Q_45__i28_LC_12_14_4/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
Q_45__i29_LC_12_14_5/carryin   LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
Q_45__i29_LC_12_14_5/carryout  LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__1651/I                      InMux                          0              4220   1522  FALL       1
I__1651/O                      InMux                        217              4437   1522  FALL       1
Q_45__i30_LC_12_14_6/in3       LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i30_LC_12_14_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i26_LC_12_14_2/lcout
Path End         : Q_45__i28_LC_12_14_4/in3
Capture Clock    : Q_45__i28_LC_12_14_4/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             4437
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i26_LC_12_14_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i26_LC_12_14_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1677/I                      LocalMux                       0              3455   1066  FALL       1
I__1677/O                      LocalMux                     309              3764   1066  FALL       1
I__1679/I                      InMux                          0              3764   1066  FALL       1
I__1679/O                      InMux                        217              3981   1066  FALL       1
I__1680/I                      CascadeMux                     0              3981   1066  FALL       1
I__1680/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i26_LC_12_14_2/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
Q_45__i26_LC_12_14_2/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
Q_45__i27_LC_12_14_3/carryin   LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
Q_45__i27_LC_12_14_3/carryout  LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__1664/I                      InMux                          0              4220   1522  FALL       1
I__1664/O                      InMux                        217              4437   1522  FALL       1
Q_45__i28_LC_12_14_4/in3       LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i28_LC_12_14_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i24_LC_12_14_0/lcout
Path End         : Q_45__i26_LC_12_14_2/in3
Capture Clock    : Q_45__i26_LC_12_14_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             4437
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i24_LC_12_14_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i24_LC_12_14_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1502/I                      LocalMux                       0              3455   1066  FALL       1
I__1502/O                      LocalMux                     309              3764   1066  FALL       1
I__1504/I                      InMux                          0              3764   1066  FALL       1
I__1504/O                      InMux                        217              3981   1066  FALL       1
I__1506/I                      CascadeMux                     0              3981   1066  FALL       1
I__1506/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i24_LC_12_14_0/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
Q_45__i24_LC_12_14_0/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
Q_45__i25_LC_12_14_1/carryin   LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
Q_45__i25_LC_12_14_1/carryout  LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__1675/I                      InMux                          0              4220   1522  FALL       1
I__1675/O                      InMux                        217              4437   1522  FALL       1
Q_45__i26_LC_12_14_2/in3       LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i26_LC_12_14_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i21_LC_12_13_5/lcout
Path End         : Q_45__i23_LC_12_13_7/in3
Capture Clock    : Q_45__i23_LC_12_13_7/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             4437
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i21_LC_12_13_5/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i21_LC_12_13_5/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1525/I                      LocalMux                       0              3455   1066  FALL       1
I__1525/O                      LocalMux                     309              3764   1066  FALL       1
I__1528/I                      InMux                          0              3764   1066  FALL       1
I__1528/O                      InMux                        217              3981   1066  FALL       1
I__1530/I                      CascadeMux                     0              3981   1066  FALL       1
I__1530/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i21_LC_12_13_5/in2       LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i21_LC_12_13_5/carryout  LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
Q_45__i22_LC_12_13_6/carryin   LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
Q_45__i22_LC_12_13_6/carryout  LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__1508/I                      InMux                          0              4220   1522  FALL       1
I__1508/O                      InMux                        217              4437   1522  FALL       1
Q_45__i23_LC_12_13_7/in3       LogicCell40_SEQ_MODE_1001      0              4437   1522  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i23_LC_12_13_7/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i19_LC_12_13_3/lcout
Path End         : Q_45__i21_LC_12_13_5/in3
Capture Clock    : Q_45__i21_LC_12_13_5/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             4437
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i19_LC_12_13_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i19_LC_12_13_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1541/I                      LocalMux                       0              3455   1066  FALL       1
I__1541/O                      LocalMux                     309              3764   1066  FALL       1
I__1544/I                      InMux                          0              3764   1066  FALL       1
I__1544/O                      InMux                        217              3981   1066  FALL       1
I__1546/I                      CascadeMux                     0              3981   1066  FALL       1
I__1546/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i19_LC_12_13_3/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
Q_45__i19_LC_12_13_3/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
Q_45__i20_LC_12_13_4/carryin   LogicCell40_SEQ_MODE_1001      0              4114   1522  FALL       1
Q_45__i20_LC_12_13_4/carryout  LogicCell40_SEQ_MODE_1001    105              4220   1522  FALL       2
I__1523/I                      InMux                          0              4220   1522  FALL       1
I__1523/O                      InMux                        217              4437   1522  FALL       1
Q_45__i21_LC_12_13_5/in3       LogicCell40_SEQ_MODE_1001      0              4437   1522  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i21_LC_12_13_5/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i17_LC_12_13_1/lcout
Path End         : Q_45__i19_LC_12_13_3/in3
Capture Clock    : Q_45__i19_LC_12_13_3/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             4437
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i17_LC_12_13_1/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i17_LC_12_13_1/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1557/I                      LocalMux                       0              3455   1066  FALL       1
I__1557/O                      LocalMux                     309              3764   1066  FALL       1
I__1560/I                      InMux                          0              3764   1066  FALL       1
I__1560/O                      InMux                        217              3981   1066  FALL       1
I__1562/I                      CascadeMux                     0              3981   1066  FALL       1
I__1562/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i17_LC_12_13_1/in2       LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i17_LC_12_13_1/carryout  LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
Q_45__i18_LC_12_13_2/carryin   LogicCell40_SEQ_MODE_1001      0              4114   1522  FALL       1
Q_45__i18_LC_12_13_2/carryout  LogicCell40_SEQ_MODE_1001    105              4220   1522  FALL       2
I__1539/I                      InMux                          0              4220   1522  FALL       1
I__1539/O                      InMux                        217              4437   1522  FALL       1
Q_45__i19_LC_12_13_3/in3       LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i19_LC_12_13_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i13_LC_12_12_5/lcout
Path End         : Q_45__i15_LC_12_12_7/in3
Capture Clock    : Q_45__i15_LC_12_12_7/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             4437
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i13_LC_12_12_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i13_LC_12_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1461/I                      LocalMux                       0              3455   1066  FALL       1
I__1461/O                      LocalMux                     309              3764   1066  FALL       1
I__1463/I                      InMux                          0              3764   1066  FALL       1
I__1463/O                      InMux                        217              3981   1066  FALL       1
I__1464/I                      CascadeMux                     0              3981   1066  FALL       1
I__1464/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i13_LC_12_12_5/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
Q_45__i13_LC_12_12_5/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
Q_45__i14_LC_12_12_6/carryin   LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
Q_45__i14_LC_12_12_6/carryout  LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__1446/I                      InMux                          0              4220   1522  FALL       1
I__1446/O                      InMux                        217              4437   1522  FALL       1
Q_45__i15_LC_12_12_7/in3       LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i11_LC_12_12_3/lcout
Path End         : Q_45__i13_LC_12_12_5/in3
Capture Clock    : Q_45__i13_LC_12_12_5/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             4437
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i11_LC_12_12_3/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i11_LC_12_12_3/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1471/I                      LocalMux                       0              3455   1066  FALL       1
I__1471/O                      LocalMux                     309              3764   1066  FALL       1
I__1474/I                      InMux                          0              3764   1066  FALL       1
I__1474/O                      InMux                        217              3981   1066  FALL       1
I__1477/I                      CascadeMux                     0              3981   1066  FALL       1
I__1477/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i11_LC_12_12_3/in2       LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i11_LC_12_12_3/carryout  LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
Q_45__i12_LC_12_12_4/carryin   LogicCell40_SEQ_MODE_1001      0              4114   1522  FALL       1
Q_45__i12_LC_12_12_4/carryout  LogicCell40_SEQ_MODE_1001    105              4220   1522  FALL       2
I__1459/I                      InMux                          0              4220   1522  FALL       1
I__1459/O                      InMux                        217              4437   1522  FALL       1
Q_45__i13_LC_12_12_5/in3       LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i13_LC_12_12_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i9_LC_12_12_1/lcout
Path End         : Q_45__i11_LC_12_12_3/in3
Capture Clock    : Q_45__i11_LC_12_12_3/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             4437
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i9_LC_12_12_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i9_LC_12_12_1/lcout      LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1487/I                      LocalMux                       0              3455   1066  FALL       1
I__1487/O                      LocalMux                     309              3764   1066  FALL       1
I__1489/I                      InMux                          0              3764   1066  FALL       1
I__1489/O                      InMux                        217              3981   1066  FALL       1
I__1492/I                      CascadeMux                     0              3981   1066  FALL       1
I__1492/O                      CascadeMux                     0              3981   1066  FALL       1
Q_45__i9_LC_12_12_1/in2        LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i9_LC_12_12_1/carryout   LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
Q_45__i10_LC_12_12_2/carryin   LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
Q_45__i10_LC_12_12_2/carryout  LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__1470/I                      InMux                          0              4220   1522  FALL       1
I__1470/O                      InMux                        217              4437   1522  FALL       1
Q_45__i11_LC_12_12_3/in3       LogicCell40_SEQ_MODE_1001      0              4437   1522  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i11_LC_12_12_3/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i4_LC_12_11_4/lcout
Path End         : Q_45__i6_LC_12_11_6/in3
Capture Clock    : Q_45__i6_LC_12_11_6/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             4437
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i4_LC_12_11_4/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i4_LC_12_11_4/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1412/I                     LocalMux                       0              3455   1066  FALL       1
I__1412/O                     LocalMux                     309              3764   1066  FALL       1
I__1414/I                     InMux                          0              3764   1066  FALL       1
I__1414/O                     InMux                        217              3981   1066  FALL       1
I__1416/I                     CascadeMux                     0              3981   1066  FALL       1
I__1416/O                     CascadeMux                     0              3981   1066  FALL       1
Q_45__i4_LC_12_11_4/in2       LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i4_LC_12_11_4/carryout  LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
Q_45__i5_LC_12_11_5/carryin   LogicCell40_SEQ_MODE_1001      0              4114   1522  FALL       1
Q_45__i5_LC_12_11_5/carryout  LogicCell40_SEQ_MODE_1001    105              4220   1522  FALL       2
I__1400/I                     InMux                          0              4220   1522  FALL       1
I__1400/O                     InMux                        217              4437   1522  FALL       1
Q_45__i6_LC_12_11_6/in3       LogicCell40_SEQ_MODE_1001      0              4437   1522  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i6_LC_12_11_6/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i2_LC_12_11_2/lcout
Path End         : Q_45__i4_LC_12_11_4/in3
Capture Clock    : Q_45__i4_LC_12_11_4/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             4437
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i2_LC_12_11_2/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i2_LC_12_11_2/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1425/I                     LocalMux                       0              3455   1066  FALL       1
I__1425/O                     LocalMux                     309              3764   1066  FALL       1
I__1427/I                     InMux                          0              3764   1066  FALL       1
I__1427/O                     InMux                        217              3981   1066  FALL       1
I__1429/I                     CascadeMux                     0              3981   1066  FALL       1
I__1429/O                     CascadeMux                     0              3981   1066  FALL       1
Q_45__i2_LC_12_11_2/in2       LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i2_LC_12_11_2/carryout  LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
Q_45__i3_LC_12_11_3/carryin   LogicCell40_SEQ_MODE_1001      0              4114   1522  FALL       1
Q_45__i3_LC_12_11_3/carryout  LogicCell40_SEQ_MODE_1001    105              4220   1522  FALL       2
I__1411/I                     InMux                          0              4220   1522  FALL       1
I__1411/O                     InMux                        217              4437   1522  FALL       1
Q_45__i4_LC_12_11_4/in3       LogicCell40_SEQ_MODE_1001      0              4437   1522  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i4_LC_12_11_4/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i8_LC_6_12_0/lcout
Path End         : sincronismo.Q_47__i9_LC_6_12_1/in3
Capture Clock    : sincronismo.Q_47__i9_LC_6_12_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i8_LC_6_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      10
I__429/I                                 LocalMux                       0              9522   1066  FALL       1
I__429/O                                 LocalMux                     309              9830   1066  FALL       1
I__434/I                                 InMux                          0              9830   1066  FALL       1
I__434/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i8_LC_6_12_0/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_47__i8_LC_6_12_0/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       1
I__424/I                                 InMux                          0             10293   1529  FALL       1
I__424/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_47__i9_LC_6_12_1/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i6_LC_6_11_6/lcout
Path End         : sincronismo.Q_47__i7_LC_6_11_7/in3
Capture Clock    : sincronismo.Q_47__i7_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i6_LC_6_11_6/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       7
I__485/I                                 LocalMux                       0              9522   1066  FALL       1
I__485/O                                 LocalMux                     309              9830   1066  FALL       1
I__490/I                                 InMux                          0              9830   1066  FALL       1
I__490/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i6_LC_6_11_6/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_47__i6_LC_6_11_6/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
I__426/I                                 InMux                          0             10293   1529  FALL       1
I__426/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_47__i7_LC_6_11_7/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i5_LC_6_11_5/lcout
Path End         : sincronismo.Q_47__i6_LC_6_11_6/in3
Capture Clock    : sincronismo.Q_47__i6_LC_6_11_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i5_LC_6_11_5/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       7
I__528/I                                 LocalMux                       0              9522   1066  FALL       1
I__528/O                                 LocalMux                     309              9830   1066  FALL       1
I__533/I                                 InMux                          0              9830   1066  FALL       1
I__533/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i5_LC_6_11_5/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_47__i5_LC_6_11_5/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
I__343/I                                 InMux                          0             10293   1529  FALL       1
I__343/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_47__i6_LC_6_11_6/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i4_LC_6_11_4/lcout
Path End         : sincronismo.Q_47__i5_LC_6_11_5/in3
Capture Clock    : sincronismo.Q_47__i5_LC_6_11_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i4_LC_6_11_4/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      10
I__504/I                                 LocalMux                       0              9522   1066  FALL       1
I__504/O                                 LocalMux                     309              9830   1066  FALL       1
I__509/I                                 InMux                          0              9830   1066  FALL       1
I__509/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i4_LC_6_11_4/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_47__i4_LC_6_11_4/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
I__344/I                                 InMux                          0             10293   1529  FALL       1
I__344/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_47__i5_LC_6_11_5/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i3_LC_6_11_3/lcout
Path End         : sincronismo.Q_47__i4_LC_6_11_4/in3
Capture Clock    : sincronismo.Q_47__i4_LC_6_11_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i3_LC_6_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__348/I                                 LocalMux                       0              9522   1066  FALL       1
I__348/O                                 LocalMux                     309              9830   1066  FALL       1
I__351/I                                 InMux                          0              9830   1066  FALL       1
I__351/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i3_LC_6_11_3/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_47__i3_LC_6_11_3/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
I__345/I                                 InMux                          0             10293   1529  FALL       1
I__345/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_47__i4_LC_6_11_4/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i2_LC_6_11_2/lcout
Path End         : sincronismo.Q_47__i3_LC_6_11_3/in3
Capture Clock    : sincronismo.Q_47__i3_LC_6_11_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i2_LC_6_11_2/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__354/I                                 LocalMux                       0              9522   1066  FALL       1
I__354/O                                 LocalMux                     309              9830   1066  FALL       1
I__357/I                                 InMux                          0              9830   1066  FALL       1
I__357/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i2_LC_6_11_2/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_47__i2_LC_6_11_2/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
I__346/I                                 InMux                          0             10293   1529  FALL       1
I__346/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_47__i3_LC_6_11_3/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i1_LC_6_11_1/lcout
Path End         : sincronismo.Q_47__i2_LC_6_11_2/in3
Capture Clock    : sincronismo.Q_47__i2_LC_6_11_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i1_LC_6_11_1/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__361/I                                 LocalMux                       0              9522   1066  FALL       1
I__361/O                                 LocalMux                     309              9830   1066  FALL       1
I__364/I                                 InMux                          0              9830   1066  FALL       1
I__364/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i1_LC_6_11_1/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_47__i1_LC_6_11_1/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
I__352/I                                 InMux                          0             10293   1529  FALL       1
I__352/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_47__i2_LC_6_11_2/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i8_LC_3_13_0/lcout
Path End         : sincronismo.Q_46__i9_LC_3_13_1/in3
Capture Clock    : sincronismo.Q_46__i9_LC_3_13_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i8_LC_3_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      17
I__885/I                                 LocalMux                       0              9522   1066  FALL       1
I__885/O                                 LocalMux                     309              9830   1066  FALL       1
I__891/I                                 InMux                          0              9830   1066  FALL       1
I__891/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i8_LC_3_13_0/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_46__i8_LC_3_13_0/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       1
I__258/I                                 InMux                          0             10293   1529  FALL       1
I__258/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_46__i9_LC_3_13_1/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i5_LC_3_12_5/lcout
Path End         : sincronismo.Q_46__i6_LC_3_12_6/in3
Capture Clock    : sincronismo.Q_46__i6_LC_3_12_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i5_LC_3_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      17
I__1278/I                                LocalMux                       0              9522   1066  FALL       1
I__1278/O                                LocalMux                     309              9830   1066  FALL       1
I__1283/I                                InMux                          0              9830   1066  FALL       1
I__1283/O                                InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i5_LC_3_12_5/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_46__i5_LC_3_12_5/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
I__261/I                                 InMux                          0             10293   1529  FALL       1
I__261/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_46__i6_LC_3_12_6/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i4_LC_3_12_4/lcout
Path End         : sincronismo.Q_46__i5_LC_3_12_5/in3
Capture Clock    : sincronismo.Q_46__i5_LC_3_12_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i4_LC_3_12_4/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      32
I__933/I                                 LocalMux                       0              9522   1066  FALL       1
I__933/O                                 LocalMux                     309              9830   1066  FALL       1
I__939/I                                 InMux                          0              9830   1066  FALL       1
I__939/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i4_LC_3_12_4/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_46__i4_LC_3_12_4/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
I__262/I                                 InMux                          0             10293   1529  FALL       1
I__262/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_46__i5_LC_3_12_5/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i3_LC_3_12_3/lcout
Path End         : sincronismo.Q_46__i4_LC_3_12_4/in3
Capture Clock    : sincronismo.Q_46__i4_LC_3_12_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i3_LC_3_12_3/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__271/I                                 LocalMux                       0              9522   1066  FALL       1
I__271/O                                 LocalMux                     309              9830   1066  FALL       1
I__274/I                                 InMux                          0              9830   1066  FALL       1
I__274/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i3_LC_3_12_3/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_46__i3_LC_3_12_3/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
I__263/I                                 InMux                          0             10293   1529  FALL       1
I__263/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_46__i4_LC_3_12_4/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i2_LC_3_12_2/lcout
Path End         : sincronismo.Q_46__i3_LC_3_12_3/in3
Capture Clock    : sincronismo.Q_46__i3_LC_3_12_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i2_LC_3_12_2/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__236/I                                 LocalMux                       0              9522   1066  FALL       1
I__236/O                                 LocalMux                     309              9830   1066  FALL       1
I__239/I                                 InMux                          0              9830   1066  FALL       1
I__239/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i2_LC_3_12_2/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_46__i2_LC_3_12_2/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
I__264/I                                 InMux                          0             10293   1529  FALL       1
I__264/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_46__i3_LC_3_12_3/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i1_LC_3_12_1/lcout
Path End         : sincronismo.Q_46__i2_LC_3_12_2/in3
Capture Clock    : sincronismo.Q_46__i2_LC_3_12_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i1_LC_3_12_1/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__251/I                                 LocalMux                       0              9522   1066  FALL       1
I__251/O                                 LocalMux                     309              9830   1066  FALL       1
I__254/I                                 InMux                          0              9830   1066  FALL       1
I__254/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i1_LC_3_12_1/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_46__i1_LC_3_12_1/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
I__265/I                                 InMux                          0             10293   1529  FALL       1
I__265/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_46__i2_LC_3_12_2/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i0_LC_3_12_0/lcout
Path End         : sincronismo.Q_46__i1_LC_3_12_1/in3
Capture Clock    : sincronismo.Q_46__i1_LC_3_12_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                    989
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10511
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i0_LC_3_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       3
I__243/I                                 LocalMux                       0              9522   1066  FALL       1
I__243/O                                 LocalMux                     309              9830   1066  FALL       1
I__246/I                                 InMux                          0              9830   1066  FALL       1
I__246/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i0_LC_3_12_0/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_46__i0_LC_3_12_0/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
I__233/I                                 InMux                          0             10293   1529  FALL       1
I__233/O                                 InMux                        217             10511   1529  FALL       1
sincronismo.Q_46__i1_LC_3_12_1/in3       LogicCell40_SEQ_MODE_1000      0             10511   1529  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i16_LC_12_13_0/lcout
Path End         : Q_45__i17_LC_12_13_1/in3
Capture Clock    : Q_45__i17_LC_12_13_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             4444
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i16_LC_12_13_0/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i16_LC_12_13_0/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__1565/I                      LocalMux                       0              3455   1066  FALL       1
I__1565/O                      LocalMux                     309              3764   1066  FALL       1
I__1568/I                      InMux                          0              3764   1066  FALL       1
I__1568/O                      InMux                        217              3981   1066  FALL       1
Q_45__i16_LC_12_13_0/in1       LogicCell40_SEQ_MODE_1001      0              3981   1529  FALL       1
Q_45__i16_LC_12_13_0/carryout  LogicCell40_SEQ_MODE_1001    245              4227   1529  FALL       2
I__1555/I                      InMux                          0              4227   1529  FALL       1
I__1555/O                      InMux                        217              4444   1529  FALL       1
Q_45__i17_LC_12_13_1/in3       LogicCell40_SEQ_MODE_1001      0              4444   1529  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i17_LC_12_13_1/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i8_LC_12_12_0/lcout
Path End         : Q_45__i9_LC_12_12_1/in3
Capture Clock    : Q_45__i9_LC_12_12_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             4444
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i8_LC_12_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i8_LC_12_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1496/I                     LocalMux                       0              3455   1066  FALL       1
I__1496/O                     LocalMux                     309              3764   1066  FALL       1
I__1499/I                     InMux                          0              3764   1066  FALL       1
I__1499/O                     InMux                        217              3981   1066  FALL       1
Q_45__i8_LC_12_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
Q_45__i8_LC_12_12_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__1486/I                     InMux                          0              4227   1529  FALL       1
I__1486/O                     InMux                        217              4444   1529  FALL       1
Q_45__i9_LC_12_12_1/in3       LogicCell40_SEQ_MODE_1001      0              4444   1529  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i9_LC_12_12_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i1_LC_12_11_1/lcout
Path End         : Q_45__i2_LC_12_11_2/in3
Capture Clock    : Q_45__i2_LC_12_11_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             4444
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i1_LC_12_11_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i1_LC_12_11_1/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1432/I                     LocalMux                       0              3455   1066  FALL       1
I__1432/O                     LocalMux                     309              3764   1066  FALL       1
I__1434/I                     InMux                          0              3764   1066  FALL       1
I__1434/O                     InMux                        217              3981   1066  FALL       1
Q_45__i1_LC_12_11_1/in1       LogicCell40_SEQ_MODE_1001      0              3981   1529  FALL       1
Q_45__i1_LC_12_11_1/carryout  LogicCell40_SEQ_MODE_1001    245              4227   1529  FALL       2
I__1424/I                     InMux                          0              4227   1529  FALL       1
I__1424/O                     InMux                        217              4444   1529  FALL       1
Q_45__i2_LC_12_11_2/in3       LogicCell40_SEQ_MODE_1001      0              4444   1529  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i2_LC_12_11_2/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i0_LC_12_11_0/lcout
Path End         : Q_45__i1_LC_12_11_1/in3
Capture Clock    : Q_45__i1_LC_12_11_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             4444
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i0_LC_12_11_0/lcout     LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1438/I                     LocalMux                       0              3455   1066  FALL       1
I__1438/O                     LocalMux                     309              3764   1066  FALL       1
I__1440/I                     InMux                          0              3764   1066  FALL       1
I__1440/O                     InMux                        217              3981   1066  FALL       1
Q_45__i0_LC_12_11_0/in1       LogicCell40_SEQ_MODE_1001      0              3981   1529  FALL       1
Q_45__i0_LC_12_11_0/carryout  LogicCell40_SEQ_MODE_1001    245              4227   1529  FALL       2
I__1430/I                     InMux                          0              4227   1529  FALL       1
I__1430/O                     InMux                        217              4444   1529  FALL       1
Q_45__i1_LC_12_11_1/in3       LogicCell40_SEQ_MODE_1001      0              4444   1529  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i1_LC_12_11_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i23_LC_12_13_7/lcout
Path End         : Q_45__i24_LC_12_14_0/in3
Capture Clock    : Q_45__i24_LC_12_14_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         1052
---------------------------------------   ---- 
End-of-path arrival time (ps)             4507
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i23_LC_12_13_7/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i23_LC_12_13_7/lcout        LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1510/I                         LocalMux                       0              3455   1066  FALL       1
I__1510/O                         LocalMux                     309              3764   1066  FALL       1
I__1512/I                         InMux                          0              3764   1066  FALL       1
I__1512/O                         InMux                        217              3981   1066  FALL       1
I__1514/I                         CascadeMux                     0              3981   1066  FALL       1
I__1514/O                         CascadeMux                     0              3981   1066  FALL       1
Q_45__i23_LC_12_13_7/in2          LogicCell40_SEQ_MODE_1001      0              3981   1592  FALL       1
Q_45__i23_LC_12_13_7/carryout     LogicCell40_SEQ_MODE_1001    133              4114   1592  FALL       1
IN_MUX_bfv_12_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              4114   1592  FALL       1
IN_MUX_bfv_12_14_0_/carryinitout  ICE_CARRY_IN_MUX             175              4290   1592  FALL       2
I__1500/I                         InMux                          0              4290   1592  FALL       1
I__1500/O                         InMux                        217              4507   1592  FALL       1
Q_45__i24_LC_12_14_0/in3          LogicCell40_SEQ_MODE_1000      0              4507   1592  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i24_LC_12_14_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i16_LC_12_13_0/in3
Capture Clock    : Q_45__i16_LC_12_13_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         1052
---------------------------------------   ---- 
End-of-path arrival time (ps)             4507
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1447/I                         LocalMux                       0              3455   1066  FALL       1
I__1447/O                         LocalMux                     309              3764   1066  FALL       1
I__1450/I                         InMux                          0              3764   1066  FALL       1
I__1450/O                         InMux                        217              3981   1066  FALL       1
I__1453/I                         CascadeMux                     0              3981   1066  FALL       1
I__1453/O                         CascadeMux                     0              3981   1066  FALL       1
Q_45__i15_LC_12_12_7/in2          LogicCell40_SEQ_MODE_1000      0              3981   1592  FALL       1
Q_45__i15_LC_12_12_7/carryout     LogicCell40_SEQ_MODE_1000    133              4114   1592  FALL       1
IN_MUX_bfv_12_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              4114   1592  FALL       1
IN_MUX_bfv_12_13_0_/carryinitout  ICE_CARRY_IN_MUX             175              4290   1592  FALL       2
I__1563/I                         InMux                          0              4290   1592  FALL       1
I__1563/O                         InMux                        217              4507   1592  FALL       1
Q_45__i16_LC_12_13_0/in3          LogicCell40_SEQ_MODE_1001      0              4507   1592  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i16_LC_12_13_0/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i5_LC_3_12_5/lcout
Path End         : sincronismo.Q_46__i7_LC_3_12_7/in3
Capture Clock    : sincronismo.Q_46__i7_LC_3_12_7/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1094
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10616
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i5_LC_3_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      17
I__1278/I                                LocalMux                       0              9522   1066  FALL       1
I__1278/O                                LocalMux                     309              9830   1066  FALL       1
I__1283/I                                InMux                          0              9830   1066  FALL       1
I__1283/O                                InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i5_LC_3_12_5/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_46__i5_LC_3_12_5/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
sincronismo.Q_46__i6_LC_3_12_6/carryin   LogicCell40_SEQ_MODE_1000      0             10293   1634  FALL       1
sincronismo.Q_46__i6_LC_3_12_6/carryout  LogicCell40_SEQ_MODE_1000    105             10399   1634  FALL       2
I__260/I                                 InMux                          0             10399   1634  FALL       1
I__260/O                                 InMux                        217             10616   1634  FALL       1
sincronismo.Q_46__i7_LC_3_12_7/in3       LogicCell40_SEQ_MODE_1000      0             10616   1634  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i6_LC_12_11_6/lcout
Path End         : Q_45__i8_LC_12_12_0/in3
Capture Clock    : Q_45__i8_LC_12_12_0/clk
Hold Constraint  : 0p
Path slack       : 1697p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2915

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         1157
---------------------------------------   ---- 
End-of-path arrival time (ps)             4612
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i6_LC_12_11_6/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i6_LC_12_11_6/lcout         LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       2
I__1401/I                         LocalMux                       0              3455   1066  FALL       1
I__1401/O                         LocalMux                     309              3764   1066  FALL       1
I__1403/I                         InMux                          0              3764   1066  FALL       1
I__1403/O                         InMux                        217              3981   1066  FALL       1
I__1405/I                         CascadeMux                     0              3981   1066  FALL       1
I__1405/O                         CascadeMux                     0              3981   1066  FALL       1
Q_45__i6_LC_12_11_6/in2           LogicCell40_SEQ_MODE_1001      0              3981   1417  FALL       1
Q_45__i6_LC_12_11_6/carryout      LogicCell40_SEQ_MODE_1001    133              4114   1417  FALL       2
Q_45__i7_LC_12_11_7/carryin       LogicCell40_SEQ_MODE_1001      0              4114   1697  FALL       1
Q_45__i7_LC_12_11_7/carryout      LogicCell40_SEQ_MODE_1001    105              4220   1697  FALL       1
IN_MUX_bfv_12_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              4220   1697  FALL       1
IN_MUX_bfv_12_12_0_/carryinitout  ICE_CARRY_IN_MUX             175              4395   1697  FALL       2
I__1494/I                         InMux                          0              4395   1697  FALL       1
I__1494/O                         InMux                        217              4612   1697  FALL       1
Q_45__i8_LC_12_12_0/in3           LogicCell40_SEQ_MODE_1000      0              4612   1697  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i8_LC_12_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i7_LC_6_11_7/lcout
Path End         : sincronismo.Q_47__i8_LC_6_12_0/in3
Capture Clock    : sincronismo.Q_47__i8_LC_6_12_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1164
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10686
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i7_LC_6_11_7/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      11
I__449/I                                 LocalMux                       0              9522   1066  FALL       1
I__449/O                                 LocalMux                     309              9830   1066  FALL       1
I__454/I                                 InMux                          0              9830   1066  FALL       1
I__454/O                                 InMux                        217             10048   1066  FALL       1
sincronismo.Q_47__i7_LC_6_11_7/in1       LogicCell40_SEQ_MODE_1000      0             10048   1704  FALL       1
sincronismo.Q_47__i7_LC_6_11_7/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1704  FALL       1
IN_MUX_bfv_6_12_0_/carryinitin           ICE_CARRY_IN_MUX               0             10293   1704  FALL       1
IN_MUX_bfv_6_12_0_/carryinitout          ICE_CARRY_IN_MUX             175             10469   1704  FALL       2
I__425/I                                 InMux                          0             10469   1704  FALL       1
I__425/O                                 InMux                        217             10686   1704  FALL       1
sincronismo.Q_47__i8_LC_6_12_0/in3       LogicCell40_SEQ_MODE_1000      0             10686   1704  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i0_LC_6_11_0/lcout
Path End         : sincronismo.Q_47__i1_LC_6_11_1/in3
Capture Clock    : sincronismo.Q_47__i1_LC_6_11_1/clk
Hold Constraint  : 0p
Path slack       : 1900p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1360
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10882
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i0_LC_6_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL       2
I__367/I                                 Odrv4                          0              9522   1438  FALL       1
I__367/O                                 Odrv4                        372              9894   1438  FALL       1
I__369/I                                 LocalMux                       0              9894   1438  FALL       1
I__369/O                                 LocalMux                     309             10202   1438  FALL       1
I__371/I                                 InMux                          0             10202   1438  FALL       1
I__371/O                                 InMux                        217             10420   1438  FALL       1
sincronismo.Q_47__i0_LC_6_11_0/in1       LogicCell40_SEQ_MODE_1000      0             10420   1901  FALL       1
sincronismo.Q_47__i0_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_1000    245             10665   1901  FALL       2
I__359/I                                 InMux                          0             10665   1901  FALL       1
I__359/O                                 InMux                        217             10882   1901  FALL       1
sincronismo.Q_47__i1_LC_6_11_1/in3       LogicCell40_SEQ_MODE_1000      0             10882   1901  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i5_LC_3_12_5/lcout
Path End         : sincronismo.Q_46__i8_LC_3_13_0/in3
Capture Clock    : sincronismo.Q_46__i8_LC_3_13_0/clk
Hold Constraint  : 0p
Path slack       : 1914p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1374
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      10896
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i5_LC_3_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL      17
I__1278/I                                LocalMux                       0              9522   1066  FALL       1
I__1278/O                                LocalMux                     309              9830   1066  FALL       1
I__1283/I                                InMux                          0              9830   1066  FALL       1
I__1283/O                                InMux                        217             10048   1066  FALL       1
sincronismo.Q_46__i5_LC_3_12_5/in1       LogicCell40_SEQ_MODE_1000      0             10048   1529  FALL       1
sincronismo.Q_46__i5_LC_3_12_5/carryout  LogicCell40_SEQ_MODE_1000    245             10293   1529  FALL       2
sincronismo.Q_46__i6_LC_3_12_6/carryin   LogicCell40_SEQ_MODE_1000      0             10293   1634  FALL       1
sincronismo.Q_46__i6_LC_3_12_6/carryout  LogicCell40_SEQ_MODE_1000    105             10399   1634  FALL       2
sincronismo.Q_46__i7_LC_3_12_7/carryin   LogicCell40_SEQ_MODE_1000      0             10399   1915  FALL       1
sincronismo.Q_46__i7_LC_3_12_7/carryout  LogicCell40_SEQ_MODE_1000    105             10504   1915  FALL       1
IN_MUX_bfv_3_13_0_/carryinitin           ICE_CARRY_IN_MUX               0             10504   1915  FALL       1
IN_MUX_bfv_3_13_0_/carryinitout          ICE_CARRY_IN_MUX             175             10679   1915  FALL       2
I__259/I                                 InMux                          0             10679   1915  FALL       1
I__259/O                                 InMux                        217             10896   1915  FALL       1
sincronismo.Q_46__i8_LC_3_13_0/in3       LogicCell40_SEQ_MODE_1000      0             10896   1915  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : sincronismo.Q_47__i9_LC_6_12_1/sr
Capture Clock    : sincronismo.Q_47__i9_LC_6_12_1/clk
Hold Constraint  : 0p
Path slack       : 2688p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1950
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11472
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout    LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       4
I__415/I                                LocalMux                       0              9522   2687  FALL       1
I__415/O                                LocalMux                     309              9830   2687  FALL       1
I__418/I                                InMux                          0              9830   2687  FALL       1
I__418/O                                InMux                        217             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in0    LogicCell40_SEQ_MODE_0000      0             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    386             10434   2687  FALL      10
I__389/I                                Odrv4                          0             10434   2687  FALL       1
I__389/O                                Odrv4                        372             10805   2687  FALL       1
I__390/I                                LocalMux                       0             10805   2687  FALL       1
I__390/O                                LocalMux                     309             11114   2687  FALL       1
I__392/I                                SRMux                          0             11114   2687  FALL       1
I__392/O                                SRMux                        358             11472   2687  FALL       1
sincronismo.Q_47__i9_LC_6_12_1/sr       LogicCell40_SEQ_MODE_1000      0             11472   2687  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : sincronismo.Q_47__i8_LC_6_12_0/sr
Capture Clock    : sincronismo.Q_47__i8_LC_6_12_0/clk
Hold Constraint  : 0p
Path slack       : 2688p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   1950
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11472
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout    LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       4
I__415/I                                LocalMux                       0              9522   2687  FALL       1
I__415/O                                LocalMux                     309              9830   2687  FALL       1
I__418/I                                InMux                          0              9830   2687  FALL       1
I__418/O                                InMux                        217             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in0    LogicCell40_SEQ_MODE_0000      0             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    386             10434   2687  FALL      10
I__389/I                                Odrv4                          0             10434   2687  FALL       1
I__389/O                                Odrv4                        372             10805   2687  FALL       1
I__390/I                                LocalMux                       0             10805   2687  FALL       1
I__390/O                                LocalMux                     309             11114   2687  FALL       1
I__392/I                                SRMux                          0             11114   2687  FALL       1
I__392/O                                SRMux                        358             11472   2687  FALL       1
sincronismo.Q_47__i8_LC_6_12_0/sr       LogicCell40_SEQ_MODE_1000      0             11472   2687  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : sincronismo.Q_47__i7_LC_6_11_7/sr
Capture Clock    : sincronismo.Q_47__i7_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 3003p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2265
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11787
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout    LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       4
I__415/I                                LocalMux                       0              9522   2687  FALL       1
I__415/O                                LocalMux                     309              9830   2687  FALL       1
I__418/I                                InMux                          0              9830   2687  FALL       1
I__418/O                                InMux                        217             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in0    LogicCell40_SEQ_MODE_0000      0             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    386             10434   2687  FALL      10
I__389/I                                Odrv4                          0             10434   2687  FALL       1
I__389/O                                Odrv4                        372             10805   2687  FALL       1
I__391/I                                Span4Mux_h                     0             10805   3003  FALL       1
I__391/O                                Span4Mux_h                   316             11121   3003  FALL       1
I__393/I                                LocalMux                       0             11121   3003  FALL       1
I__393/O                                LocalMux                     309             11430   3003  FALL       1
I__394/I                                SRMux                          0             11430   3003  FALL       1
I__394/O                                SRMux                        358             11787   3003  FALL       1
sincronismo.Q_47__i7_LC_6_11_7/sr       LogicCell40_SEQ_MODE_1000      0             11787   3003  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : sincronismo.Q_47__i6_LC_6_11_6/sr
Capture Clock    : sincronismo.Q_47__i6_LC_6_11_6/clk
Hold Constraint  : 0p
Path slack       : 3003p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2265
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11787
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout    LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       4
I__415/I                                LocalMux                       0              9522   2687  FALL       1
I__415/O                                LocalMux                     309              9830   2687  FALL       1
I__418/I                                InMux                          0              9830   2687  FALL       1
I__418/O                                InMux                        217             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in0    LogicCell40_SEQ_MODE_0000      0             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    386             10434   2687  FALL      10
I__389/I                                Odrv4                          0             10434   2687  FALL       1
I__389/O                                Odrv4                        372             10805   2687  FALL       1
I__391/I                                Span4Mux_h                     0             10805   3003  FALL       1
I__391/O                                Span4Mux_h                   316             11121   3003  FALL       1
I__393/I                                LocalMux                       0             11121   3003  FALL       1
I__393/O                                LocalMux                     309             11430   3003  FALL       1
I__394/I                                SRMux                          0             11430   3003  FALL       1
I__394/O                                SRMux                        358             11787   3003  FALL       1
sincronismo.Q_47__i6_LC_6_11_6/sr       LogicCell40_SEQ_MODE_1000      0             11787   3003  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : sincronismo.Q_47__i5_LC_6_11_5/sr
Capture Clock    : sincronismo.Q_47__i5_LC_6_11_5/clk
Hold Constraint  : 0p
Path slack       : 3003p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2265
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11787
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout    LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       4
I__415/I                                LocalMux                       0              9522   2687  FALL       1
I__415/O                                LocalMux                     309              9830   2687  FALL       1
I__418/I                                InMux                          0              9830   2687  FALL       1
I__418/O                                InMux                        217             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in0    LogicCell40_SEQ_MODE_0000      0             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    386             10434   2687  FALL      10
I__389/I                                Odrv4                          0             10434   2687  FALL       1
I__389/O                                Odrv4                        372             10805   2687  FALL       1
I__391/I                                Span4Mux_h                     0             10805   3003  FALL       1
I__391/O                                Span4Mux_h                   316             11121   3003  FALL       1
I__393/I                                LocalMux                       0             11121   3003  FALL       1
I__393/O                                LocalMux                     309             11430   3003  FALL       1
I__394/I                                SRMux                          0             11430   3003  FALL       1
I__394/O                                SRMux                        358             11787   3003  FALL       1
sincronismo.Q_47__i5_LC_6_11_5/sr       LogicCell40_SEQ_MODE_1000      0             11787   3003  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : sincronismo.Q_47__i4_LC_6_11_4/sr
Capture Clock    : sincronismo.Q_47__i4_LC_6_11_4/clk
Hold Constraint  : 0p
Path slack       : 3003p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2265
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11787
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout    LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       4
I__415/I                                LocalMux                       0              9522   2687  FALL       1
I__415/O                                LocalMux                     309              9830   2687  FALL       1
I__418/I                                InMux                          0              9830   2687  FALL       1
I__418/O                                InMux                        217             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in0    LogicCell40_SEQ_MODE_0000      0             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    386             10434   2687  FALL      10
I__389/I                                Odrv4                          0             10434   2687  FALL       1
I__389/O                                Odrv4                        372             10805   2687  FALL       1
I__391/I                                Span4Mux_h                     0             10805   3003  FALL       1
I__391/O                                Span4Mux_h                   316             11121   3003  FALL       1
I__393/I                                LocalMux                       0             11121   3003  FALL       1
I__393/O                                LocalMux                     309             11430   3003  FALL       1
I__394/I                                SRMux                          0             11430   3003  FALL       1
I__394/O                                SRMux                        358             11787   3003  FALL       1
sincronismo.Q_47__i4_LC_6_11_4/sr       LogicCell40_SEQ_MODE_1000      0             11787   3003  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : sincronismo.Q_47__i3_LC_6_11_3/sr
Capture Clock    : sincronismo.Q_47__i3_LC_6_11_3/clk
Hold Constraint  : 0p
Path slack       : 3003p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2265
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11787
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout    LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       4
I__415/I                                LocalMux                       0              9522   2687  FALL       1
I__415/O                                LocalMux                     309              9830   2687  FALL       1
I__418/I                                InMux                          0              9830   2687  FALL       1
I__418/O                                InMux                        217             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in0    LogicCell40_SEQ_MODE_0000      0             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    386             10434   2687  FALL      10
I__389/I                                Odrv4                          0             10434   2687  FALL       1
I__389/O                                Odrv4                        372             10805   2687  FALL       1
I__391/I                                Span4Mux_h                     0             10805   3003  FALL       1
I__391/O                                Span4Mux_h                   316             11121   3003  FALL       1
I__393/I                                LocalMux                       0             11121   3003  FALL       1
I__393/O                                LocalMux                     309             11430   3003  FALL       1
I__394/I                                SRMux                          0             11430   3003  FALL       1
I__394/O                                SRMux                        358             11787   3003  FALL       1
sincronismo.Q_47__i3_LC_6_11_3/sr       LogicCell40_SEQ_MODE_1000      0             11787   3003  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : sincronismo.Q_47__i2_LC_6_11_2/sr
Capture Clock    : sincronismo.Q_47__i2_LC_6_11_2/clk
Hold Constraint  : 0p
Path slack       : 3003p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2265
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11787
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout    LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       4
I__415/I                                LocalMux                       0              9522   2687  FALL       1
I__415/O                                LocalMux                     309              9830   2687  FALL       1
I__418/I                                InMux                          0              9830   2687  FALL       1
I__418/O                                InMux                        217             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in0    LogicCell40_SEQ_MODE_0000      0             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    386             10434   2687  FALL      10
I__389/I                                Odrv4                          0             10434   2687  FALL       1
I__389/O                                Odrv4                        372             10805   2687  FALL       1
I__391/I                                Span4Mux_h                     0             10805   3003  FALL       1
I__391/O                                Span4Mux_h                   316             11121   3003  FALL       1
I__393/I                                LocalMux                       0             11121   3003  FALL       1
I__393/O                                LocalMux                     309             11430   3003  FALL       1
I__394/I                                SRMux                          0             11430   3003  FALL       1
I__394/O                                SRMux                        358             11787   3003  FALL       1
sincronismo.Q_47__i2_LC_6_11_2/sr       LogicCell40_SEQ_MODE_1000      0             11787   3003  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : sincronismo.Q_47__i1_LC_6_11_1/sr
Capture Clock    : sincronismo.Q_47__i1_LC_6_11_1/clk
Hold Constraint  : 0p
Path slack       : 3003p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2265
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11787
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout    LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       4
I__415/I                                LocalMux                       0              9522   2687  FALL       1
I__415/O                                LocalMux                     309              9830   2687  FALL       1
I__418/I                                InMux                          0              9830   2687  FALL       1
I__418/O                                InMux                        217             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in0    LogicCell40_SEQ_MODE_0000      0             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    386             10434   2687  FALL      10
I__389/I                                Odrv4                          0             10434   2687  FALL       1
I__389/O                                Odrv4                        372             10805   2687  FALL       1
I__391/I                                Span4Mux_h                     0             10805   3003  FALL       1
I__391/O                                Span4Mux_h                   316             11121   3003  FALL       1
I__393/I                                LocalMux                       0             11121   3003  FALL       1
I__393/O                                LocalMux                     309             11430   3003  FALL       1
I__394/I                                SRMux                          0             11430   3003  FALL       1
I__394/O                                SRMux                        358             11787   3003  FALL       1
sincronismo.Q_47__i1_LC_6_11_1/sr       LogicCell40_SEQ_MODE_1000      0             11787   3003  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : sincronismo.Q_47__i0_LC_6_11_0/sr
Capture Clock    : sincronismo.Q_47__i0_LC_6_11_0/clk
Hold Constraint  : 0p
Path slack       : 3003p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2265
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      11787
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout    LogicCell40_SEQ_MODE_1000    540              9522   1066  FALL       4
I__415/I                                LocalMux                       0              9522   2687  FALL       1
I__415/O                                LocalMux                     309              9830   2687  FALL       1
I__418/I                                InMux                          0              9830   2687  FALL       1
I__418/O                                InMux                        217             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/in0    LogicCell40_SEQ_MODE_0000      0             10048   2687  FALL       1
sincronismo.i641_4_lut_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    386             10434   2687  FALL      10
I__389/I                                Odrv4                          0             10434   2687  FALL       1
I__389/O                                Odrv4                        372             10805   2687  FALL       1
I__391/I                                Span4Mux_h                     0             10805   3003  FALL       1
I__391/O                                Span4Mux_h                   316             11121   3003  FALL       1
I__393/I                                LocalMux                       0             11121   3003  FALL       1
I__393/O                                LocalMux                     309             11430   3003  FALL       1
I__394/I                                SRMux                          0             11430   3003  FALL       1
I__394/O                                SRMux                        358             11787   3003  FALL       1
sincronismo.Q_47__i0_LC_6_11_0/sr       LogicCell40_SEQ_MODE_1000      0             11787   3003  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_47__i9_LC_6_12_1/ce
Capture Clock    : sincronismo.Q_47__i9_LC_6_12_1/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2511
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12033
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__397/I                              Odrv4                          0             10798   3051  FALL       1
I__397/O                              Odrv4                        372             11170   3051  FALL       1
I__400/I                              LocalMux                       0             11170   3051  FALL       1
I__400/O                              LocalMux                     309             11479   3051  FALL       1
I__404/I                              CEMux                          0             11479   3051  FALL       1
I__404/O                              CEMux                        554             12033   3051  FALL       1
sincronismo.Q_47__i9_LC_6_12_1/ce     LogicCell40_SEQ_MODE_1000      0             12033   3051  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_47__i8_LC_6_12_0/ce
Capture Clock    : sincronismo.Q_47__i8_LC_6_12_0/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2511
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12033
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__397/I                              Odrv4                          0             10798   3051  FALL       1
I__397/O                              Odrv4                        372             11170   3051  FALL       1
I__400/I                              LocalMux                       0             11170   3051  FALL       1
I__400/O                              LocalMux                     309             11479   3051  FALL       1
I__404/I                              CEMux                          0             11479   3051  FALL       1
I__404/O                              CEMux                        554             12033   3051  FALL       1
sincronismo.Q_47__i8_LC_6_12_0/ce     LogicCell40_SEQ_MODE_1000      0             12033   3051  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i8_LC_6_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i15_LC_12_12_7/sr
Capture Clock    : Q_45__i15_LC_12_12_7/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1569/I                     LocalMux                       0              5174   3122  FALL       1
I__1569/O                     LocalMux                     309              5482   3122  FALL       1
I__1573/I                     SRMux                          0              5482   3122  FALL       1
I__1573/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i15_LC_12_12_7/sr       LogicCell40_SEQ_MODE_1000      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i14_LC_12_12_6/sr
Capture Clock    : Q_45__i14_LC_12_12_6/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1569/I                     LocalMux                       0              5174   3122  FALL       1
I__1569/O                     LocalMux                     309              5482   3122  FALL       1
I__1573/I                     SRMux                          0              5482   3122  FALL       1
I__1573/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i14_LC_12_12_6/sr       LogicCell40_SEQ_MODE_1000      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i14_LC_12_12_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i13_LC_12_12_5/sr
Capture Clock    : Q_45__i13_LC_12_12_5/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1569/I                     LocalMux                       0              5174   3122  FALL       1
I__1569/O                     LocalMux                     309              5482   3122  FALL       1
I__1573/I                     SRMux                          0              5482   3122  FALL       1
I__1573/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i13_LC_12_12_5/sr       LogicCell40_SEQ_MODE_1000      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i13_LC_12_12_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i12_LC_12_12_4/sr
Capture Clock    : Q_45__i12_LC_12_12_4/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1569/I                     LocalMux                       0              5174   3122  FALL       1
I__1569/O                     LocalMux                     309              5482   3122  FALL       1
I__1573/I                     SRMux                          0              5482   3122  FALL       1
I__1573/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i12_LC_12_12_4/sr       LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i12_LC_12_12_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i11_LC_12_12_3/sr
Capture Clock    : Q_45__i11_LC_12_12_3/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1569/I                     LocalMux                       0              5174   3122  FALL       1
I__1569/O                     LocalMux                     309              5482   3122  FALL       1
I__1573/I                     SRMux                          0              5482   3122  FALL       1
I__1573/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i11_LC_12_12_3/sr       LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i11_LC_12_12_3/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i10_LC_12_12_2/sr
Capture Clock    : Q_45__i10_LC_12_12_2/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1569/I                     LocalMux                       0              5174   3122  FALL       1
I__1569/O                     LocalMux                     309              5482   3122  FALL       1
I__1573/I                     SRMux                          0              5482   3122  FALL       1
I__1573/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i10_LC_12_12_2/sr       LogicCell40_SEQ_MODE_1000      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i10_LC_12_12_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i9_LC_12_12_1/sr
Capture Clock    : Q_45__i9_LC_12_12_1/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1569/I                     LocalMux                       0              5174   3122  FALL       1
I__1569/O                     LocalMux                     309              5482   3122  FALL       1
I__1573/I                     SRMux                          0              5482   3122  FALL       1
I__1573/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i9_LC_12_12_1/sr        LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i9_LC_12_12_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i8_LC_12_12_0/sr
Capture Clock    : Q_45__i8_LC_12_12_0/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1569/I                     LocalMux                       0              5174   3122  FALL       1
I__1569/O                     LocalMux                     309              5482   3122  FALL       1
I__1573/I                     SRMux                          0              5482   3122  FALL       1
I__1573/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i8_LC_12_12_0/sr        LogicCell40_SEQ_MODE_1000      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i8_LC_12_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i7_LC_12_11_7/sr
Capture Clock    : Q_45__i7_LC_12_11_7/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1570/I                     LocalMux                       0              5174   3122  FALL       1
I__1570/O                     LocalMux                     309              5482   3122  FALL       1
I__1574/I                     SRMux                          0              5482   3122  FALL       1
I__1574/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i7_LC_12_11_7/sr        LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i7_LC_12_11_7/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i6_LC_12_11_6/sr
Capture Clock    : Q_45__i6_LC_12_11_6/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1570/I                     LocalMux                       0              5174   3122  FALL       1
I__1570/O                     LocalMux                     309              5482   3122  FALL       1
I__1574/I                     SRMux                          0              5482   3122  FALL       1
I__1574/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i6_LC_12_11_6/sr        LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i6_LC_12_11_6/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i5_LC_12_11_5/sr
Capture Clock    : Q_45__i5_LC_12_11_5/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1570/I                     LocalMux                       0              5174   3122  FALL       1
I__1570/O                     LocalMux                     309              5482   3122  FALL       1
I__1574/I                     SRMux                          0              5482   3122  FALL       1
I__1574/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i5_LC_12_11_5/sr        LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i5_LC_12_11_5/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i4_LC_12_11_4/sr
Capture Clock    : Q_45__i4_LC_12_11_4/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1570/I                     LocalMux                       0              5174   3122  FALL       1
I__1570/O                     LocalMux                     309              5482   3122  FALL       1
I__1574/I                     SRMux                          0              5482   3122  FALL       1
I__1574/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i4_LC_12_11_4/sr        LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i4_LC_12_11_4/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i3_LC_12_11_3/sr
Capture Clock    : Q_45__i3_LC_12_11_3/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1570/I                     LocalMux                       0              5174   3122  FALL       1
I__1570/O                     LocalMux                     309              5482   3122  FALL       1
I__1574/I                     SRMux                          0              5482   3122  FALL       1
I__1574/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i3_LC_12_11_3/sr        LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i3_LC_12_11_3/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i2_LC_12_11_2/sr
Capture Clock    : Q_45__i2_LC_12_11_2/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1570/I                     LocalMux                       0              5174   3122  FALL       1
I__1570/O                     LocalMux                     309              5482   3122  FALL       1
I__1574/I                     SRMux                          0              5482   3122  FALL       1
I__1574/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i2_LC_12_11_2/sr        LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i2_LC_12_11_2/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i1_LC_12_11_1/sr
Capture Clock    : Q_45__i1_LC_12_11_1/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1570/I                     LocalMux                       0              5174   3122  FALL       1
I__1570/O                     LocalMux                     309              5482   3122  FALL       1
I__1574/I                     SRMux                          0              5482   3122  FALL       1
I__1574/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i1_LC_12_11_1/sr        LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i1_LC_12_11_1/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i0_LC_12_11_0/sr
Capture Clock    : Q_45__i0_LC_12_11_0/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1570/I                     LocalMux                       0              5174   3122  FALL       1
I__1570/O                     LocalMux                     309              5482   3122  FALL       1
I__1574/I                     SRMux                          0              5482   3122  FALL       1
I__1574/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i0_LC_12_11_0/sr        LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1581/I                                  ClkMux                         0              2607  RISE       1
I__1581/O                                  ClkMux                       309              2915  RISE       1
Q_45__i0_LC_12_11_0/clk                    LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i23_LC_12_13_7/sr
Capture Clock    : Q_45__i23_LC_12_13_7/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1571/I                     LocalMux                       0              5174   3122  FALL       1
I__1571/O                     LocalMux                     309              5482   3122  FALL       1
I__1575/I                     SRMux                          0              5482   3122  FALL       1
I__1575/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i23_LC_12_13_7/sr       LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i23_LC_12_13_7/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i22_LC_12_13_6/sr
Capture Clock    : Q_45__i22_LC_12_13_6/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1571/I                     LocalMux                       0              5174   3122  FALL       1
I__1571/O                     LocalMux                     309              5482   3122  FALL       1
I__1575/I                     SRMux                          0              5482   3122  FALL       1
I__1575/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i22_LC_12_13_6/sr       LogicCell40_SEQ_MODE_1000      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i22_LC_12_13_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i21_LC_12_13_5/sr
Capture Clock    : Q_45__i21_LC_12_13_5/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1571/I                     LocalMux                       0              5174   3122  FALL       1
I__1571/O                     LocalMux                     309              5482   3122  FALL       1
I__1575/I                     SRMux                          0              5482   3122  FALL       1
I__1575/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i21_LC_12_13_5/sr       LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i21_LC_12_13_5/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i20_LC_12_13_4/sr
Capture Clock    : Q_45__i20_LC_12_13_4/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1571/I                     LocalMux                       0              5174   3122  FALL       1
I__1571/O                     LocalMux                     309              5482   3122  FALL       1
I__1575/I                     SRMux                          0              5482   3122  FALL       1
I__1575/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i20_LC_12_13_4/sr       LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i20_LC_12_13_4/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i19_LC_12_13_3/sr
Capture Clock    : Q_45__i19_LC_12_13_3/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1571/I                     LocalMux                       0              5174   3122  FALL       1
I__1571/O                     LocalMux                     309              5482   3122  FALL       1
I__1575/I                     SRMux                          0              5482   3122  FALL       1
I__1575/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i19_LC_12_13_3/sr       LogicCell40_SEQ_MODE_1000      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i19_LC_12_13_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i18_LC_12_13_2/sr
Capture Clock    : Q_45__i18_LC_12_13_2/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1571/I                     LocalMux                       0              5174   3122  FALL       1
I__1571/O                     LocalMux                     309              5482   3122  FALL       1
I__1575/I                     SRMux                          0              5482   3122  FALL       1
I__1575/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i18_LC_12_13_2/sr       LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i18_LC_12_13_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i17_LC_12_13_1/sr
Capture Clock    : Q_45__i17_LC_12_13_1/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1571/I                     LocalMux                       0              5174   3122  FALL       1
I__1571/O                     LocalMux                     309              5482   3122  FALL       1
I__1575/I                     SRMux                          0              5482   3122  FALL       1
I__1575/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i17_LC_12_13_1/sr       LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i17_LC_12_13_1/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i16_LC_12_13_0/sr
Capture Clock    : Q_45__i16_LC_12_13_0/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         2385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5840
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1571/I                     LocalMux                       0              5174   3122  FALL       1
I__1571/O                     LocalMux                     309              5482   3122  FALL       1
I__1575/I                     SRMux                          0              5482   3122  FALL       1
I__1575/O                     SRMux                        358              5840   3122  FALL       1
Q_45__i16_LC_12_13_0/sr       LogicCell40_SEQ_MODE_1001      0              5840   3122  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1583/I                                  ClkMux                         0              2607  RISE       1
I__1583/O                                  ClkMux                       309              2915  RISE       1
Q_45__i16_LC_12_13_0/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_46__i7_LC_3_12_7/sr
Capture Clock    : sincronismo.Q_46__i7_LC_3_12_7/clk
Hold Constraint  : 0p
Path slack       : 3368p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2630
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12152
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__395/I                              Odrv4                          0             10798   3368  FALL       1
I__395/O                              Odrv4                        372             11170   3368  FALL       1
I__398/I                              Span4Mux_h                     0             11170   3368  FALL       1
I__398/O                              Span4Mux_h                   316             11486   3368  FALL       1
I__402/I                              LocalMux                       0             11486   3368  FALL       1
I__402/O                              LocalMux                     309             11794   3368  FALL       1
I__406/I                              SRMux                          0             11794   3368  FALL       1
I__406/O                              SRMux                        358             12152   3368  FALL       1
sincronismo.Q_46__i7_LC_3_12_7/sr     LogicCell40_SEQ_MODE_1000      0             12152   3368  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i7_LC_3_12_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_46__i6_LC_3_12_6/sr
Capture Clock    : sincronismo.Q_46__i6_LC_3_12_6/clk
Hold Constraint  : 0p
Path slack       : 3368p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2630
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12152
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__395/I                              Odrv4                          0             10798   3368  FALL       1
I__395/O                              Odrv4                        372             11170   3368  FALL       1
I__398/I                              Span4Mux_h                     0             11170   3368  FALL       1
I__398/O                              Span4Mux_h                   316             11486   3368  FALL       1
I__402/I                              LocalMux                       0             11486   3368  FALL       1
I__402/O                              LocalMux                     309             11794   3368  FALL       1
I__406/I                              SRMux                          0             11794   3368  FALL       1
I__406/O                              SRMux                        358             12152   3368  FALL       1
sincronismo.Q_46__i6_LC_3_12_6/sr     LogicCell40_SEQ_MODE_1000      0             12152   3368  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_46__i5_LC_3_12_5/sr
Capture Clock    : sincronismo.Q_46__i5_LC_3_12_5/clk
Hold Constraint  : 0p
Path slack       : 3368p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2630
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12152
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__395/I                              Odrv4                          0             10798   3368  FALL       1
I__395/O                              Odrv4                        372             11170   3368  FALL       1
I__398/I                              Span4Mux_h                     0             11170   3368  FALL       1
I__398/O                              Span4Mux_h                   316             11486   3368  FALL       1
I__402/I                              LocalMux                       0             11486   3368  FALL       1
I__402/O                              LocalMux                     309             11794   3368  FALL       1
I__406/I                              SRMux                          0             11794   3368  FALL       1
I__406/O                              SRMux                        358             12152   3368  FALL       1
sincronismo.Q_46__i5_LC_3_12_5/sr     LogicCell40_SEQ_MODE_1000      0             12152   3368  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i5_LC_3_12_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_46__i4_LC_3_12_4/sr
Capture Clock    : sincronismo.Q_46__i4_LC_3_12_4/clk
Hold Constraint  : 0p
Path slack       : 3368p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2630
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12152
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__395/I                              Odrv4                          0             10798   3368  FALL       1
I__395/O                              Odrv4                        372             11170   3368  FALL       1
I__398/I                              Span4Mux_h                     0             11170   3368  FALL       1
I__398/O                              Span4Mux_h                   316             11486   3368  FALL       1
I__402/I                              LocalMux                       0             11486   3368  FALL       1
I__402/O                              LocalMux                     309             11794   3368  FALL       1
I__406/I                              SRMux                          0             11794   3368  FALL       1
I__406/O                              SRMux                        358             12152   3368  FALL       1
sincronismo.Q_46__i4_LC_3_12_4/sr     LogicCell40_SEQ_MODE_1000      0             12152   3368  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i4_LC_3_12_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_46__i3_LC_3_12_3/sr
Capture Clock    : sincronismo.Q_46__i3_LC_3_12_3/clk
Hold Constraint  : 0p
Path slack       : 3368p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2630
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12152
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__395/I                              Odrv4                          0             10798   3368  FALL       1
I__395/O                              Odrv4                        372             11170   3368  FALL       1
I__398/I                              Span4Mux_h                     0             11170   3368  FALL       1
I__398/O                              Span4Mux_h                   316             11486   3368  FALL       1
I__402/I                              LocalMux                       0             11486   3368  FALL       1
I__402/O                              LocalMux                     309             11794   3368  FALL       1
I__406/I                              SRMux                          0             11794   3368  FALL       1
I__406/O                              SRMux                        358             12152   3368  FALL       1
sincronismo.Q_46__i3_LC_3_12_3/sr     LogicCell40_SEQ_MODE_1000      0             12152   3368  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i3_LC_3_12_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_46__i2_LC_3_12_2/sr
Capture Clock    : sincronismo.Q_46__i2_LC_3_12_2/clk
Hold Constraint  : 0p
Path slack       : 3368p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2630
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12152
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__395/I                              Odrv4                          0             10798   3368  FALL       1
I__395/O                              Odrv4                        372             11170   3368  FALL       1
I__398/I                              Span4Mux_h                     0             11170   3368  FALL       1
I__398/O                              Span4Mux_h                   316             11486   3368  FALL       1
I__402/I                              LocalMux                       0             11486   3368  FALL       1
I__402/O                              LocalMux                     309             11794   3368  FALL       1
I__406/I                              SRMux                          0             11794   3368  FALL       1
I__406/O                              SRMux                        358             12152   3368  FALL       1
sincronismo.Q_46__i2_LC_3_12_2/sr     LogicCell40_SEQ_MODE_1000      0             12152   3368  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i2_LC_3_12_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_46__i1_LC_3_12_1/sr
Capture Clock    : sincronismo.Q_46__i1_LC_3_12_1/clk
Hold Constraint  : 0p
Path slack       : 3368p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2630
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12152
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__395/I                              Odrv4                          0             10798   3368  FALL       1
I__395/O                              Odrv4                        372             11170   3368  FALL       1
I__398/I                              Span4Mux_h                     0             11170   3368  FALL       1
I__398/O                              Span4Mux_h                   316             11486   3368  FALL       1
I__402/I                              LocalMux                       0             11486   3368  FALL       1
I__402/O                              LocalMux                     309             11794   3368  FALL       1
I__406/I                              SRMux                          0             11794   3368  FALL       1
I__406/O                              SRMux                        358             12152   3368  FALL       1
sincronismo.Q_46__i1_LC_3_12_1/sr     LogicCell40_SEQ_MODE_1000      0             12152   3368  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i1_LC_3_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_46__i0_LC_3_12_0/sr
Capture Clock    : sincronismo.Q_46__i0_LC_3_12_0/clk
Hold Constraint  : 0p
Path slack       : 3368p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2630
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12152
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__395/I                              Odrv4                          0             10798   3368  FALL       1
I__395/O                              Odrv4                        372             11170   3368  FALL       1
I__398/I                              Span4Mux_h                     0             11170   3368  FALL       1
I__398/O                              Span4Mux_h                   316             11486   3368  FALL       1
I__402/I                              LocalMux                       0             11486   3368  FALL       1
I__402/O                              LocalMux                     309             11794   3368  FALL       1
I__406/I                              SRMux                          0             11794   3368  FALL       1
I__406/O                              SRMux                        358             12152   3368  FALL       1
sincronismo.Q_46__i0_LC_3_12_0/sr     LogicCell40_SEQ_MODE_1000      0             12152   3368  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i0_LC_3_12_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_46__i9_LC_3_13_1/sr
Capture Clock    : sincronismo.Q_46__i9_LC_3_13_1/clk
Hold Constraint  : 0p
Path slack       : 3424p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2686
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12208
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__396/I                              Odrv4                          0             10798   3424  FALL       1
I__396/O                              Odrv4                        372             11170   3424  FALL       1
I__399/I                              Span4Mux_v                     0             11170   3424  FALL       1
I__399/O                              Span4Mux_v                   372             11542   3424  FALL       1
I__403/I                              LocalMux                       0             11542   3424  FALL       1
I__403/O                              LocalMux                     309             11850   3424  FALL       1
I__407/I                              SRMux                          0             11850   3424  FALL       1
I__407/O                              SRMux                        358             12208   3424  FALL       1
sincronismo.Q_46__i9_LC_3_13_1/sr     LogicCell40_SEQ_MODE_1000      0             12208   3424  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_46__i8_LC_3_13_0/sr
Capture Clock    : sincronismo.Q_46__i8_LC_3_13_0/clk
Hold Constraint  : 0p
Path slack       : 3424p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                        -197
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8784

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   2686
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12208
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__396/I                              Odrv4                          0             10798   3424  FALL       1
I__396/O                              Odrv4                        372             11170   3424  FALL       1
I__399/I                              Span4Mux_v                     0             11170   3424  FALL       1
I__399/O                              Span4Mux_v                   372             11542   3424  FALL       1
I__403/I                              LocalMux                       0             11542   3424  FALL       1
I__403/O                              LocalMux                     309             11850   3424  FALL       1
I__407/I                              SRMux                          0             11850   3424  FALL       1
I__407/O                              SRMux                        358             12208   3424  FALL       1
sincronismo.Q_46__i8_LC_3_13_0/sr     LogicCell40_SEQ_MODE_1000      0             12208   3424  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i8_LC_3_13_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_47__i7_LC_6_11_7/ce
Capture Clock    : sincronismo.Q_47__i7_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 3794p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   3254
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12776
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__397/I                              Odrv4                          0             10798   3051  FALL       1
I__397/O                              Odrv4                        372             11170   3051  FALL       1
I__401/I                              Span4Mux_v                     0             11170   3794  FALL       1
I__401/O                              Span4Mux_v                   372             11542   3794  FALL       1
I__405/I                              Span4Mux_v                     0             11542   3794  FALL       1
I__405/O                              Span4Mux_v                   372             11913   3794  FALL       1
I__408/I                              LocalMux                       0             11913   3794  FALL       1
I__408/O                              LocalMux                     309             12222   3794  FALL       1
I__409/I                              CEMux                          0             12222   3794  FALL       1
I__409/O                              CEMux                        554             12776   3794  FALL       1
sincronismo.Q_47__i7_LC_6_11_7/ce     LogicCell40_SEQ_MODE_1000      0             12776   3794  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i7_LC_6_11_7/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_47__i6_LC_6_11_6/ce
Capture Clock    : sincronismo.Q_47__i6_LC_6_11_6/clk
Hold Constraint  : 0p
Path slack       : 3794p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   3254
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12776
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__397/I                              Odrv4                          0             10798   3051  FALL       1
I__397/O                              Odrv4                        372             11170   3051  FALL       1
I__401/I                              Span4Mux_v                     0             11170   3794  FALL       1
I__401/O                              Span4Mux_v                   372             11542   3794  FALL       1
I__405/I                              Span4Mux_v                     0             11542   3794  FALL       1
I__405/O                              Span4Mux_v                   372             11913   3794  FALL       1
I__408/I                              LocalMux                       0             11913   3794  FALL       1
I__408/O                              LocalMux                     309             12222   3794  FALL       1
I__409/I                              CEMux                          0             12222   3794  FALL       1
I__409/O                              CEMux                        554             12776   3794  FALL       1
sincronismo.Q_47__i6_LC_6_11_6/ce     LogicCell40_SEQ_MODE_1000      0             12776   3794  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i6_LC_6_11_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_47__i5_LC_6_11_5/ce
Capture Clock    : sincronismo.Q_47__i5_LC_6_11_5/clk
Hold Constraint  : 0p
Path slack       : 3794p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   3254
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12776
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__397/I                              Odrv4                          0             10798   3051  FALL       1
I__397/O                              Odrv4                        372             11170   3051  FALL       1
I__401/I                              Span4Mux_v                     0             11170   3794  FALL       1
I__401/O                              Span4Mux_v                   372             11542   3794  FALL       1
I__405/I                              Span4Mux_v                     0             11542   3794  FALL       1
I__405/O                              Span4Mux_v                   372             11913   3794  FALL       1
I__408/I                              LocalMux                       0             11913   3794  FALL       1
I__408/O                              LocalMux                     309             12222   3794  FALL       1
I__409/I                              CEMux                          0             12222   3794  FALL       1
I__409/O                              CEMux                        554             12776   3794  FALL       1
sincronismo.Q_47__i5_LC_6_11_5/ce     LogicCell40_SEQ_MODE_1000      0             12776   3794  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i5_LC_6_11_5/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_47__i4_LC_6_11_4/ce
Capture Clock    : sincronismo.Q_47__i4_LC_6_11_4/clk
Hold Constraint  : 0p
Path slack       : 3794p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   3254
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12776
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__397/I                              Odrv4                          0             10798   3051  FALL       1
I__397/O                              Odrv4                        372             11170   3051  FALL       1
I__401/I                              Span4Mux_v                     0             11170   3794  FALL       1
I__401/O                              Span4Mux_v                   372             11542   3794  FALL       1
I__405/I                              Span4Mux_v                     0             11542   3794  FALL       1
I__405/O                              Span4Mux_v                   372             11913   3794  FALL       1
I__408/I                              LocalMux                       0             11913   3794  FALL       1
I__408/O                              LocalMux                     309             12222   3794  FALL       1
I__409/I                              CEMux                          0             12222   3794  FALL       1
I__409/O                              CEMux                        554             12776   3794  FALL       1
sincronismo.Q_47__i4_LC_6_11_4/ce     LogicCell40_SEQ_MODE_1000      0             12776   3794  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i4_LC_6_11_4/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_47__i3_LC_6_11_3/ce
Capture Clock    : sincronismo.Q_47__i3_LC_6_11_3/clk
Hold Constraint  : 0p
Path slack       : 3794p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   3254
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12776
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__397/I                              Odrv4                          0             10798   3051  FALL       1
I__397/O                              Odrv4                        372             11170   3051  FALL       1
I__401/I                              Span4Mux_v                     0             11170   3794  FALL       1
I__401/O                              Span4Mux_v                   372             11542   3794  FALL       1
I__405/I                              Span4Mux_v                     0             11542   3794  FALL       1
I__405/O                              Span4Mux_v                   372             11913   3794  FALL       1
I__408/I                              LocalMux                       0             11913   3794  FALL       1
I__408/O                              LocalMux                     309             12222   3794  FALL       1
I__409/I                              CEMux                          0             12222   3794  FALL       1
I__409/O                              CEMux                        554             12776   3794  FALL       1
sincronismo.Q_47__i3_LC_6_11_3/ce     LogicCell40_SEQ_MODE_1000      0             12776   3794  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i3_LC_6_11_3/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_47__i2_LC_6_11_2/ce
Capture Clock    : sincronismo.Q_47__i2_LC_6_11_2/clk
Hold Constraint  : 0p
Path slack       : 3794p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   3254
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12776
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__397/I                              Odrv4                          0             10798   3051  FALL       1
I__397/O                              Odrv4                        372             11170   3051  FALL       1
I__401/I                              Span4Mux_v                     0             11170   3794  FALL       1
I__401/O                              Span4Mux_v                   372             11542   3794  FALL       1
I__405/I                              Span4Mux_v                     0             11542   3794  FALL       1
I__405/O                              Span4Mux_v                   372             11913   3794  FALL       1
I__408/I                              LocalMux                       0             11913   3794  FALL       1
I__408/O                              LocalMux                     309             12222   3794  FALL       1
I__409/I                              CEMux                          0             12222   3794  FALL       1
I__409/O                              CEMux                        554             12776   3794  FALL       1
sincronismo.Q_47__i2_LC_6_11_2/ce     LogicCell40_SEQ_MODE_1000      0             12776   3794  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i2_LC_6_11_2/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_47__i1_LC_6_11_1/ce
Capture Clock    : sincronismo.Q_47__i1_LC_6_11_1/clk
Hold Constraint  : 0p
Path slack       : 3794p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   3254
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12776
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__397/I                              Odrv4                          0             10798   3051  FALL       1
I__397/O                              Odrv4                        372             11170   3051  FALL       1
I__401/I                              Span4Mux_v                     0             11170   3794  FALL       1
I__401/O                              Span4Mux_v                   372             11542   3794  FALL       1
I__405/I                              Span4Mux_v                     0             11542   3794  FALL       1
I__405/O                              Span4Mux_v                   372             11913   3794  FALL       1
I__408/I                              LocalMux                       0             11913   3794  FALL       1
I__408/O                              LocalMux                     309             12222   3794  FALL       1
I__409/I                              CEMux                          0             12222   3794  FALL       1
I__409/O                              CEMux                        554             12776   3794  FALL       1
sincronismo.Q_47__i1_LC_6_11_1/ce     LogicCell40_SEQ_MODE_1000      0             12776   3794  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i1_LC_6_11_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i6_LC_3_12_6/lcout
Path End         : sincronismo.Q_47__i0_LC_6_11_0/ce
Capture Clock    : sincronismo.Q_47__i0_LC_6_11_0/clk
Hold Constraint  : 0p
Path slack       : 3794p

Capture Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                          0
+ Capture Clock Path Delay                                          8982
- Setup Time                                                           0
-----------------------------------------------------------------   ---- 
End-of-path required time (ps)                                      8982

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   3254
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      12776
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__413/I                                                              ClkMux                                  0              8673  RISE       1
I__413/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i6_LC_3_12_6/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i6_LC_3_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              9522   1438  FALL      15
I__787/I                              Odrv4                          0              9522   1438  FALL       1
I__787/O                              Odrv4                        372              9894   1438  FALL       1
I__790/I                              LocalMux                       0              9894   3051  FALL       1
I__790/O                              LocalMux                     309             10202   3051  FALL       1
I__796/I                              InMux                          0             10202   3051  FALL       1
I__796/O                              InMux                        217             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/in1    LogicCell40_SEQ_MODE_0000      0             10420   3051  FALL       1
sincronismo.i7_4_lut_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_0000    379             10798   3051  FALL      20
I__397/I                              Odrv4                          0             10798   3051  FALL       1
I__397/O                              Odrv4                        372             11170   3051  FALL       1
I__401/I                              Span4Mux_v                     0             11170   3794  FALL       1
I__401/O                              Span4Mux_v                   372             11542   3794  FALL       1
I__405/I                              Span4Mux_v                     0             11542   3794  FALL       1
I__405/O                              Span4Mux_v                   372             11913   3794  FALL       1
I__408/I                              LocalMux                       0             11913   3794  FALL       1
I__408/O                              LocalMux                     309             12222   3794  FALL       1
I__409/I                              CEMux                          0             12222   3794  FALL       1
I__409/O                              CEMux                        554             12776   3794  FALL       1
sincronismo.Q_47__i0_LC_6_11_0/ce     LogicCell40_SEQ_MODE_1000      0             12776   3794  FALL       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__411/I                                                              ClkMux                                  0              8673  RISE       1
I__411/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i0_LC_6_11_0/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i31_LC_12_14_7/sr
Capture Clock    : Q_45__i31_LC_12_14_7/clk
Hold Constraint  : 0p
Path slack       : 3809p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3072
---------------------------------------   ---- 
End-of-path arrival time (ps)             6527
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1572/I                     Odrv4                          0              5174   3809  FALL       1
I__1572/O                     Odrv4                        372              5545   3809  FALL       1
I__1576/I                     Span4Mux_h                     0              5545   3809  FALL       1
I__1576/O                     Span4Mux_h                   316              5861   3809  FALL       1
I__1577/I                     LocalMux                       0              5861   3809  FALL       1
I__1577/O                     LocalMux                     309              6169   3809  FALL       1
I__1578/I                     SRMux                          0              6169   3809  FALL       1
I__1578/O                     SRMux                        358              6527   3809  FALL       1
Q_45__i31_LC_12_14_7/sr       LogicCell40_SEQ_MODE_1000      0              6527   3809  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i31_LC_12_14_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i30_LC_12_14_6/sr
Capture Clock    : Q_45__i30_LC_12_14_6/clk
Hold Constraint  : 0p
Path slack       : 3809p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3072
---------------------------------------   ---- 
End-of-path arrival time (ps)             6527
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1572/I                     Odrv4                          0              5174   3809  FALL       1
I__1572/O                     Odrv4                        372              5545   3809  FALL       1
I__1576/I                     Span4Mux_h                     0              5545   3809  FALL       1
I__1576/O                     Span4Mux_h                   316              5861   3809  FALL       1
I__1577/I                     LocalMux                       0              5861   3809  FALL       1
I__1577/O                     LocalMux                     309              6169   3809  FALL       1
I__1578/I                     SRMux                          0              6169   3809  FALL       1
I__1578/O                     SRMux                        358              6527   3809  FALL       1
Q_45__i30_LC_12_14_6/sr       LogicCell40_SEQ_MODE_1000      0              6527   3809  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i30_LC_12_14_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i29_LC_12_14_5/sr
Capture Clock    : Q_45__i29_LC_12_14_5/clk
Hold Constraint  : 0p
Path slack       : 3809p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3072
---------------------------------------   ---- 
End-of-path arrival time (ps)             6527
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1572/I                     Odrv4                          0              5174   3809  FALL       1
I__1572/O                     Odrv4                        372              5545   3809  FALL       1
I__1576/I                     Span4Mux_h                     0              5545   3809  FALL       1
I__1576/O                     Span4Mux_h                   316              5861   3809  FALL       1
I__1577/I                     LocalMux                       0              5861   3809  FALL       1
I__1577/O                     LocalMux                     309              6169   3809  FALL       1
I__1578/I                     SRMux                          0              6169   3809  FALL       1
I__1578/O                     SRMux                        358              6527   3809  FALL       1
Q_45__i29_LC_12_14_5/sr       LogicCell40_SEQ_MODE_1000      0              6527   3809  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i29_LC_12_14_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i28_LC_12_14_4/sr
Capture Clock    : Q_45__i28_LC_12_14_4/clk
Hold Constraint  : 0p
Path slack       : 3809p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3072
---------------------------------------   ---- 
End-of-path arrival time (ps)             6527
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1572/I                     Odrv4                          0              5174   3809  FALL       1
I__1572/O                     Odrv4                        372              5545   3809  FALL       1
I__1576/I                     Span4Mux_h                     0              5545   3809  FALL       1
I__1576/O                     Span4Mux_h                   316              5861   3809  FALL       1
I__1577/I                     LocalMux                       0              5861   3809  FALL       1
I__1577/O                     LocalMux                     309              6169   3809  FALL       1
I__1578/I                     SRMux                          0              6169   3809  FALL       1
I__1578/O                     SRMux                        358              6527   3809  FALL       1
Q_45__i28_LC_12_14_4/sr       LogicCell40_SEQ_MODE_1000      0              6527   3809  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i28_LC_12_14_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i27_LC_12_14_3/sr
Capture Clock    : Q_45__i27_LC_12_14_3/clk
Hold Constraint  : 0p
Path slack       : 3809p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3072
---------------------------------------   ---- 
End-of-path arrival time (ps)             6527
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1572/I                     Odrv4                          0              5174   3809  FALL       1
I__1572/O                     Odrv4                        372              5545   3809  FALL       1
I__1576/I                     Span4Mux_h                     0              5545   3809  FALL       1
I__1576/O                     Span4Mux_h                   316              5861   3809  FALL       1
I__1577/I                     LocalMux                       0              5861   3809  FALL       1
I__1577/O                     LocalMux                     309              6169   3809  FALL       1
I__1578/I                     SRMux                          0              6169   3809  FALL       1
I__1578/O                     SRMux                        358              6527   3809  FALL       1
Q_45__i27_LC_12_14_3/sr       LogicCell40_SEQ_MODE_1000      0              6527   3809  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i27_LC_12_14_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i26_LC_12_14_2/sr
Capture Clock    : Q_45__i26_LC_12_14_2/clk
Hold Constraint  : 0p
Path slack       : 3809p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3072
---------------------------------------   ---- 
End-of-path arrival time (ps)             6527
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1572/I                     Odrv4                          0              5174   3809  FALL       1
I__1572/O                     Odrv4                        372              5545   3809  FALL       1
I__1576/I                     Span4Mux_h                     0              5545   3809  FALL       1
I__1576/O                     Span4Mux_h                   316              5861   3809  FALL       1
I__1577/I                     LocalMux                       0              5861   3809  FALL       1
I__1577/O                     LocalMux                     309              6169   3809  FALL       1
I__1578/I                     SRMux                          0              6169   3809  FALL       1
I__1578/O                     SRMux                        358              6527   3809  FALL       1
Q_45__i26_LC_12_14_2/sr       LogicCell40_SEQ_MODE_1000      0              6527   3809  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i26_LC_12_14_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i25_LC_12_14_1/sr
Capture Clock    : Q_45__i25_LC_12_14_1/clk
Hold Constraint  : 0p
Path slack       : 3809p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3072
---------------------------------------   ---- 
End-of-path arrival time (ps)             6527
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1572/I                     Odrv4                          0              5174   3809  FALL       1
I__1572/O                     Odrv4                        372              5545   3809  FALL       1
I__1576/I                     Span4Mux_h                     0              5545   3809  FALL       1
I__1576/O                     Span4Mux_h                   316              5861   3809  FALL       1
I__1577/I                     LocalMux                       0              5861   3809  FALL       1
I__1577/O                     LocalMux                     309              6169   3809  FALL       1
I__1578/I                     SRMux                          0              6169   3809  FALL       1
I__1578/O                     SRMux                        358              6527   3809  FALL       1
Q_45__i25_LC_12_14_1/sr       LogicCell40_SEQ_MODE_1000      0              6527   3809  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i25_LC_12_14_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i15_LC_12_12_7/lcout
Path End         : Q_45__i24_LC_12_14_0/sr
Capture Clock    : Q_45__i24_LC_12_14_0/clk
Hold Constraint  : 0p
Path slack       : 3809p

Capture Clock Arrival Time (top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2915
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2718

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2915
+ Clock To Q                               540
+ Data Path Delay                         3072
---------------------------------------   ---- 
End-of-path arrival time (ps)             6527
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1582/I                                  ClkMux                         0              2607  RISE       1
I__1582/O                                  ClkMux                       309              2915  RISE       1
Q_45__i15_LC_12_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i15_LC_12_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__1448/I                     LocalMux                       0              3455   3122  FALL       1
I__1448/O                     LocalMux                     309              3764   3122  FALL       1
I__1451/I                     InMux                          0              3764   3122  FALL       1
I__1451/O                     InMux                        217              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/in3      LogicCell40_SEQ_MODE_0000      0              3981   3122  FALL       1
i14_4_lut_LC_11_13_0/lcout    LogicCell40_SEQ_MODE_0000    288              4269   3122  FALL       1
I__1388/I                     LocalMux                       0              4269   3122  FALL       1
I__1388/O                     LocalMux                     309              4577   3122  FALL       1
I__1389/I                     InMux                          0              4577   3122  FALL       1
I__1389/O                     InMux                        217              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/in1    LogicCell40_SEQ_MODE_0000      0              4795   3122  FALL       1
i1478_4_lut_LC_11_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              5174   3122  FALL      32
I__1572/I                     Odrv4                          0              5174   3809  FALL       1
I__1572/O                     Odrv4                        372              5545   3809  FALL       1
I__1576/I                     Span4Mux_h                     0              5545   3809  FALL       1
I__1576/O                     Span4Mux_h                   316              5861   3809  FALL       1
I__1577/I                     LocalMux                       0              5861   3809  FALL       1
I__1577/O                     LocalMux                     309              6169   3809  FALL       1
I__1578/I                     SRMux                          0              6169   3809  FALL       1
I__1578/O                     SRMux                        358              6527   3809  FALL       1
Q_45__i24_LC_12_14_0/sr       LogicCell40_SEQ_MODE_1000      0              6527   3809  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i24_LC_12_14_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_45__i31_LC_12_14_7/lcout
Path End         : led_piloto
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                         10019
---------------------------------------   ----- 
End-of-path arrival time (ps)             13474
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                        top                            0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1579/I                                  gio2CtrlBuf                    0              2452  RISE       1
I__1579/O                                  gio2CtrlBuf                    0              2452  RISE       1
I__1580/I                                  GlobalMux                      0              2452  RISE       1
I__1580/O                                  GlobalMux                    154              2607  RISE       1
I__1584/I                                  ClkMux                         0              2607  RISE       1
I__1584/O                                  ClkMux                       309              2915  RISE       1
Q_45__i31_LC_12_14_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_45__i31_LC_12_14_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__1588/I                            LocalMux                       0              3455   +INF  RISE       1
I__1588/O                            LocalMux                     330              3785   +INF  RISE       1
I__1590/I                            InMux                          0              3785   +INF  RISE       1
I__1590/O                            InMux                        259              4044   +INF  RISE       1
i6_4_lut_LC_11_13_5/in1              LogicCell40_SEQ_MODE_0000      0              4044   +INF  RISE       1
i6_4_lut_LC_11_13_5/lcout            LogicCell40_SEQ_MODE_0000    379              4423   +INF  FALL       1
I__1375/I                            LocalMux                       0              4423   +INF  FALL       1
I__1375/O                            LocalMux                     309              4732   +INF  FALL       1
I__1376/I                            InMux                          0              4732   +INF  FALL       1
I__1376/O                            InMux                        217              4949   +INF  FALL       1
i8_4_lut_LC_11_12_2/in3              LogicCell40_SEQ_MODE_0000      0              4949   +INF  FALL       1
i8_4_lut_LC_11_12_2/lcout            LogicCell40_SEQ_MODE_0000    288              5237   +INF  FALL       1
I__1361/I                            LocalMux                       0              5237   +INF  FALL       1
I__1361/O                            LocalMux                     309              5545   +INF  FALL       1
I__1362/I                            InMux                          0              5545   +INF  FALL       1
I__1362/O                            InMux                        217              5763   +INF  FALL       1
i1481_4_lut_LC_10_13_5/in0           LogicCell40_SEQ_MODE_0000      0              5763   +INF  FALL       1
i1481_4_lut_LC_10_13_5/lcout         LogicCell40_SEQ_MODE_0000    386              6148   +INF  FALL       1
I__1366/I                            Odrv12                         0              6148   +INF  FALL       1
I__1366/O                            Odrv12                       540              6688   +INF  FALL       1
I__1367/I                            Span12Mux_h                    0              6688   +INF  FALL       1
I__1367/O                            Span12Mux_h                  540              7228   +INF  FALL       1
I__1368/I                            Span12Mux_v                    0              7228   +INF  FALL       1
I__1368/O                            Span12Mux_v                  540              7768   +INF  FALL       1
I__1369/I                            Sp12to4                        0              7768   +INF  FALL       1
I__1369/O                            Sp12to4                      449              8217   +INF  FALL       1
I__1370/I                            Span4Mux_s0_h                  0              8217   +INF  FALL       1
I__1370/O                            Span4Mux_s0_h                140              8358   +INF  FALL       1
I__1371/I                            LocalMux                       0              8358   +INF  FALL       1
I__1371/O                            LocalMux                     309              8666   +INF  FALL       1
I__1372/I                            IoInMux                        0              8666   +INF  FALL       1
I__1372/O                            IoInMux                      217              8884   +INF  FALL       1
led_piloto_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8884   +INF  FALL       1
led_piloto_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             11121   +INF  FALL       1
led_piloto_pad_iopad/DIN             IO_PAD                         0             11121   +INF  FALL       1
led_piloto_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353             13474   +INF  FALL       1
led_piloto                           top                            0             13474   +INF  FALL       1


++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : v_sync
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   7922
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      17444
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout     LogicCell40_SEQ_MODE_1000    540              9522   +INF  RISE       4
I__415/I                                 LocalMux                       0              9522   +INF  RISE       1
I__415/O                                 LocalMux                     330              9851   +INF  RISE       1
I__419/I                                 InMux                          0              9851   +INF  RISE       1
I__419/O                                 InMux                        259             10111   +INF  RISE       1
I__422/I                                 CascadeMux                     0             10111   +INF  RISE       1
I__422/O                                 CascadeMux                     0             10111   +INF  RISE       1
sincronismo.i1475_4_lut_LC_5_12_6/in2    LogicCell40_SEQ_MODE_0000      0             10111   +INF  RISE       1
sincronismo.i1475_4_lut_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_0000    351             10462   +INF  FALL       1
I__294/I                                 Odrv12                         0             10462   +INF  FALL       1
I__294/O                                 Odrv12                       540             11002   +INF  FALL       1
I__295/I                                 Span12Mux_s8_h                 0             11002   +INF  FALL       1
I__295/O                                 Span12Mux_s8_h               386             11387   +INF  FALL       1
I__296/I                                 Sp12to4                        0             11387   +INF  FALL       1
I__296/O                                 Sp12to4                      449             11836   +INF  FALL       1
I__297/I                                 Span4Mux_s1_h                  0             11836   +INF  FALL       1
I__297/O                                 Span4Mux_s1_h                168             12005   +INF  FALL       1
I__298/I                                 IoSpan4Mux                     0             12005   +INF  FALL       1
I__298/O                                 IoSpan4Mux                   323             12327   +INF  FALL       1
I__299/I                                 LocalMux                       0             12327   +INF  FALL       1
I__299/O                                 LocalMux                     309             12636   +INF  FALL       1
I__300/I                                 IoInMux                        0             12636   +INF  FALL       1
I__300/O                                 IoInMux                      217             12853   +INF  FALL       1
v_sync_pad_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0             12853   +INF  FALL       1
v_sync_pad_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             15091   +INF  FALL       1
v_sync_pad_iopad/DIN                     IO_PAD                         0             15091   +INF  FALL       1
v_sync_pad_iopad/PACKAGEPIN:out          IO_PAD                      2353             17444   +INF  FALL       1
v_sync                                   top                            0             17444   +INF  FALL       1


++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_47__i9_LC_6_12_1/lcout
Path End         : pixel
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   7999
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      17521
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__412/I                                                              ClkMux                                  0              8673  RISE       1
I__412/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_47__i9_LC_6_12_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_47__i9_LC_6_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              9522   +INF  FALL       4
I__417/I                              Odrv4                          0              9522   +INF  FALL       1
I__417/O                              Odrv4                        372              9894   +INF  FALL       1
I__421/I                              LocalMux                       0              9894   +INF  FALL       1
I__421/O                              LocalMux                     309             10202   +INF  FALL       1
I__423/I                              InMux                          0             10202   +INF  FALL       1
I__423/O                              InMux                        217             10420   +INF  FALL       1
generador.i4_4_lut_LC_5_14_3/in3      LogicCell40_SEQ_MODE_0000      0             10420   +INF  FALL       1
generador.i4_4_lut_LC_5_14_3/lcout    LogicCell40_SEQ_MODE_0000    288             10707   +INF  FALL       1
I__333/I                              Odrv12                         0             10707   +INF  FALL       1
I__333/O                              Odrv12                       540             11247   +INF  FALL       1
I__334/I                              Span12Mux_v                    0             11247   +INF  FALL       1
I__334/O                              Span12Mux_v                  540             11787   +INF  FALL       1
I__335/I                              Sp12to4                        0             11787   +INF  FALL       1
I__335/O                              Sp12to4                      449             12236   +INF  FALL       1
I__336/I                              Span4Mux_s1_h                  0             12236   +INF  FALL       1
I__336/O                              Span4Mux_s1_h                168             12404   +INF  FALL       1
I__337/I                              LocalMux                       0             12404   +INF  FALL       1
I__337/O                              LocalMux                     309             12713   +INF  FALL       1
I__338/I                              IoInMux                        0             12713   +INF  FALL       1
I__338/O                              IoInMux                      217             12930   +INF  FALL       1
pixel_pad_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             12930   +INF  FALL       1
pixel_pad_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             15168   +INF  FALL       1
pixel_pad_iopad/DIN                   IO_PAD                         0             15168   +INF  FALL       1
pixel_pad_iopad/PACKAGEPIN:out        IO_PAD                      2353             17521   +INF  FALL       1
pixel                                 top                            0             17521   +INF  FALL       1


++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sincronismo.Q_46__i9_LC_3_13_1/lcout
Path End         : h_sync
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (pll.pll_px_clk_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                          0
+ Launch Clock Path Delay                                           8982
+ Clock To Q                                                         540
+ Data Path Delay                                                   7648
----------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                      17170
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
clk                                                                   top                                     0                 0  RISE       1
clk_pad_iopad/PACKAGEPIN:in                                           IO_PAD                                  0                 0  RISE       1
clk_pad_iopad/DOUT                                                    IO_PAD                                590               590  RISE       1
clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER                             PRE_IO_GBUF                             0               590  RISE       1
clk_pad_preiogbuf/GLOBALBUFFEROUTPUT                                  PRE_IO_GBUF                          1862              2452  RISE       1
I__1579/I                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1579/O                                                             gio2CtrlBuf                             0              2452  RISE       1
I__1580/I                                                             GlobalMux                               0              2452  RISE       1
I__1580/O                                                             GlobalMux                             154              2607  RISE       1
I__1585/I                                                             Glb2LocalMux                            0              2607  RISE       1
I__1585/O                                                             Glb2LocalMux                          449              3055  RISE       1
I__1586/I                                                             LocalMux                                0              3055  RISE       1
I__1586/O                                                             LocalMux                              330              3385  RISE       1
I__1587/I                                                             InMux                                   0              3385  RISE       1
I__1587/O                                                             InMux                                 259              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/in3                             LogicCell40_SEQ_MODE_0000               0              3645  RISE       1
GB_BUFFER_clk_c_THRU_LUT4_0_LC_12_1_4/lcout                           LogicCell40_SEQ_MODE_0000             316              3960  RISE       1
I__1441/I                                                             Odrv4                                   0              3960  RISE       1
I__1441/O                                                             Odrv4                                 351              4311  RISE       1
I__1442/I                                                             Span4Mux_v                              0              4311  RISE       1
I__1442/O                                                             Span4Mux_v                            351              4662  RISE       1
I__1443/I                                                             Span4Mux_s2_v                           0              4662  RISE       1
I__1443/O                                                             Span4Mux_s2_v                         252              4914  RISE       1
I__1444/I                                                             LocalMux                                0              4914  RISE       1
I__1444/O                                                             LocalMux                              330              5244  RISE       1
I__1445/I                                                             IoInMux                                 0              5244  RISE       1
I__1445/O                                                             IoInMux                               259              5503  RISE       1
pll.pll_px_clk_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5503  RISE       1
pll.pll_px_clk_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              8519  
pll.pll_px_clk_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8519  RISE       1
--pll.pll_px_clk_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__410/I                                                              GlobalMux                               0              8519  RISE       1
I__410/O                                                              GlobalMux                             154              8673  RISE       1
I__414/I                                                              ClkMux                                  0              8673  RISE       1
I__414/O                                                              ClkMux                                309              8982  RISE       1
sincronismo.Q_46__i9_LC_3_13_1/clk                                    LogicCell40_SEQ_MODE_1000               0              8982  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sincronismo.Q_46__i9_LC_3_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              9522   +INF  RISE      18
I__848/I                              Odrv4                          0              9522   +INF  RISE       1
I__848/O                              Odrv4                        351              9873   +INF  RISE       1
I__854/I                              LocalMux                       0              9873   +INF  RISE       1
I__854/O                              LocalMux                     330             10202   +INF  RISE       1
I__863/I                              InMux                          0             10202   +INF  RISE       1
I__863/O                              InMux                        259             10462   +INF  RISE       1
sincronismo.i2_4_lut_LC_3_15_7/in1    LogicCell40_SEQ_MODE_0000      0             10462   +INF  RISE       1
sincronismo.i2_4_lut_LC_3_15_7/lcout  LogicCell40_SEQ_MODE_0000    379             10840   +INF  FALL       1
I__281/I                              Odrv4                          0             10840   +INF  FALL       1
I__281/O                              Odrv4                        372             11212   +INF  FALL       1
I__282/I                              Span4Mux_h                     0             11212   +INF  FALL       1
I__282/O                              Span4Mux_h                   316             11528   +INF  FALL       1
I__283/I                              Span4Mux_s2_h                  0             11528   +INF  FALL       1
I__283/O                              Span4Mux_s2_h                203             11731   +INF  FALL       1
I__284/I                              IoSpan4Mux                     0             11731   +INF  FALL       1
I__284/O                              IoSpan4Mux                   323             12054   +INF  FALL       1
I__285/I                              LocalMux                       0             12054   +INF  FALL       1
I__285/O                              LocalMux                     309             12362   +INF  FALL       1
I__286/I                              IoInMux                        0             12362   +INF  FALL       1
I__286/O                              IoInMux                      217             12580   +INF  FALL       1
h_sync_pad_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0             12580   +INF  FALL       1
h_sync_pad_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237             14817   +INF  FALL       1
h_sync_pad_iopad/DIN                  IO_PAD                         0             14817   +INF  FALL       1
h_sync_pad_iopad/PACKAGEPIN:out       IO_PAD                      2353             17170   +INF  FALL       1
h_sync                                top                            0             17170   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

