<stg><name>Loop_realfft_be_buffer_proc3</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %din_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:1 %br_ln80 = br void

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
:0 %i_221 = phi i9 0, void %newFuncRoot, i9 %i, void, i9 0, void %.exitStub

]]></Node>
<StgValue><ssdm name="i_221"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %i = add i9 %i_221, i9 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:5 %din_V_read = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %din_V

]]></Node>
<StgValue><ssdm name="din_V_read"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="48">
<![CDATA[
:6 %trunc_ln145 = trunc i48 %din_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %trunc_ln145_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %din_V_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %i_221, i32 8, i32 1

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="8">
<![CDATA[
:9 %zext_ln86 = zext i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %descramble_buf_0_M_real_V_addr = getelementptr i16 %descramble_buf_0_M_real_V, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="descramble_buf_0_M_real_V_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %descramble_buf_1_M_real_V_addr_1 = getelementptr i16 %descramble_buf_1_M_real_V, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="descramble_buf_1_M_real_V_addr_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_221, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln86 = br i1 %tmp, void %branch0, void %branch1

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch0:0 %store_ln86 = store i16 %trunc_ln145, i8 %descramble_buf_0_M_real_V_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1:0 %store_ln86 = store i16 %trunc_ln145, i8 %descramble_buf_1_M_real_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %descramble_buf_0_M_imag_V_addr = getelementptr i16 %descramble_buf_0_M_imag_V, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="descramble_buf_0_M_imag_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %descramble_buf_1_M_imag_V_addr_1 = getelementptr i16 %descramble_buf_1_M_imag_V, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="descramble_buf_1_M_imag_V_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln86 = br i1 %tmp, void %branch4, void %branch5

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch4:0 %store_ln86 = store i16 %trunc_ln145_2, i8 %descramble_buf_0_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch5:0 %store_ln86 = store i16 %trunc_ln145_2, i8 %descramble_buf_1_M_imag_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %icmp_ln80 = icmp_eq  i9 %i_221, i9 511

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln80 = br i1 %icmp_ln80, void, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.exitStub:0 %return_ln0 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.exitStub:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="descramble_buf_0_M_imag_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="descramble_buf_0_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="descramble_buf_1_M_imag_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="descramble_buf_1_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="din_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="din_V"/></StgValue>
</port>
<port id="42" name="descramble_buf_0_M_real_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="descramble_buf_0_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="descramble_buf_1_M_real_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="descramble_buf_1_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="44" toId="3">
</dataflow>
<dataflow id="46" from="din_V" to="specinterface_ln0" fromId="41" toId="3">
</dataflow>
<dataflow id="48" from="empty" to="specinterface_ln0" fromId="47" toId="3">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="3">
</dataflow>
<dataflow id="51" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="3">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="52" toId="3">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="3">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="3">
</dataflow>
<dataflow id="58" from="empty_1" to="specinterface_ln0" fromId="57" toId="3">
</dataflow>
<dataflow id="59" from="empty_1" to="specinterface_ln0" fromId="57" toId="3">
</dataflow>
<dataflow id="60" from="empty_1" to="specinterface_ln0" fromId="57" toId="3">
</dataflow>
<dataflow id="61" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="3">
</dataflow>
<dataflow id="62" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="3">
</dataflow>
<dataflow id="63" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="3">
</dataflow>
<dataflow id="64" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="3">
</dataflow>
<dataflow id="65" from="empty_1" to="specinterface_ln0" fromId="57" toId="3">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="57" toId="3">
</dataflow>
<dataflow id="68" from="StgValue_67" to="i_221" fromId="67" toId="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="69" from="br_ln80" to="i_221" fromId="4" toId="5">
</dataflow>
<dataflow id="70" from="i" to="i_221" fromId="6" toId="5">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="71" from="br_ln80" to="i_221" fromId="31" toId="5">
<BackEdge/>
</dataflow>
<dataflow id="72" from="StgValue_67" to="i_221" fromId="67" toId="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="73" from="br_ln0" to="i_221" fromId="33" toId="5">
<BackEdge/>
</dataflow>
<dataflow id="74" from="i_221" to="i" fromId="5" toId="6">
</dataflow>
<dataflow id="76" from="StgValue_75" to="i" fromId="75" toId="6">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="77" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_79" to="empty" fromId="79" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_79" to="empty" fromId="79" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_79" to="empty" fromId="79" toId="7">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="83" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="89" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="90" from="empty_1" to="specpipeline_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="94" from="empty_7" to="specloopname_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="96" from="_ssdm_op_Read.axis.volatile.i48P128A" to="din_V_read" fromId="95" toId="10">
</dataflow>
<dataflow id="97" from="din_V" to="din_V_read" fromId="41" toId="10">
</dataflow>
<dataflow id="98" from="din_V_read" to="trunc_ln145" fromId="10" toId="11">
</dataflow>
<dataflow id="100" from="_ssdm_op_PartSelect.i16.i48.i32.i32" to="trunc_ln145_2" fromId="99" toId="12">
</dataflow>
<dataflow id="101" from="din_V_read" to="trunc_ln145_2" fromId="10" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_102" to="trunc_ln145_2" fromId="102" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_104" to="trunc_ln145_2" fromId="104" toId="12">
</dataflow>
<dataflow id="107" from="_ssdm_op_PartSelect.i8.i9.i32.i32" to="trunc_ln" fromId="106" toId="13">
</dataflow>
<dataflow id="108" from="i_221" to="trunc_ln" fromId="5" toId="13">
</dataflow>
<dataflow id="110" from="StgValue_109" to="trunc_ln" fromId="109" toId="13">
</dataflow>
<dataflow id="111" from="StgValue_49" to="trunc_ln" fromId="49" toId="13">
</dataflow>
<dataflow id="112" from="trunc_ln" to="zext_ln86" fromId="13" toId="14">
</dataflow>
<dataflow id="113" from="descramble_buf_0_M_real_V" to="descramble_buf_0_M_real_V_addr" fromId="42" toId="15">
</dataflow>
<dataflow id="115" from="StgValue_114" to="descramble_buf_0_M_real_V_addr" fromId="114" toId="15">
</dataflow>
<dataflow id="116" from="zext_ln86" to="descramble_buf_0_M_real_V_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="117" from="descramble_buf_1_M_real_V" to="descramble_buf_1_M_real_V_addr_1" fromId="43" toId="16">
</dataflow>
<dataflow id="118" from="StgValue_114" to="descramble_buf_1_M_real_V_addr_1" fromId="114" toId="16">
</dataflow>
<dataflow id="119" from="zext_ln86" to="descramble_buf_1_M_real_V_addr_1" fromId="14" toId="16">
</dataflow>
<dataflow id="121" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp" fromId="120" toId="17">
</dataflow>
<dataflow id="122" from="i_221" to="tmp" fromId="5" toId="17">
</dataflow>
<dataflow id="123" from="StgValue_54" to="tmp" fromId="54" toId="17">
</dataflow>
<dataflow id="124" from="tmp" to="br_ln86" fromId="17" toId="18">
</dataflow>
<dataflow id="125" from="trunc_ln145" to="store_ln86" fromId="11" toId="19">
</dataflow>
<dataflow id="126" from="descramble_buf_0_M_real_V_addr" to="store_ln86" fromId="15" toId="19">
</dataflow>
<dataflow id="127" from="trunc_ln145" to="store_ln86" fromId="11" toId="21">
</dataflow>
<dataflow id="128" from="descramble_buf_1_M_real_V_addr_1" to="store_ln86" fromId="16" toId="21">
</dataflow>
<dataflow id="129" from="descramble_buf_0_M_imag_V" to="descramble_buf_0_M_imag_V_addr" fromId="39" toId="23">
</dataflow>
<dataflow id="130" from="StgValue_114" to="descramble_buf_0_M_imag_V_addr" fromId="114" toId="23">
</dataflow>
<dataflow id="131" from="zext_ln86" to="descramble_buf_0_M_imag_V_addr" fromId="14" toId="23">
</dataflow>
<dataflow id="132" from="descramble_buf_1_M_imag_V" to="descramble_buf_1_M_imag_V_addr_1" fromId="40" toId="24">
</dataflow>
<dataflow id="133" from="StgValue_114" to="descramble_buf_1_M_imag_V_addr_1" fromId="114" toId="24">
</dataflow>
<dataflow id="134" from="zext_ln86" to="descramble_buf_1_M_imag_V_addr_1" fromId="14" toId="24">
</dataflow>
<dataflow id="135" from="tmp" to="br_ln86" fromId="17" toId="25">
</dataflow>
<dataflow id="136" from="trunc_ln145_2" to="store_ln86" fromId="12" toId="26">
</dataflow>
<dataflow id="137" from="descramble_buf_0_M_imag_V_addr" to="store_ln86" fromId="23" toId="26">
</dataflow>
<dataflow id="138" from="trunc_ln145_2" to="store_ln86" fromId="12" toId="28">
</dataflow>
<dataflow id="139" from="descramble_buf_1_M_imag_V_addr_1" to="store_ln86" fromId="24" toId="28">
</dataflow>
<dataflow id="140" from="i_221" to="icmp_ln80" fromId="5" toId="30">
</dataflow>
<dataflow id="142" from="StgValue_141" to="icmp_ln80" fromId="141" toId="30">
</dataflow>
<dataflow id="143" from="icmp_ln80" to="br_ln80" fromId="30" toId="31">
</dataflow>
<dataflow id="144" from="tmp" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="145" from="icmp_ln80" to="StgValue_2" fromId="30" toId="2">
</dataflow>
</dataflows>


</stg>
