Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : tv80s
Version: R-2020.09-SP3
Date   : Tue Sep 19 15:41:13 2023
****************************************


  Timing Path Group 'MY_CLK'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.04
  Critical Path Slack:           0.56
  Critical Path Clk Period:      1.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:         54
  Leaf Cell Count:               4059
  Buf/Inv Cell Count:             625
  Buf Cell Count:                   0
  Inv Cell Count:                 625
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3698
  Sequential Cell Count:          361
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1183.570793
  Noncombinational Area:   337.084796
  Buf/Inv Area:            110.999998
  Total Buffer Area:             0.00
  Total Inverter Area:         111.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1520.655589
  Design Area:            1520.655589


  Design Rules
  -----------------------------------
  Total Number of Nets:          4388
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: wappinger

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.16
  Logic Optimization:                  0.14
  Mapping Optimization:                3.17
  -----------------------------------------
  Overall Compile Time:                6.96
  Overall Compile Wall Clock Time:     6.83

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
