
read_from_flash_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002000  081002a0  081002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  081022a0  081022a0  000032a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08102334  08102334  00003334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810233c  0810233c  0000333c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08102340  08102340  00003340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000070  10000000  08102344  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000018c  10000070  081023b4  00004070  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  100001fc  081023b4  000041fc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00004070  2**0
                  CONTENTS, READONLY
 10 .debug_info   000067e9  00000000  00000000  000040a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001598  00000000  00000000  0000a889  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000740  00000000  00000000  0000be28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000054c  00000000  00000000  0000c568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038834  00000000  00000000  0000cab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000090c1  00000000  00000000  000452e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00171465  00000000  00000000  0004e3a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001bf80e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002334  00000000  00000000  001bf854  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006f  00000000  00000000  001c1b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	@ (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	@ (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	@ (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000070 	.word	0x10000070
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08102288 	.word	0x08102288

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	@ (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	@ (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	@ (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000074 	.word	0x10000074
 81002dc:	08102288 	.word	0x08102288

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100380:	b480      	push	{r7}
 8100382:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100384:	4b09      	ldr	r3, [pc, #36]	@ (81003ac <SystemInit+0x2c>)
 8100386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810038a:	4a08      	ldr	r2, [pc, #32]	@ (81003ac <SystemInit+0x2c>)
 810038c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8100390:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100394:	4b05      	ldr	r3, [pc, #20]	@ (81003ac <SystemInit+0x2c>)
 8100396:	691b      	ldr	r3, [r3, #16]
 8100398:	4a04      	ldr	r2, [pc, #16]	@ (81003ac <SystemInit+0x2c>)
 810039a:	f043 0310 	orr.w	r3, r3, #16
 810039e:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81003a0:	bf00      	nop
 81003a2:	46bd      	mov	sp, r7
 81003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81003a8:	4770      	bx	lr
 81003aa:	bf00      	nop
 81003ac:	e000ed00 	.word	0xe000ed00

081003b0 <BootCounter_Read>:
#define FLASH_USER_START_ADDR   0x080E0000UL  // choose safe flash page

uint32_t *flash_addr = (uint32_t *)FLASH_USER_START_ADDR;

uint32_t BootCounter_Read(void)
{
 81003b0:	b480      	push	{r7}
 81003b2:	af00      	add	r7, sp, #0


	// Check if memory is initialized (first boot)


	return *flash_addr;  // the stored counter
 81003b4:	4b03      	ldr	r3, [pc, #12]	@ (81003c4 <BootCounter_Read+0x14>)
 81003b6:	681b      	ldr	r3, [r3, #0]
 81003b8:	681b      	ldr	r3, [r3, #0]
}
 81003ba:	4618      	mov	r0, r3
 81003bc:	46bd      	mov	sp, r7
 81003be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81003c2:	4770      	bx	lr
 81003c4:	10000008 	.word	0x10000008

081003c8 <BootCounter_Write>:

HAL_StatusTypeDef BootCounter_Write(uint32_t count)
{
 81003c8:	b580      	push	{r7, lr}
 81003ca:	b08a      	sub	sp, #40	@ 0x28
 81003cc:	af00      	add	r7, sp, #0
 81003ce:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;

	// Unlock Flash
	HAL_FLASH_Unlock();
 81003d0:	f000 fbe0 	bl	8100b94 <HAL_FLASH_Unlock>

	// Erase sector before writing (for STM32H7)
	FLASH_EraseInitTypeDef eraseInit;
	uint32_t sectorError;

	eraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 81003d4:	2300      	movs	r3, #0
 81003d6:	613b      	str	r3, [r7, #16]
	eraseInit.Banks = FLASH_BANK_1;
 81003d8:	2301      	movs	r3, #1
 81003da:	617b      	str	r3, [r7, #20]
	eraseInit.Sector = FLASH_SECTOR_7;   // Adjust based on address
 81003dc:	2307      	movs	r3, #7
 81003de:	61bb      	str	r3, [r7, #24]
	eraseInit.NbSectors = 1;
 81003e0:	2301      	movs	r3, #1
 81003e2:	61fb      	str	r3, [r7, #28]
	eraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_4;
 81003e4:	2330      	movs	r3, #48	@ 0x30
 81003e6:	623b      	str	r3, [r7, #32]

	status = HAL_FLASHEx_Erase(&eraseInit, &sectorError);
 81003e8:	f107 020c 	add.w	r2, r7, #12
 81003ec:	f107 0310 	add.w	r3, r7, #16
 81003f0:	4611      	mov	r1, r2
 81003f2:	4618      	mov	r0, r3
 81003f4:	f000 fcce 	bl	8100d94 <HAL_FLASHEx_Erase>
 81003f8:	4603      	mov	r3, r0
 81003fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (status != HAL_OK)
 81003fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8100402:	2b00      	cmp	r3, #0
 8100404:	d004      	beq.n	8100410 <BootCounter_Write+0x48>
	{
		HAL_FLASH_Lock();
 8100406:	f000 fbff 	bl	8100c08 <HAL_FLASH_Lock>
		return status;
 810040a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810040e:	e00c      	b.n	810042a <BootCounter_Write+0x62>
	}

	// Write two 32-bit words: [key, counter]
	status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, FLASH_USER_START_ADDR, (uint32_t)&count);
 8100410:	1d3b      	adds	r3, r7, #4
 8100412:	461a      	mov	r2, r3
 8100414:	4907      	ldr	r1, [pc, #28]	@ (8100434 <BootCounter_Write+0x6c>)
 8100416:	2001      	movs	r0, #1
 8100418:	f000 fb2a 	bl	8100a70 <HAL_FLASH_Program>
 810041c:	4603      	mov	r3, r0
 810041e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	HAL_FLASH_Lock();
 8100422:	f000 fbf1 	bl	8100c08 <HAL_FLASH_Lock>
	return status;
 8100426:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 810042a:	4618      	mov	r0, r3
 810042c:	3728      	adds	r7, #40	@ 0x28
 810042e:	46bd      	mov	sp, r7
 8100430:	bd80      	pop	{r7, pc}
 8100432:	bf00      	nop
 8100434:	080e0000 	.word	0x080e0000

08100438 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8100438:	b580      	push	{r7, lr}
 810043a:	b082      	sub	sp, #8
 810043c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */


	/* MCU Configuration--------------------------------------------------------*/

	printf("Before init");
 810043e:	4812      	ldr	r0, [pc, #72]	@ (8100488 <main+0x50>)
 8100440:	f001 f858 	bl	81014f4 <iprintf>

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8100444:	f000 f958 	bl	81006f8 <HAL_Init>

	HAL_Delay(1000);
 8100448:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 810044c:	f000 fa08 	bl	8100860 <HAL_Delay>

	/* USER CODE END Init */

	/* USER CODE BEGIN SysInit */

	printf("After init");
 8100450:	480e      	ldr	r0, [pc, #56]	@ (810048c <main+0x54>)
 8100452:	f001 f84f 	bl	81014f4 <iprintf>


	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8100456:	f000 f81f 	bl	8100498 <MX_GPIO_Init>
	/* USER CODE BEGIN 2 */

	uint32_t bootCount = BootCounter_Read();
 810045a:	f7ff ffa9 	bl	81003b0 <BootCounter_Read>
 810045e:	6078      	str	r0, [r7, #4]
	bootCount++;
 8100460:	687b      	ldr	r3, [r7, #4]
 8100462:	3301      	adds	r3, #1
 8100464:	607b      	str	r3, [r7, #4]

	if (BootCounter_Write(bootCount) == HAL_OK)
 8100466:	6878      	ldr	r0, [r7, #4]
 8100468:	f7ff ffae 	bl	81003c8 <BootCounter_Write>
 810046c:	4603      	mov	r3, r0
 810046e:	2b00      	cmp	r3, #0
 8100470:	d104      	bne.n	810047c <main+0x44>
	{		printf("Boot count updated: %lu\r\n", bootCount);
 8100472:	6879      	ldr	r1, [r7, #4]
 8100474:	4806      	ldr	r0, [pc, #24]	@ (8100490 <main+0x58>)
 8100476:	f001 f83d 	bl	81014f4 <iprintf>
 810047a:	e003      	b.n	8100484 <main+0x4c>
	}
	else
	{
		printf("Error writing boot count\r\n");
 810047c:	4805      	ldr	r0, [pc, #20]	@ (8100494 <main+0x5c>)
 810047e:	f001 f8a1 	bl	81015c4 <puts>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8100482:	bf00      	nop
 8100484:	bf00      	nop
 8100486:	e7fd      	b.n	8100484 <main+0x4c>
 8100488:	081022a0 	.word	0x081022a0
 810048c:	081022ac 	.word	0x081022ac
 8100490:	081022b8 	.word	0x081022b8
 8100494:	081022d4 	.word	0x081022d4

08100498 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8100498:	b480      	push	{r7}
 810049a:	b083      	sub	sp, #12
 810049c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 810049e:	4b0a      	ldr	r3, [pc, #40]	@ (81004c8 <MX_GPIO_Init+0x30>)
 81004a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004a4:	4a08      	ldr	r2, [pc, #32]	@ (81004c8 <MX_GPIO_Init+0x30>)
 81004a6:	f043 0301 	orr.w	r3, r3, #1
 81004aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81004ae:	4b06      	ldr	r3, [pc, #24]	@ (81004c8 <MX_GPIO_Init+0x30>)
 81004b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004b4:	f003 0301 	and.w	r3, r3, #1
 81004b8:	607b      	str	r3, [r7, #4]
 81004ba:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 81004bc:	bf00      	nop
 81004be:	370c      	adds	r7, #12
 81004c0:	46bd      	mov	sp, r7
 81004c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81004c6:	4770      	bx	lr
 81004c8:	58024400 	.word	0x58024400

081004cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81004cc:	b480      	push	{r7}
 81004ce:	b083      	sub	sp, #12
 81004d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81004d2:	4b0a      	ldr	r3, [pc, #40]	@ (81004fc <HAL_MspInit+0x30>)
 81004d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81004d8:	4a08      	ldr	r2, [pc, #32]	@ (81004fc <HAL_MspInit+0x30>)
 81004da:	f043 0302 	orr.w	r3, r3, #2
 81004de:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 81004e2:	4b06      	ldr	r3, [pc, #24]	@ (81004fc <HAL_MspInit+0x30>)
 81004e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81004e8:	f003 0302 	and.w	r3, r3, #2
 81004ec:	607b      	str	r3, [r7, #4]
 81004ee:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81004f0:	bf00      	nop
 81004f2:	370c      	adds	r7, #12
 81004f4:	46bd      	mov	sp, r7
 81004f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81004fa:	4770      	bx	lr
 81004fc:	58024400 	.word	0x58024400

08100500 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100500:	b480      	push	{r7}
 8100502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8100504:	bf00      	nop
 8100506:	e7fd      	b.n	8100504 <NMI_Handler+0x4>

08100508 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100508:	b480      	push	{r7}
 810050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 810050c:	bf00      	nop
 810050e:	e7fd      	b.n	810050c <HardFault_Handler+0x4>

08100510 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100510:	b480      	push	{r7}
 8100512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100514:	bf00      	nop
 8100516:	e7fd      	b.n	8100514 <MemManage_Handler+0x4>

08100518 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100518:	b480      	push	{r7}
 810051a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 810051c:	bf00      	nop
 810051e:	e7fd      	b.n	810051c <BusFault_Handler+0x4>

08100520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100520:	b480      	push	{r7}
 8100522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100524:	bf00      	nop
 8100526:	e7fd      	b.n	8100524 <UsageFault_Handler+0x4>

08100528 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8100528:	b480      	push	{r7}
 810052a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 810052c:	bf00      	nop
 810052e:	46bd      	mov	sp, r7
 8100530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100534:	4770      	bx	lr

08100536 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100536:	b480      	push	{r7}
 8100538:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 810053a:	bf00      	nop
 810053c:	46bd      	mov	sp, r7
 810053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100542:	4770      	bx	lr

08100544 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8100544:	b480      	push	{r7}
 8100546:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8100548:	bf00      	nop
 810054a:	46bd      	mov	sp, r7
 810054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100550:	4770      	bx	lr

08100552 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100552:	b580      	push	{r7, lr}
 8100554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100556:	f000 f963 	bl	8100820 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 810055a:	bf00      	nop
 810055c:	bd80      	pop	{r7, pc}

0810055e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 810055e:	b580      	push	{r7, lr}
 8100560:	b086      	sub	sp, #24
 8100562:	af00      	add	r7, sp, #0
 8100564:	60f8      	str	r0, [r7, #12]
 8100566:	60b9      	str	r1, [r7, #8]
 8100568:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 810056a:	2300      	movs	r3, #0
 810056c:	617b      	str	r3, [r7, #20]
 810056e:	e00a      	b.n	8100586 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8100570:	f3af 8000 	nop.w
 8100574:	4601      	mov	r1, r0
 8100576:	68bb      	ldr	r3, [r7, #8]
 8100578:	1c5a      	adds	r2, r3, #1
 810057a:	60ba      	str	r2, [r7, #8]
 810057c:	b2ca      	uxtb	r2, r1
 810057e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8100580:	697b      	ldr	r3, [r7, #20]
 8100582:	3301      	adds	r3, #1
 8100584:	617b      	str	r3, [r7, #20]
 8100586:	697a      	ldr	r2, [r7, #20]
 8100588:	687b      	ldr	r3, [r7, #4]
 810058a:	429a      	cmp	r2, r3
 810058c:	dbf0      	blt.n	8100570 <_read+0x12>
  }

  return len;
 810058e:	687b      	ldr	r3, [r7, #4]
}
 8100590:	4618      	mov	r0, r3
 8100592:	3718      	adds	r7, #24
 8100594:	46bd      	mov	sp, r7
 8100596:	bd80      	pop	{r7, pc}

08100598 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8100598:	b580      	push	{r7, lr}
 810059a:	b086      	sub	sp, #24
 810059c:	af00      	add	r7, sp, #0
 810059e:	60f8      	str	r0, [r7, #12]
 81005a0:	60b9      	str	r1, [r7, #8]
 81005a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 81005a4:	2300      	movs	r3, #0
 81005a6:	617b      	str	r3, [r7, #20]
 81005a8:	e009      	b.n	81005be <_write+0x26>
  {
    __io_putchar(*ptr++);
 81005aa:	68bb      	ldr	r3, [r7, #8]
 81005ac:	1c5a      	adds	r2, r3, #1
 81005ae:	60ba      	str	r2, [r7, #8]
 81005b0:	781b      	ldrb	r3, [r3, #0]
 81005b2:	4618      	mov	r0, r3
 81005b4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 81005b8:	697b      	ldr	r3, [r7, #20]
 81005ba:	3301      	adds	r3, #1
 81005bc:	617b      	str	r3, [r7, #20]
 81005be:	697a      	ldr	r2, [r7, #20]
 81005c0:	687b      	ldr	r3, [r7, #4]
 81005c2:	429a      	cmp	r2, r3
 81005c4:	dbf1      	blt.n	81005aa <_write+0x12>
  }
  return len;
 81005c6:	687b      	ldr	r3, [r7, #4]
}
 81005c8:	4618      	mov	r0, r3
 81005ca:	3718      	adds	r7, #24
 81005cc:	46bd      	mov	sp, r7
 81005ce:	bd80      	pop	{r7, pc}

081005d0 <_close>:

int _close(int file)
{
 81005d0:	b480      	push	{r7}
 81005d2:	b083      	sub	sp, #12
 81005d4:	af00      	add	r7, sp, #0
 81005d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 81005d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 81005dc:	4618      	mov	r0, r3
 81005de:	370c      	adds	r7, #12
 81005e0:	46bd      	mov	sp, r7
 81005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81005e6:	4770      	bx	lr

081005e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 81005e8:	b480      	push	{r7}
 81005ea:	b083      	sub	sp, #12
 81005ec:	af00      	add	r7, sp, #0
 81005ee:	6078      	str	r0, [r7, #4]
 81005f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 81005f2:	683b      	ldr	r3, [r7, #0]
 81005f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 81005f8:	605a      	str	r2, [r3, #4]
  return 0;
 81005fa:	2300      	movs	r3, #0
}
 81005fc:	4618      	mov	r0, r3
 81005fe:	370c      	adds	r7, #12
 8100600:	46bd      	mov	sp, r7
 8100602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100606:	4770      	bx	lr

08100608 <_isatty>:

int _isatty(int file)
{
 8100608:	b480      	push	{r7}
 810060a:	b083      	sub	sp, #12
 810060c:	af00      	add	r7, sp, #0
 810060e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8100610:	2301      	movs	r3, #1
}
 8100612:	4618      	mov	r0, r3
 8100614:	370c      	adds	r7, #12
 8100616:	46bd      	mov	sp, r7
 8100618:	f85d 7b04 	ldr.w	r7, [sp], #4
 810061c:	4770      	bx	lr

0810061e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 810061e:	b480      	push	{r7}
 8100620:	b085      	sub	sp, #20
 8100622:	af00      	add	r7, sp, #0
 8100624:	60f8      	str	r0, [r7, #12]
 8100626:	60b9      	str	r1, [r7, #8]
 8100628:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 810062a:	2300      	movs	r3, #0
}
 810062c:	4618      	mov	r0, r3
 810062e:	3714      	adds	r7, #20
 8100630:	46bd      	mov	sp, r7
 8100632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100636:	4770      	bx	lr

08100638 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8100638:	b580      	push	{r7, lr}
 810063a:	b086      	sub	sp, #24
 810063c:	af00      	add	r7, sp, #0
 810063e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8100640:	4a14      	ldr	r2, [pc, #80]	@ (8100694 <_sbrk+0x5c>)
 8100642:	4b15      	ldr	r3, [pc, #84]	@ (8100698 <_sbrk+0x60>)
 8100644:	1ad3      	subs	r3, r2, r3
 8100646:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8100648:	697b      	ldr	r3, [r7, #20]
 810064a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 810064c:	4b13      	ldr	r3, [pc, #76]	@ (810069c <_sbrk+0x64>)
 810064e:	681b      	ldr	r3, [r3, #0]
 8100650:	2b00      	cmp	r3, #0
 8100652:	d102      	bne.n	810065a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8100654:	4b11      	ldr	r3, [pc, #68]	@ (810069c <_sbrk+0x64>)
 8100656:	4a12      	ldr	r2, [pc, #72]	@ (81006a0 <_sbrk+0x68>)
 8100658:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 810065a:	4b10      	ldr	r3, [pc, #64]	@ (810069c <_sbrk+0x64>)
 810065c:	681a      	ldr	r2, [r3, #0]
 810065e:	687b      	ldr	r3, [r7, #4]
 8100660:	4413      	add	r3, r2
 8100662:	693a      	ldr	r2, [r7, #16]
 8100664:	429a      	cmp	r2, r3
 8100666:	d207      	bcs.n	8100678 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8100668:	f001 f8da 	bl	8101820 <__errno>
 810066c:	4603      	mov	r3, r0
 810066e:	220c      	movs	r2, #12
 8100670:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8100672:	f04f 33ff 	mov.w	r3, #4294967295
 8100676:	e009      	b.n	810068c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8100678:	4b08      	ldr	r3, [pc, #32]	@ (810069c <_sbrk+0x64>)
 810067a:	681b      	ldr	r3, [r3, #0]
 810067c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 810067e:	4b07      	ldr	r3, [pc, #28]	@ (810069c <_sbrk+0x64>)
 8100680:	681a      	ldr	r2, [r3, #0]
 8100682:	687b      	ldr	r3, [r7, #4]
 8100684:	4413      	add	r3, r2
 8100686:	4a05      	ldr	r2, [pc, #20]	@ (810069c <_sbrk+0x64>)
 8100688:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 810068a:	68fb      	ldr	r3, [r7, #12]
}
 810068c:	4618      	mov	r0, r3
 810068e:	3718      	adds	r7, #24
 8100690:	46bd      	mov	sp, r7
 8100692:	bd80      	pop	{r7, pc}
 8100694:	10048000 	.word	0x10048000
 8100698:	00000400 	.word	0x00000400
 810069c:	1000008c 	.word	0x1000008c
 81006a0:	10000200 	.word	0x10000200

081006a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 81006a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 81006dc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */

#i  bl  ExitRun0Mode
/* Call the clock system initialization function.*/
  bl  SystemInit
 81006a8:	f7ff fe6a 	bl	8100380 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81006ac:	480c      	ldr	r0, [pc, #48]	@ (81006e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81006ae:	490d      	ldr	r1, [pc, #52]	@ (81006e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81006b0:	4a0d      	ldr	r2, [pc, #52]	@ (81006e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 81006b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 81006b4:	e002      	b.n	81006bc <LoopCopyDataInit>

081006b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 81006b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 81006b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 81006ba:	3304      	adds	r3, #4

081006bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 81006bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 81006be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81006c0:	d3f9      	bcc.n	81006b6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81006c2:	4a0a      	ldr	r2, [pc, #40]	@ (81006ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81006c4:	4c0a      	ldr	r4, [pc, #40]	@ (81006f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 81006c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 81006c8:	e001      	b.n	81006ce <LoopFillZerobss>

081006ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81006ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81006cc:	3204      	adds	r2, #4

081006ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81006ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81006d0:	d3fb      	bcc.n	81006ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81006d2:	f001 f8ab 	bl	810182c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81006d6:	f7ff feaf 	bl	8100438 <main>
  bx  lr
 81006da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81006dc:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81006e0:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81006e4:	10000070 	.word	0x10000070
  ldr r2, =_sidata
 81006e8:	08102344 	.word	0x08102344
  ldr r2, =_sbss
 81006ec:	10000070 	.word	0x10000070
  ldr r4, =_ebss
 81006f0:	100001fc 	.word	0x100001fc

081006f4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81006f4:	e7fe      	b.n	81006f4 <ADC3_IRQHandler>
	...

081006f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81006f8:	b580      	push	{r7, lr}
 81006fa:	b082      	sub	sp, #8
 81006fc:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81006fe:	4b28      	ldr	r3, [pc, #160]	@ (81007a0 <HAL_Init+0xa8>)
 8100700:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100704:	4a26      	ldr	r2, [pc, #152]	@ (81007a0 <HAL_Init+0xa8>)
 8100706:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 810070a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 810070e:	4b24      	ldr	r3, [pc, #144]	@ (81007a0 <HAL_Init+0xa8>)
 8100710:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100714:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8100718:	603b      	str	r3, [r7, #0]
 810071a:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 810071c:	4b21      	ldr	r3, [pc, #132]	@ (81007a4 <HAL_Init+0xac>)
 810071e:	681b      	ldr	r3, [r3, #0]
 8100720:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8100724:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8100728:	4a1e      	ldr	r2, [pc, #120]	@ (81007a4 <HAL_Init+0xac>)
 810072a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 810072e:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8100730:	4b1c      	ldr	r3, [pc, #112]	@ (81007a4 <HAL_Init+0xac>)
 8100732:	681b      	ldr	r3, [r3, #0]
 8100734:	4a1b      	ldr	r2, [pc, #108]	@ (81007a4 <HAL_Init+0xac>)
 8100736:	f043 0301 	orr.w	r3, r3, #1
 810073a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 810073c:	2003      	movs	r0, #3
 810073e:	f000 f965 	bl	8100a0c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8100742:	f000 fc9b 	bl	810107c <HAL_RCC_GetSysClockFreq>
 8100746:	4602      	mov	r2, r0
 8100748:	4b15      	ldr	r3, [pc, #84]	@ (81007a0 <HAL_Init+0xa8>)
 810074a:	699b      	ldr	r3, [r3, #24]
 810074c:	0a1b      	lsrs	r3, r3, #8
 810074e:	f003 030f 	and.w	r3, r3, #15
 8100752:	4915      	ldr	r1, [pc, #84]	@ (81007a8 <HAL_Init+0xb0>)
 8100754:	5ccb      	ldrb	r3, [r1, r3]
 8100756:	f003 031f 	and.w	r3, r3, #31
 810075a:	fa22 f303 	lsr.w	r3, r2, r3
 810075e:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100760:	4b0f      	ldr	r3, [pc, #60]	@ (81007a0 <HAL_Init+0xa8>)
 8100762:	699b      	ldr	r3, [r3, #24]
 8100764:	f003 030f 	and.w	r3, r3, #15
 8100768:	4a0f      	ldr	r2, [pc, #60]	@ (81007a8 <HAL_Init+0xb0>)
 810076a:	5cd3      	ldrb	r3, [r2, r3]
 810076c:	f003 031f 	and.w	r3, r3, #31
 8100770:	687a      	ldr	r2, [r7, #4]
 8100772:	fa22 f303 	lsr.w	r3, r2, r3
 8100776:	4a0d      	ldr	r2, [pc, #52]	@ (81007ac <HAL_Init+0xb4>)
 8100778:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810077a:	4b0c      	ldr	r3, [pc, #48]	@ (81007ac <HAL_Init+0xb4>)
 810077c:	681b      	ldr	r3, [r3, #0]
 810077e:	4a0c      	ldr	r2, [pc, #48]	@ (81007b0 <HAL_Init+0xb8>)
 8100780:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100782:	200f      	movs	r0, #15
 8100784:	f000 f816 	bl	81007b4 <HAL_InitTick>
 8100788:	4603      	mov	r3, r0
 810078a:	2b00      	cmp	r3, #0
 810078c:	d001      	beq.n	8100792 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810078e:	2301      	movs	r3, #1
 8100790:	e002      	b.n	8100798 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100792:	f7ff fe9b 	bl	81004cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100796:	2300      	movs	r3, #0
}
 8100798:	4618      	mov	r0, r3
 810079a:	3708      	adds	r7, #8
 810079c:	46bd      	mov	sp, r7
 810079e:	bd80      	pop	{r7, pc}
 81007a0:	58024400 	.word	0x58024400
 81007a4:	40024400 	.word	0x40024400
 81007a8:	081022f0 	.word	0x081022f0
 81007ac:	10000004 	.word	0x10000004
 81007b0:	10000000 	.word	0x10000000

081007b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81007b4:	b580      	push	{r7, lr}
 81007b6:	b082      	sub	sp, #8
 81007b8:	af00      	add	r7, sp, #0
 81007ba:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81007bc:	4b15      	ldr	r3, [pc, #84]	@ (8100814 <HAL_InitTick+0x60>)
 81007be:	781b      	ldrb	r3, [r3, #0]
 81007c0:	2b00      	cmp	r3, #0
 81007c2:	d101      	bne.n	81007c8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81007c4:	2301      	movs	r3, #1
 81007c6:	e021      	b.n	810080c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81007c8:	4b13      	ldr	r3, [pc, #76]	@ (8100818 <HAL_InitTick+0x64>)
 81007ca:	681a      	ldr	r2, [r3, #0]
 81007cc:	4b11      	ldr	r3, [pc, #68]	@ (8100814 <HAL_InitTick+0x60>)
 81007ce:	781b      	ldrb	r3, [r3, #0]
 81007d0:	4619      	mov	r1, r3
 81007d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 81007d6:	fbb3 f3f1 	udiv	r3, r3, r1
 81007da:	fbb2 f3f3 	udiv	r3, r2, r3
 81007de:	4618      	mov	r0, r3
 81007e0:	f000 f939 	bl	8100a56 <HAL_SYSTICK_Config>
 81007e4:	4603      	mov	r3, r0
 81007e6:	2b00      	cmp	r3, #0
 81007e8:	d001      	beq.n	81007ee <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81007ea:	2301      	movs	r3, #1
 81007ec:	e00e      	b.n	810080c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81007ee:	687b      	ldr	r3, [r7, #4]
 81007f0:	2b0f      	cmp	r3, #15
 81007f2:	d80a      	bhi.n	810080a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81007f4:	2200      	movs	r2, #0
 81007f6:	6879      	ldr	r1, [r7, #4]
 81007f8:	f04f 30ff 	mov.w	r0, #4294967295
 81007fc:	f000 f911 	bl	8100a22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8100800:	4a06      	ldr	r2, [pc, #24]	@ (810081c <HAL_InitTick+0x68>)
 8100802:	687b      	ldr	r3, [r7, #4]
 8100804:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8100806:	2300      	movs	r3, #0
 8100808:	e000      	b.n	810080c <HAL_InitTick+0x58>
    return HAL_ERROR;
 810080a:	2301      	movs	r3, #1
}
 810080c:	4618      	mov	r0, r3
 810080e:	3708      	adds	r7, #8
 8100810:	46bd      	mov	sp, r7
 8100812:	bd80      	pop	{r7, pc}
 8100814:	10000010 	.word	0x10000010
 8100818:	10000000 	.word	0x10000000
 810081c:	1000000c 	.word	0x1000000c

08100820 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100820:	b480      	push	{r7}
 8100822:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100824:	4b06      	ldr	r3, [pc, #24]	@ (8100840 <HAL_IncTick+0x20>)
 8100826:	781b      	ldrb	r3, [r3, #0]
 8100828:	461a      	mov	r2, r3
 810082a:	4b06      	ldr	r3, [pc, #24]	@ (8100844 <HAL_IncTick+0x24>)
 810082c:	681b      	ldr	r3, [r3, #0]
 810082e:	4413      	add	r3, r2
 8100830:	4a04      	ldr	r2, [pc, #16]	@ (8100844 <HAL_IncTick+0x24>)
 8100832:	6013      	str	r3, [r2, #0]
}
 8100834:	bf00      	nop
 8100836:	46bd      	mov	sp, r7
 8100838:	f85d 7b04 	ldr.w	r7, [sp], #4
 810083c:	4770      	bx	lr
 810083e:	bf00      	nop
 8100840:	10000010 	.word	0x10000010
 8100844:	10000090 	.word	0x10000090

08100848 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8100848:	b480      	push	{r7}
 810084a:	af00      	add	r7, sp, #0
  return uwTick;
 810084c:	4b03      	ldr	r3, [pc, #12]	@ (810085c <HAL_GetTick+0x14>)
 810084e:	681b      	ldr	r3, [r3, #0]
}
 8100850:	4618      	mov	r0, r3
 8100852:	46bd      	mov	sp, r7
 8100854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100858:	4770      	bx	lr
 810085a:	bf00      	nop
 810085c:	10000090 	.word	0x10000090

08100860 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8100860:	b580      	push	{r7, lr}
 8100862:	b084      	sub	sp, #16
 8100864:	af00      	add	r7, sp, #0
 8100866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8100868:	f7ff ffee 	bl	8100848 <HAL_GetTick>
 810086c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 810086e:	687b      	ldr	r3, [r7, #4]
 8100870:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8100872:	68fb      	ldr	r3, [r7, #12]
 8100874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8100878:	d005      	beq.n	8100886 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 810087a:	4b0a      	ldr	r3, [pc, #40]	@ (81008a4 <HAL_Delay+0x44>)
 810087c:	781b      	ldrb	r3, [r3, #0]
 810087e:	461a      	mov	r2, r3
 8100880:	68fb      	ldr	r3, [r7, #12]
 8100882:	4413      	add	r3, r2
 8100884:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8100886:	bf00      	nop
 8100888:	f7ff ffde 	bl	8100848 <HAL_GetTick>
 810088c:	4602      	mov	r2, r0
 810088e:	68bb      	ldr	r3, [r7, #8]
 8100890:	1ad3      	subs	r3, r2, r3
 8100892:	68fa      	ldr	r2, [r7, #12]
 8100894:	429a      	cmp	r2, r3
 8100896:	d8f7      	bhi.n	8100888 <HAL_Delay+0x28>
  {
  }
}
 8100898:	bf00      	nop
 810089a:	bf00      	nop
 810089c:	3710      	adds	r7, #16
 810089e:	46bd      	mov	sp, r7
 81008a0:	bd80      	pop	{r7, pc}
 81008a2:	bf00      	nop
 81008a4:	10000010 	.word	0x10000010

081008a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81008a8:	b480      	push	{r7}
 81008aa:	b085      	sub	sp, #20
 81008ac:	af00      	add	r7, sp, #0
 81008ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81008b0:	687b      	ldr	r3, [r7, #4]
 81008b2:	f003 0307 	and.w	r3, r3, #7
 81008b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81008b8:	4b0c      	ldr	r3, [pc, #48]	@ (81008ec <__NVIC_SetPriorityGrouping+0x44>)
 81008ba:	68db      	ldr	r3, [r3, #12]
 81008bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81008be:	68ba      	ldr	r2, [r7, #8]
 81008c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 81008c4:	4013      	ands	r3, r2
 81008c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81008c8:	68fb      	ldr	r3, [r7, #12]
 81008ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81008cc:	68bb      	ldr	r3, [r7, #8]
 81008ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81008d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 81008d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81008d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81008da:	4a04      	ldr	r2, [pc, #16]	@ (81008ec <__NVIC_SetPriorityGrouping+0x44>)
 81008dc:	68bb      	ldr	r3, [r7, #8]
 81008de:	60d3      	str	r3, [r2, #12]
}
 81008e0:	bf00      	nop
 81008e2:	3714      	adds	r7, #20
 81008e4:	46bd      	mov	sp, r7
 81008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008ea:	4770      	bx	lr
 81008ec:	e000ed00 	.word	0xe000ed00

081008f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81008f0:	b480      	push	{r7}
 81008f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81008f4:	4b04      	ldr	r3, [pc, #16]	@ (8100908 <__NVIC_GetPriorityGrouping+0x18>)
 81008f6:	68db      	ldr	r3, [r3, #12]
 81008f8:	0a1b      	lsrs	r3, r3, #8
 81008fa:	f003 0307 	and.w	r3, r3, #7
}
 81008fe:	4618      	mov	r0, r3
 8100900:	46bd      	mov	sp, r7
 8100902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100906:	4770      	bx	lr
 8100908:	e000ed00 	.word	0xe000ed00

0810090c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 810090c:	b480      	push	{r7}
 810090e:	b083      	sub	sp, #12
 8100910:	af00      	add	r7, sp, #0
 8100912:	4603      	mov	r3, r0
 8100914:	6039      	str	r1, [r7, #0]
 8100916:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100918:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810091c:	2b00      	cmp	r3, #0
 810091e:	db0a      	blt.n	8100936 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100920:	683b      	ldr	r3, [r7, #0]
 8100922:	b2da      	uxtb	r2, r3
 8100924:	490c      	ldr	r1, [pc, #48]	@ (8100958 <__NVIC_SetPriority+0x4c>)
 8100926:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810092a:	0112      	lsls	r2, r2, #4
 810092c:	b2d2      	uxtb	r2, r2
 810092e:	440b      	add	r3, r1
 8100930:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8100934:	e00a      	b.n	810094c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100936:	683b      	ldr	r3, [r7, #0]
 8100938:	b2da      	uxtb	r2, r3
 810093a:	4908      	ldr	r1, [pc, #32]	@ (810095c <__NVIC_SetPriority+0x50>)
 810093c:	88fb      	ldrh	r3, [r7, #6]
 810093e:	f003 030f 	and.w	r3, r3, #15
 8100942:	3b04      	subs	r3, #4
 8100944:	0112      	lsls	r2, r2, #4
 8100946:	b2d2      	uxtb	r2, r2
 8100948:	440b      	add	r3, r1
 810094a:	761a      	strb	r2, [r3, #24]
}
 810094c:	bf00      	nop
 810094e:	370c      	adds	r7, #12
 8100950:	46bd      	mov	sp, r7
 8100952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100956:	4770      	bx	lr
 8100958:	e000e100 	.word	0xe000e100
 810095c:	e000ed00 	.word	0xe000ed00

08100960 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100960:	b480      	push	{r7}
 8100962:	b089      	sub	sp, #36	@ 0x24
 8100964:	af00      	add	r7, sp, #0
 8100966:	60f8      	str	r0, [r7, #12]
 8100968:	60b9      	str	r1, [r7, #8]
 810096a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 810096c:	68fb      	ldr	r3, [r7, #12]
 810096e:	f003 0307 	and.w	r3, r3, #7
 8100972:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8100974:	69fb      	ldr	r3, [r7, #28]
 8100976:	f1c3 0307 	rsb	r3, r3, #7
 810097a:	2b04      	cmp	r3, #4
 810097c:	bf28      	it	cs
 810097e:	2304      	movcs	r3, #4
 8100980:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8100982:	69fb      	ldr	r3, [r7, #28]
 8100984:	3304      	adds	r3, #4
 8100986:	2b06      	cmp	r3, #6
 8100988:	d902      	bls.n	8100990 <NVIC_EncodePriority+0x30>
 810098a:	69fb      	ldr	r3, [r7, #28]
 810098c:	3b03      	subs	r3, #3
 810098e:	e000      	b.n	8100992 <NVIC_EncodePriority+0x32>
 8100990:	2300      	movs	r3, #0
 8100992:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100994:	f04f 32ff 	mov.w	r2, #4294967295
 8100998:	69bb      	ldr	r3, [r7, #24]
 810099a:	fa02 f303 	lsl.w	r3, r2, r3
 810099e:	43da      	mvns	r2, r3
 81009a0:	68bb      	ldr	r3, [r7, #8]
 81009a2:	401a      	ands	r2, r3
 81009a4:	697b      	ldr	r3, [r7, #20]
 81009a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81009a8:	f04f 31ff 	mov.w	r1, #4294967295
 81009ac:	697b      	ldr	r3, [r7, #20]
 81009ae:	fa01 f303 	lsl.w	r3, r1, r3
 81009b2:	43d9      	mvns	r1, r3
 81009b4:	687b      	ldr	r3, [r7, #4]
 81009b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81009b8:	4313      	orrs	r3, r2
         );
}
 81009ba:	4618      	mov	r0, r3
 81009bc:	3724      	adds	r7, #36	@ 0x24
 81009be:	46bd      	mov	sp, r7
 81009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81009c4:	4770      	bx	lr
	...

081009c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81009c8:	b580      	push	{r7, lr}
 81009ca:	b082      	sub	sp, #8
 81009cc:	af00      	add	r7, sp, #0
 81009ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81009d0:	687b      	ldr	r3, [r7, #4]
 81009d2:	3b01      	subs	r3, #1
 81009d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81009d8:	d301      	bcc.n	81009de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81009da:	2301      	movs	r3, #1
 81009dc:	e00f      	b.n	81009fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81009de:	4a0a      	ldr	r2, [pc, #40]	@ (8100a08 <SysTick_Config+0x40>)
 81009e0:	687b      	ldr	r3, [r7, #4]
 81009e2:	3b01      	subs	r3, #1
 81009e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81009e6:	210f      	movs	r1, #15
 81009e8:	f04f 30ff 	mov.w	r0, #4294967295
 81009ec:	f7ff ff8e 	bl	810090c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81009f0:	4b05      	ldr	r3, [pc, #20]	@ (8100a08 <SysTick_Config+0x40>)
 81009f2:	2200      	movs	r2, #0
 81009f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81009f6:	4b04      	ldr	r3, [pc, #16]	@ (8100a08 <SysTick_Config+0x40>)
 81009f8:	2207      	movs	r2, #7
 81009fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 81009fc:	2300      	movs	r3, #0
}
 81009fe:	4618      	mov	r0, r3
 8100a00:	3708      	adds	r7, #8
 8100a02:	46bd      	mov	sp, r7
 8100a04:	bd80      	pop	{r7, pc}
 8100a06:	bf00      	nop
 8100a08:	e000e010 	.word	0xe000e010

08100a0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100a0c:	b580      	push	{r7, lr}
 8100a0e:	b082      	sub	sp, #8
 8100a10:	af00      	add	r7, sp, #0
 8100a12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8100a14:	6878      	ldr	r0, [r7, #4]
 8100a16:	f7ff ff47 	bl	81008a8 <__NVIC_SetPriorityGrouping>
}
 8100a1a:	bf00      	nop
 8100a1c:	3708      	adds	r7, #8
 8100a1e:	46bd      	mov	sp, r7
 8100a20:	bd80      	pop	{r7, pc}

08100a22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100a22:	b580      	push	{r7, lr}
 8100a24:	b086      	sub	sp, #24
 8100a26:	af00      	add	r7, sp, #0
 8100a28:	4603      	mov	r3, r0
 8100a2a:	60b9      	str	r1, [r7, #8]
 8100a2c:	607a      	str	r2, [r7, #4]
 8100a2e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8100a30:	f7ff ff5e 	bl	81008f0 <__NVIC_GetPriorityGrouping>
 8100a34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8100a36:	687a      	ldr	r2, [r7, #4]
 8100a38:	68b9      	ldr	r1, [r7, #8]
 8100a3a:	6978      	ldr	r0, [r7, #20]
 8100a3c:	f7ff ff90 	bl	8100960 <NVIC_EncodePriority>
 8100a40:	4602      	mov	r2, r0
 8100a42:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8100a46:	4611      	mov	r1, r2
 8100a48:	4618      	mov	r0, r3
 8100a4a:	f7ff ff5f 	bl	810090c <__NVIC_SetPriority>
}
 8100a4e:	bf00      	nop
 8100a50:	3718      	adds	r7, #24
 8100a52:	46bd      	mov	sp, r7
 8100a54:	bd80      	pop	{r7, pc}

08100a56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8100a56:	b580      	push	{r7, lr}
 8100a58:	b082      	sub	sp, #8
 8100a5a:	af00      	add	r7, sp, #0
 8100a5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8100a5e:	6878      	ldr	r0, [r7, #4]
 8100a60:	f7ff ffb2 	bl	81009c8 <SysTick_Config>
 8100a64:	4603      	mov	r3, r0
}
 8100a66:	4618      	mov	r0, r3
 8100a68:	3708      	adds	r7, #8
 8100a6a:	46bd      	mov	sp, r7
 8100a6c:	bd80      	pop	{r7, pc}
	...

08100a70 <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 8100a70:	b580      	push	{r7, lr}
 8100a72:	b08a      	sub	sp, #40	@ 0x28
 8100a74:	af00      	add	r7, sp, #0
 8100a76:	60f8      	str	r0, [r7, #12]
 8100a78:	60b9      	str	r1, [r7, #8]
 8100a7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t *dest_addr = (__IO uint32_t *)FlashAddress;
 8100a7c:	68bb      	ldr	r3, [r7, #8]
 8100a7e:	623b      	str	r3, [r7, #32]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8100a80:	687b      	ldr	r3, [r7, #4]
 8100a82:	61fb      	str	r3, [r7, #28]
  uint32_t bank;
  uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD;
 8100a84:	2308      	movs	r3, #8
 8100a86:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(FlashAddress));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8100a88:	4b40      	ldr	r3, [pc, #256]	@ (8100b8c <HAL_FLASH_Program+0x11c>)
 8100a8a:	7d1b      	ldrb	r3, [r3, #20]
 8100a8c:	2b01      	cmp	r3, #1
 8100a8e:	d101      	bne.n	8100a94 <HAL_FLASH_Program+0x24>
 8100a90:	2302      	movs	r3, #2
 8100a92:	e076      	b.n	8100b82 <HAL_FLASH_Program+0x112>
 8100a94:	4b3d      	ldr	r3, [pc, #244]	@ (8100b8c <HAL_FLASH_Program+0x11c>)
 8100a96:	2201      	movs	r2, #1
 8100a98:	751a      	strb	r2, [r3, #20]

#if defined (FLASH_OPTCR_PG_OTP)
  if((IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) || (IS_FLASH_PROGRAM_ADDRESS_OTP(FlashAddress)))
#else
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 8100a9a:	68bb      	ldr	r3, [r7, #8]
 8100a9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8100aa0:	d306      	bcc.n	8100ab0 <HAL_FLASH_Program+0x40>
 8100aa2:	68bb      	ldr	r3, [r7, #8]
 8100aa4:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8100aa8:	d202      	bcs.n	8100ab0 <HAL_FLASH_Program+0x40>
#endif /* FLASH_OPTCR_PG_OTP */
  {
    bank = FLASH_BANK_1;
 8100aaa:	2301      	movs	r3, #1
 8100aac:	61bb      	str	r3, [r7, #24]
    /* Prevent unused argument(s) compilation warning */
    UNUSED(TypeProgram);
 8100aae:	e00c      	b.n	8100aca <HAL_FLASH_Program+0x5a>
  }
#if defined (DUAL_BANK)
  else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress))
 8100ab0:	68bb      	ldr	r3, [r7, #8]
 8100ab2:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8100ab6:	d306      	bcc.n	8100ac6 <HAL_FLASH_Program+0x56>
 8100ab8:	68bb      	ldr	r3, [r7, #8]
 8100aba:	f1b3 6f02 	cmp.w	r3, #136314880	@ 0x8200000
 8100abe:	d202      	bcs.n	8100ac6 <HAL_FLASH_Program+0x56>
  {
    bank = FLASH_BANK_2;
 8100ac0:	2302      	movs	r3, #2
 8100ac2:	61bb      	str	r3, [r7, #24]
 8100ac4:	e001      	b.n	8100aca <HAL_FLASH_Program+0x5a>
  }
#endif /* DUAL_BANK */
  else
  {
    return HAL_ERROR;
 8100ac6:	2301      	movs	r3, #1
 8100ac8:	e05b      	b.n	8100b82 <HAL_FLASH_Program+0x112>
  }

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8100aca:	4b30      	ldr	r3, [pc, #192]	@ (8100b8c <HAL_FLASH_Program+0x11c>)
 8100acc:	2200      	movs	r2, #0
 8100ace:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8100ad0:	69b9      	ldr	r1, [r7, #24]
 8100ad2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8100ad6:	f000 f8c1 	bl	8100c5c <FLASH_WaitForLastOperation>
 8100ada:	4603      	mov	r3, r0
 8100adc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if(status == HAL_OK)
 8100ae0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8100ae4:	2b00      	cmp	r3, #0
 8100ae6:	d147      	bne.n	8100b78 <HAL_FLASH_Program+0x108>
  {
#if defined (DUAL_BANK)
    if(bank == FLASH_BANK_1)
 8100ae8:	69bb      	ldr	r3, [r7, #24]
 8100aea:	2b01      	cmp	r3, #1
 8100aec:	d106      	bne.n	8100afc <HAL_FLASH_Program+0x8c>
      }
      else
#endif /* FLASH_OPTCR_PG_OTP */
      {
        /* Set PG bit */
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 8100aee:	4b28      	ldr	r3, [pc, #160]	@ (8100b90 <HAL_FLASH_Program+0x120>)
 8100af0:	68db      	ldr	r3, [r3, #12]
 8100af2:	4a27      	ldr	r2, [pc, #156]	@ (8100b90 <HAL_FLASH_Program+0x120>)
 8100af4:	f043 0302 	orr.w	r3, r3, #2
 8100af8:	60d3      	str	r3, [r2, #12]
 8100afa:	e007      	b.n	8100b0c <HAL_FLASH_Program+0x9c>
      }
    }
    else
    {
      /* Set PG bit */
      SET_BIT(FLASH->CR2, FLASH_CR_PG);
 8100afc:	4b24      	ldr	r3, [pc, #144]	@ (8100b90 <HAL_FLASH_Program+0x120>)
 8100afe:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8100b02:	4a23      	ldr	r2, [pc, #140]	@ (8100b90 <HAL_FLASH_Program+0x120>)
 8100b04:	f043 0302 	orr.w	r3, r3, #2
 8100b08:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8100b0c:	f3bf 8f6f 	isb	sy
}
 8100b10:	bf00      	nop
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8100b12:	f3bf 8f4f 	dsb	sy
}
 8100b16:	bf00      	nop
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* Program the flash word */
      do
      {
        *dest_addr = *src_addr;
 8100b18:	69fb      	ldr	r3, [r7, #28]
 8100b1a:	681a      	ldr	r2, [r3, #0]
 8100b1c:	6a3b      	ldr	r3, [r7, #32]
 8100b1e:	601a      	str	r2, [r3, #0]
        dest_addr++;
 8100b20:	6a3b      	ldr	r3, [r7, #32]
 8100b22:	3304      	adds	r3, #4
 8100b24:	623b      	str	r3, [r7, #32]
        src_addr++;
 8100b26:	69fb      	ldr	r3, [r7, #28]
 8100b28:	3304      	adds	r3, #4
 8100b2a:	61fb      	str	r3, [r7, #28]
        row_index--;
 8100b2c:	7dfb      	ldrb	r3, [r7, #23]
 8100b2e:	3b01      	subs	r3, #1
 8100b30:	75fb      	strb	r3, [r7, #23]
     } while (row_index != 0U);
 8100b32:	7dfb      	ldrb	r3, [r7, #23]
 8100b34:	2b00      	cmp	r3, #0
 8100b36:	d1ef      	bne.n	8100b18 <HAL_FLASH_Program+0xa8>
  __ASM volatile ("isb 0xF":::"memory");
 8100b38:	f3bf 8f6f 	isb	sy
}
 8100b3c:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8100b3e:	f3bf 8f4f 	dsb	sy
}
 8100b42:	bf00      	nop

    __ISB();
    __DSB();

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8100b44:	69b9      	ldr	r1, [r7, #24]
 8100b46:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8100b4a:	f000 f887 	bl	8100c5c <FLASH_WaitForLastOperation>
 8100b4e:	4603      	mov	r3, r0
 8100b50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OTP);
    }
    else
#endif /* FLASH_OPTCR_PG_OTP */
    {
      if(bank == FLASH_BANK_1)
 8100b54:	69bb      	ldr	r3, [r7, #24]
 8100b56:	2b01      	cmp	r3, #1
 8100b58:	d106      	bne.n	8100b68 <HAL_FLASH_Program+0xf8>
      {
        /* If the program operation is completed, disable the PG */
        CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 8100b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8100b90 <HAL_FLASH_Program+0x120>)
 8100b5c:	68db      	ldr	r3, [r3, #12]
 8100b5e:	4a0c      	ldr	r2, [pc, #48]	@ (8100b90 <HAL_FLASH_Program+0x120>)
 8100b60:	f023 0302 	bic.w	r3, r3, #2
 8100b64:	60d3      	str	r3, [r2, #12]
 8100b66:	e007      	b.n	8100b78 <HAL_FLASH_Program+0x108>
      }
      else
      {
        /* If the program operation is completed, disable the PG */
        CLEAR_BIT(FLASH->CR2, FLASH_CR_PG);
 8100b68:	4b09      	ldr	r3, [pc, #36]	@ (8100b90 <HAL_FLASH_Program+0x120>)
 8100b6a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8100b6e:	4a08      	ldr	r2, [pc, #32]	@ (8100b90 <HAL_FLASH_Program+0x120>)
 8100b70:	f023 0302 	bic.w	r3, r3, #2
 8100b74:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
    }
#endif /* DUAL_BANK */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8100b78:	4b04      	ldr	r3, [pc, #16]	@ (8100b8c <HAL_FLASH_Program+0x11c>)
 8100b7a:	2200      	movs	r2, #0
 8100b7c:	751a      	strb	r2, [r3, #20]

  return status;
 8100b7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8100b82:	4618      	mov	r0, r3
 8100b84:	3728      	adds	r7, #40	@ 0x28
 8100b86:	46bd      	mov	sp, r7
 8100b88:	bd80      	pop	{r7, pc}
 8100b8a:	bf00      	nop
 8100b8c:	10000094 	.word	0x10000094
 8100b90:	52002000 	.word	0x52002000

08100b94 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8100b94:	b480      	push	{r7}
 8100b96:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 8100b98:	4b18      	ldr	r3, [pc, #96]	@ (8100bfc <HAL_FLASH_Unlock+0x68>)
 8100b9a:	68db      	ldr	r3, [r3, #12]
 8100b9c:	f003 0301 	and.w	r3, r3, #1
 8100ba0:	2b00      	cmp	r3, #0
 8100ba2:	d00d      	beq.n	8100bc0 <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Bank1 Registers access */
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 8100ba4:	4b15      	ldr	r3, [pc, #84]	@ (8100bfc <HAL_FLASH_Unlock+0x68>)
 8100ba6:	4a16      	ldr	r2, [pc, #88]	@ (8100c00 <HAL_FLASH_Unlock+0x6c>)
 8100ba8:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 8100baa:	4b14      	ldr	r3, [pc, #80]	@ (8100bfc <HAL_FLASH_Unlock+0x68>)
 8100bac:	4a15      	ldr	r2, [pc, #84]	@ (8100c04 <HAL_FLASH_Unlock+0x70>)
 8100bae:	605a      	str	r2, [r3, #4]

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 8100bb0:	4b12      	ldr	r3, [pc, #72]	@ (8100bfc <HAL_FLASH_Unlock+0x68>)
 8100bb2:	68db      	ldr	r3, [r3, #12]
 8100bb4:	f003 0301 	and.w	r3, r3, #1
 8100bb8:	2b00      	cmp	r3, #0
 8100bba:	d001      	beq.n	8100bc0 <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
 8100bbc:	2301      	movs	r3, #1
 8100bbe:	e018      	b.n	8100bf2 <HAL_FLASH_Unlock+0x5e>
    }
  }

#if defined (DUAL_BANK)
  if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 8100bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8100bfc <HAL_FLASH_Unlock+0x68>)
 8100bc2:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8100bc6:	f003 0301 	and.w	r3, r3, #1
 8100bca:	2b00      	cmp	r3, #0
 8100bcc:	d010      	beq.n	8100bf0 <HAL_FLASH_Unlock+0x5c>
  {
    /* Authorize the FLASH Bank2 Registers access */
    WRITE_REG(FLASH->KEYR2, FLASH_KEY1);
 8100bce:	4b0b      	ldr	r3, [pc, #44]	@ (8100bfc <HAL_FLASH_Unlock+0x68>)
 8100bd0:	4a0b      	ldr	r2, [pc, #44]	@ (8100c00 <HAL_FLASH_Unlock+0x6c>)
 8100bd2:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    WRITE_REG(FLASH->KEYR2, FLASH_KEY2);
 8100bd6:	4b09      	ldr	r3, [pc, #36]	@ (8100bfc <HAL_FLASH_Unlock+0x68>)
 8100bd8:	4a0a      	ldr	r2, [pc, #40]	@ (8100c04 <HAL_FLASH_Unlock+0x70>)
 8100bda:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    /* Verify Flash Bank2 is unlocked */
    if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 8100bde:	4b07      	ldr	r3, [pc, #28]	@ (8100bfc <HAL_FLASH_Unlock+0x68>)
 8100be0:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8100be4:	f003 0301 	and.w	r3, r3, #1
 8100be8:	2b00      	cmp	r3, #0
 8100bea:	d001      	beq.n	8100bf0 <HAL_FLASH_Unlock+0x5c>
    {
      return HAL_ERROR;
 8100bec:	2301      	movs	r3, #1
 8100bee:	e000      	b.n	8100bf2 <HAL_FLASH_Unlock+0x5e>
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 8100bf0:	2300      	movs	r3, #0
}
 8100bf2:	4618      	mov	r0, r3
 8100bf4:	46bd      	mov	sp, r7
 8100bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100bfa:	4770      	bx	lr
 8100bfc:	52002000 	.word	0x52002000
 8100c00:	45670123 	.word	0x45670123
 8100c04:	cdef89ab 	.word	0xcdef89ab

08100c08 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8100c08:	b480      	push	{r7}
 8100c0a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Bank1 Control Register access */
  SET_BIT(FLASH->CR1, FLASH_CR_LOCK);
 8100c0c:	4b12      	ldr	r3, [pc, #72]	@ (8100c58 <HAL_FLASH_Lock+0x50>)
 8100c0e:	68db      	ldr	r3, [r3, #12]
 8100c10:	4a11      	ldr	r2, [pc, #68]	@ (8100c58 <HAL_FLASH_Lock+0x50>)
 8100c12:	f043 0301 	orr.w	r3, r3, #1
 8100c16:	60d3      	str	r3, [r2, #12]

  /* Verify Flash Bank1 is locked */
  if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) == 0U)
 8100c18:	4b0f      	ldr	r3, [pc, #60]	@ (8100c58 <HAL_FLASH_Lock+0x50>)
 8100c1a:	68db      	ldr	r3, [r3, #12]
 8100c1c:	f003 0301 	and.w	r3, r3, #1
 8100c20:	2b00      	cmp	r3, #0
 8100c22:	d101      	bne.n	8100c28 <HAL_FLASH_Lock+0x20>
  {
    return HAL_ERROR;
 8100c24:	2301      	movs	r3, #1
 8100c26:	e011      	b.n	8100c4c <HAL_FLASH_Lock+0x44>
  }

#if defined (DUAL_BANK)
  /* Set the LOCK Bit to lock the FLASH Bank2 Control Register access */
  SET_BIT(FLASH->CR2, FLASH_CR_LOCK);
 8100c28:	4b0b      	ldr	r3, [pc, #44]	@ (8100c58 <HAL_FLASH_Lock+0x50>)
 8100c2a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8100c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8100c58 <HAL_FLASH_Lock+0x50>)
 8100c30:	f043 0301 	orr.w	r3, r3, #1
 8100c34:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

  /* Verify Flash Bank2 is locked */
  if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) == 0U)
 8100c38:	4b07      	ldr	r3, [pc, #28]	@ (8100c58 <HAL_FLASH_Lock+0x50>)
 8100c3a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8100c3e:	f003 0301 	and.w	r3, r3, #1
 8100c42:	2b00      	cmp	r3, #0
 8100c44:	d101      	bne.n	8100c4a <HAL_FLASH_Lock+0x42>
  {
    return HAL_ERROR;
 8100c46:	2301      	movs	r3, #1
 8100c48:	e000      	b.n	8100c4c <HAL_FLASH_Lock+0x44>
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 8100c4a:	2300      	movs	r3, #0
}
 8100c4c:	4618      	mov	r0, r3
 8100c4e:	46bd      	mov	sp, r7
 8100c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c54:	4770      	bx	lr
 8100c56:	bf00      	nop
 8100c58:	52002000 	.word	0x52002000

08100c5c <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 8100c5c:	b580      	push	{r7, lr}
 8100c5e:	b086      	sub	sp, #24
 8100c60:	af00      	add	r7, sp, #0
 8100c62:	6078      	str	r0, [r7, #4]
 8100c64:	6039      	str	r1, [r7, #0]
  /* Wait for the FLASH operation to complete by polling on QW flag to be reset.
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 8100c66:	2304      	movs	r3, #4
 8100c68:	617b      	str	r3, [r7, #20]
  uint32_t errorflag = 0;
 8100c6a:	2300      	movs	r3, #0
 8100c6c:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = HAL_GetTick();
 8100c6e:	f7ff fdeb 	bl	8100848 <HAL_GetTick>
 8100c72:	60f8      	str	r0, [r7, #12]

  assert_param(IS_FLASH_BANK_EXCLUSIVE(Bank));

#if defined (DUAL_BANK)

  if (Bank == FLASH_BANK_2)
 8100c74:	683b      	ldr	r3, [r7, #0]
 8100c76:	2b02      	cmp	r3, #2
 8100c78:	d113      	bne.n	8100ca2 <FLASH_WaitForLastOperation+0x46>
  {
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
 8100c7a:	4b42      	ldr	r3, [pc, #264]	@ (8100d84 <FLASH_WaitForLastOperation+0x128>)
 8100c7c:	617b      	str	r3, [r7, #20]
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 8100c7e:	e010      	b.n	8100ca2 <FLASH_WaitForLastOperation+0x46>
  {
    if(Timeout != HAL_MAX_DELAY)
 8100c80:	687b      	ldr	r3, [r7, #4]
 8100c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8100c86:	d00c      	beq.n	8100ca2 <FLASH_WaitForLastOperation+0x46>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8100c88:	f7ff fdde 	bl	8100848 <HAL_GetTick>
 8100c8c:	4602      	mov	r2, r0
 8100c8e:	68fb      	ldr	r3, [r7, #12]
 8100c90:	1ad3      	subs	r3, r2, r3
 8100c92:	687a      	ldr	r2, [r7, #4]
 8100c94:	429a      	cmp	r2, r3
 8100c96:	d302      	bcc.n	8100c9e <FLASH_WaitForLastOperation+0x42>
 8100c98:	687b      	ldr	r3, [r7, #4]
 8100c9a:	2b00      	cmp	r3, #0
 8100c9c:	d101      	bne.n	8100ca2 <FLASH_WaitForLastOperation+0x46>
      {
        return HAL_TIMEOUT;
 8100c9e:	2303      	movs	r3, #3
 8100ca0:	e06c      	b.n	8100d7c <FLASH_WaitForLastOperation+0x120>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 8100ca2:	697b      	ldr	r3, [r7, #20]
 8100ca4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8100ca8:	f023 130f 	bic.w	r3, r3, #983055	@ 0xf000f
 8100cac:	2b00      	cmp	r3, #0
 8100cae:	d10a      	bne.n	8100cc6 <FLASH_WaitForLastOperation+0x6a>
 8100cb0:	4b35      	ldr	r3, [pc, #212]	@ (8100d88 <FLASH_WaitForLastOperation+0x12c>)
 8100cb2:	691a      	ldr	r2, [r3, #16]
 8100cb4:	697b      	ldr	r3, [r7, #20]
 8100cb6:	4013      	ands	r3, r2
 8100cb8:	697a      	ldr	r2, [r7, #20]
 8100cba:	429a      	cmp	r2, r3
 8100cbc:	bf0c      	ite	eq
 8100cbe:	2301      	moveq	r3, #1
 8100cc0:	2300      	movne	r3, #0
 8100cc2:	b2db      	uxtb	r3, r3
 8100cc4:	e00c      	b.n	8100ce0 <FLASH_WaitForLastOperation+0x84>
 8100cc6:	4b30      	ldr	r3, [pc, #192]	@ (8100d88 <FLASH_WaitForLastOperation+0x12c>)
 8100cc8:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8100ccc:	43da      	mvns	r2, r3
 8100cce:	697b      	ldr	r3, [r7, #20]
 8100cd0:	4013      	ands	r3, r2
 8100cd2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8100cd6:	2b00      	cmp	r3, #0
 8100cd8:	bf0c      	ite	eq
 8100cda:	2301      	moveq	r3, #1
 8100cdc:	2300      	movne	r3, #0
 8100cde:	b2db      	uxtb	r3, r3
 8100ce0:	2b00      	cmp	r3, #0
 8100ce2:	d1cd      	bne.n	8100c80 <FLASH_WaitForLastOperation+0x24>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 8100ce4:	683b      	ldr	r3, [r7, #0]
 8100ce6:	2b01      	cmp	r3, #1
 8100ce8:	d105      	bne.n	8100cf6 <FLASH_WaitForLastOperation+0x9a>
  {
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 8100cea:	4b27      	ldr	r3, [pc, #156]	@ (8100d88 <FLASH_WaitForLastOperation+0x12c>)
 8100cec:	691a      	ldr	r2, [r3, #16]
 8100cee:	4b27      	ldr	r3, [pc, #156]	@ (8100d8c <FLASH_WaitForLastOperation+0x130>)
 8100cf0:	4013      	ands	r3, r2
 8100cf2:	613b      	str	r3, [r7, #16]
 8100cf4:	e007      	b.n	8100d06 <FLASH_WaitForLastOperation+0xaa>
  }
#if defined (DUAL_BANK)
  else
  {
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
 8100cf6:	4b24      	ldr	r3, [pc, #144]	@ (8100d88 <FLASH_WaitForLastOperation+0x12c>)
 8100cf8:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8100cfc:	4b23      	ldr	r3, [pc, #140]	@ (8100d8c <FLASH_WaitForLastOperation+0x130>)
 8100cfe:	4013      	ands	r3, r2
 8100d00:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8100d04:	613b      	str	r3, [r7, #16]
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 8100d06:	693b      	ldr	r3, [r7, #16]
 8100d08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8100d0c:	2b00      	cmp	r3, #0
 8100d0e:	d018      	beq.n	8100d42 <FLASH_WaitForLastOperation+0xe6>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 8100d10:	4b1f      	ldr	r3, [pc, #124]	@ (8100d90 <FLASH_WaitForLastOperation+0x134>)
 8100d12:	699a      	ldr	r2, [r3, #24]
 8100d14:	693b      	ldr	r3, [r7, #16]
 8100d16:	4313      	orrs	r3, r2
 8100d18:	4a1d      	ldr	r2, [pc, #116]	@ (8100d90 <FLASH_WaitForLastOperation+0x134>)
 8100d1a:	6193      	str	r3, [r2, #24]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 8100d1c:	693b      	ldr	r3, [r7, #16]
 8100d1e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8100d22:	f023 130f 	bic.w	r3, r3, #983055	@ 0xf000f
 8100d26:	2b00      	cmp	r3, #0
 8100d28:	d103      	bne.n	8100d32 <FLASH_WaitForLastOperation+0xd6>
 8100d2a:	4a17      	ldr	r2, [pc, #92]	@ (8100d88 <FLASH_WaitForLastOperation+0x12c>)
 8100d2c:	693b      	ldr	r3, [r7, #16]
 8100d2e:	6153      	str	r3, [r2, #20]
 8100d30:	e005      	b.n	8100d3e <FLASH_WaitForLastOperation+0xe2>
 8100d32:	4a15      	ldr	r2, [pc, #84]	@ (8100d88 <FLASH_WaitForLastOperation+0x12c>)
 8100d34:	693b      	ldr	r3, [r7, #16]
 8100d36:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8100d3a:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

    return HAL_ERROR;
 8100d3e:	2301      	movs	r3, #1
 8100d40:	e01c      	b.n	8100d7c <FLASH_WaitForLastOperation+0x120>
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 8100d42:	683b      	ldr	r3, [r7, #0]
 8100d44:	2b01      	cmp	r3, #1
 8100d46:	d10b      	bne.n	8100d60 <FLASH_WaitForLastOperation+0x104>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 8100d48:	4b0f      	ldr	r3, [pc, #60]	@ (8100d88 <FLASH_WaitForLastOperation+0x12c>)
 8100d4a:	691b      	ldr	r3, [r3, #16]
 8100d4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8100d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8100d54:	d111      	bne.n	8100d7a <FLASH_WaitForLastOperation+0x11e>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8100d56:	4b0c      	ldr	r3, [pc, #48]	@ (8100d88 <FLASH_WaitForLastOperation+0x12c>)
 8100d58:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8100d5c:	615a      	str	r2, [r3, #20]
 8100d5e:	e00c      	b.n	8100d7a <FLASH_WaitForLastOperation+0x11e>
    }
  }
#if defined (DUAL_BANK)
  else
  {
    if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_EOP_BANK2))
 8100d60:	4b09      	ldr	r3, [pc, #36]	@ (8100d88 <FLASH_WaitForLastOperation+0x12c>)
 8100d62:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8100d66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8100d6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8100d6e:	d104      	bne.n	8100d7a <FLASH_WaitForLastOperation+0x11e>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8100d70:	4b05      	ldr	r3, [pc, #20]	@ (8100d88 <FLASH_WaitForLastOperation+0x12c>)
 8100d72:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8100d76:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 8100d7a:	2300      	movs	r3, #0
}
 8100d7c:	4618      	mov	r0, r3
 8100d7e:	3718      	adds	r7, #24
 8100d80:	46bd      	mov	sp, r7
 8100d82:	bd80      	pop	{r7, pc}
 8100d84:	80000004 	.word	0x80000004
 8100d88:	52002000 	.word	0x52002000
 8100d8c:	17ee0000 	.word	0x17ee0000
 8100d90:	10000094 	.word	0x10000094

08100d94 <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8100d94:	b580      	push	{r7, lr}
 8100d96:	b084      	sub	sp, #16
 8100d98:	af00      	add	r7, sp, #0
 8100d9a:	6078      	str	r0, [r7, #4]
 8100d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8100d9e:	2300      	movs	r3, #0
 8100da0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
  assert_param(IS_FLASH_BANK(pEraseInit->Banks));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8100da2:	4b60      	ldr	r3, [pc, #384]	@ (8100f24 <HAL_FLASHEx_Erase+0x190>)
 8100da4:	7d1b      	ldrb	r3, [r3, #20]
 8100da6:	2b01      	cmp	r3, #1
 8100da8:	d101      	bne.n	8100dae <HAL_FLASHEx_Erase+0x1a>
 8100daa:	2302      	movs	r3, #2
 8100dac:	e0b6      	b.n	8100f1c <HAL_FLASHEx_Erase+0x188>
 8100dae:	4b5d      	ldr	r3, [pc, #372]	@ (8100f24 <HAL_FLASHEx_Erase+0x190>)
 8100db0:	2201      	movs	r2, #1
 8100db2:	751a      	strb	r2, [r3, #20]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8100db4:	4b5b      	ldr	r3, [pc, #364]	@ (8100f24 <HAL_FLASHEx_Erase+0x190>)
 8100db6:	2200      	movs	r2, #0
 8100db8:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed on Bank1 */
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8100dba:	687b      	ldr	r3, [r7, #4]
 8100dbc:	685b      	ldr	r3, [r3, #4]
 8100dbe:	f003 0301 	and.w	r3, r3, #1
 8100dc2:	2b00      	cmp	r3, #0
 8100dc4:	d009      	beq.n	8100dda <HAL_FLASHEx_Erase+0x46>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 8100dc6:	2101      	movs	r1, #1
 8100dc8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8100dcc:	f7ff ff46 	bl	8100c5c <FLASH_WaitForLastOperation>
 8100dd0:	4603      	mov	r3, r0
 8100dd2:	2b00      	cmp	r3, #0
 8100dd4:	d001      	beq.n	8100dda <HAL_FLASHEx_Erase+0x46>
    {
      status = HAL_ERROR;
 8100dd6:	2301      	movs	r3, #1
 8100dd8:	73fb      	strb	r3, [r7, #15]
    }
  }

#if defined (DUAL_BANK)
  /* Wait for last operation to be completed on Bank2 */
  if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8100dda:	687b      	ldr	r3, [r7, #4]
 8100ddc:	685b      	ldr	r3, [r3, #4]
 8100dde:	f003 0302 	and.w	r3, r3, #2
 8100de2:	2b00      	cmp	r3, #0
 8100de4:	d009      	beq.n	8100dfa <HAL_FLASHEx_Erase+0x66>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 8100de6:	2102      	movs	r1, #2
 8100de8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8100dec:	f7ff ff36 	bl	8100c5c <FLASH_WaitForLastOperation>
 8100df0:	4603      	mov	r3, r0
 8100df2:	2b00      	cmp	r3, #0
 8100df4:	d001      	beq.n	8100dfa <HAL_FLASHEx_Erase+0x66>
    {
      status = HAL_ERROR;
 8100df6:	2301      	movs	r3, #1
 8100df8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* DUAL_BANK */

  if(status == HAL_OK)
 8100dfa:	7bfb      	ldrb	r3, [r7, #15]
 8100dfc:	2b00      	cmp	r3, #0
 8100dfe:	f040 8089 	bne.w	8100f14 <HAL_FLASHEx_Erase+0x180>
  {
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8100e02:	687b      	ldr	r3, [r7, #4]
 8100e04:	681b      	ldr	r3, [r3, #0]
 8100e06:	2b01      	cmp	r3, #1
 8100e08:	d136      	bne.n	8100e78 <HAL_FLASHEx_Erase+0xe4>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks);
 8100e0a:	687b      	ldr	r3, [r7, #4]
 8100e0c:	691a      	ldr	r2, [r3, #16]
 8100e0e:	687b      	ldr	r3, [r7, #4]
 8100e10:	685b      	ldr	r3, [r3, #4]
 8100e12:	4619      	mov	r1, r3
 8100e14:	4610      	mov	r0, r2
 8100e16:	f000 f889 	bl	8100f2c <FLASH_MassErase>

      /* Wait for last operation to be completed on Bank 1 */
      if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8100e1a:	687b      	ldr	r3, [r7, #4]
 8100e1c:	685b      	ldr	r3, [r3, #4]
 8100e1e:	f003 0301 	and.w	r3, r3, #1
 8100e22:	2b00      	cmp	r3, #0
 8100e24:	d00f      	beq.n	8100e46 <HAL_FLASHEx_Erase+0xb2>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 8100e26:	2101      	movs	r1, #1
 8100e28:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8100e2c:	f7ff ff16 	bl	8100c5c <FLASH_WaitForLastOperation>
 8100e30:	4603      	mov	r3, r0
 8100e32:	2b00      	cmp	r3, #0
 8100e34:	d001      	beq.n	8100e3a <HAL_FLASHEx_Erase+0xa6>
        {
          status = HAL_ERROR;
 8100e36:	2301      	movs	r3, #1
 8100e38:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank1 BER Bit */
        FLASH->CR1 &= (~FLASH_CR_BER);
 8100e3a:	4b3b      	ldr	r3, [pc, #236]	@ (8100f28 <HAL_FLASHEx_Erase+0x194>)
 8100e3c:	68db      	ldr	r3, [r3, #12]
 8100e3e:	4a3a      	ldr	r2, [pc, #232]	@ (8100f28 <HAL_FLASHEx_Erase+0x194>)
 8100e40:	f023 0308 	bic.w	r3, r3, #8
 8100e44:	60d3      	str	r3, [r2, #12]
      }
#if defined (DUAL_BANK)
      /* Wait for last operation to be completed on Bank 2 */
      if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8100e46:	687b      	ldr	r3, [r7, #4]
 8100e48:	685b      	ldr	r3, [r3, #4]
 8100e4a:	f003 0302 	and.w	r3, r3, #2
 8100e4e:	2b00      	cmp	r3, #0
 8100e50:	d060      	beq.n	8100f14 <HAL_FLASHEx_Erase+0x180>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 8100e52:	2102      	movs	r1, #2
 8100e54:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8100e58:	f7ff ff00 	bl	8100c5c <FLASH_WaitForLastOperation>
 8100e5c:	4603      	mov	r3, r0
 8100e5e:	2b00      	cmp	r3, #0
 8100e60:	d001      	beq.n	8100e66 <HAL_FLASHEx_Erase+0xd2>
        {
          status = HAL_ERROR;
 8100e62:	2301      	movs	r3, #1
 8100e64:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank2 BER Bit */
        FLASH->CR2 &= (~FLASH_CR_BER);
 8100e66:	4b30      	ldr	r3, [pc, #192]	@ (8100f28 <HAL_FLASHEx_Erase+0x194>)
 8100e68:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8100e6c:	4a2e      	ldr	r2, [pc, #184]	@ (8100f28 <HAL_FLASHEx_Erase+0x194>)
 8100e6e:	f023 0308 	bic.w	r3, r3, #8
 8100e72:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
 8100e76:	e04d      	b.n	8100f14 <HAL_FLASHEx_Erase+0x180>
#endif /* DUAL_BANK */
    }
    else
    {
      /*Initialization of SectorError variable*/
      *SectorError = 0xFFFFFFFFU;
 8100e78:	683b      	ldr	r3, [r7, #0]
 8100e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8100e7e:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 8100e80:	687b      	ldr	r3, [r7, #4]
 8100e82:	689b      	ldr	r3, [r3, #8]
 8100e84:	60bb      	str	r3, [r7, #8]
 8100e86:	e03d      	b.n	8100f04 <HAL_FLASHEx_Erase+0x170>
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks, pEraseInit->VoltageRange);
 8100e88:	687b      	ldr	r3, [r7, #4]
 8100e8a:	6859      	ldr	r1, [r3, #4]
 8100e8c:	687b      	ldr	r3, [r7, #4]
 8100e8e:	691b      	ldr	r3, [r3, #16]
 8100e90:	461a      	mov	r2, r3
 8100e92:	68b8      	ldr	r0, [r7, #8]
 8100e94:	f000 f8b4 	bl	8101000 <FLASH_Erase_Sector>

        if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8100e98:	687b      	ldr	r3, [r7, #4]
 8100e9a:	685b      	ldr	r3, [r3, #4]
 8100e9c:	f003 0301 	and.w	r3, r3, #1
 8100ea0:	2b00      	cmp	r3, #0
 8100ea2:	d00e      	beq.n	8100ec2 <HAL_FLASHEx_Erase+0x12e>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1);
 8100ea4:	2101      	movs	r1, #1
 8100ea6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8100eaa:	f7ff fed7 	bl	8100c5c <FLASH_WaitForLastOperation>
 8100eae:	4603      	mov	r3, r0
 8100eb0:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 8100eb2:	4b1d      	ldr	r3, [pc, #116]	@ (8100f28 <HAL_FLASHEx_Erase+0x194>)
 8100eb4:	68db      	ldr	r3, [r3, #12]
 8100eb6:	4a1c      	ldr	r2, [pc, #112]	@ (8100f28 <HAL_FLASHEx_Erase+0x194>)
 8100eb8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8100ebc:	f023 0304 	bic.w	r3, r3, #4
 8100ec0:	60d3      	str	r3, [r2, #12]
        }
#if defined (DUAL_BANK)
        if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8100ec2:	687b      	ldr	r3, [r7, #4]
 8100ec4:	685b      	ldr	r3, [r3, #4]
 8100ec6:	f003 0302 	and.w	r3, r3, #2
 8100eca:	2b00      	cmp	r3, #0
 8100ecc:	d010      	beq.n	8100ef0 <HAL_FLASHEx_Erase+0x15c>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2);
 8100ece:	2102      	movs	r1, #2
 8100ed0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8100ed4:	f7ff fec2 	bl	8100c5c <FLASH_WaitForLastOperation>
 8100ed8:	4603      	mov	r3, r0
 8100eda:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR2 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 8100edc:	4b12      	ldr	r3, [pc, #72]	@ (8100f28 <HAL_FLASHEx_Erase+0x194>)
 8100ede:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8100ee2:	4a11      	ldr	r2, [pc, #68]	@ (8100f28 <HAL_FLASHEx_Erase+0x194>)
 8100ee4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8100ee8:	f023 0304 	bic.w	r3, r3, #4
 8100eec:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
        }
#endif /* DUAL_BANK */

        if(status != HAL_OK)
 8100ef0:	7bfb      	ldrb	r3, [r7, #15]
 8100ef2:	2b00      	cmp	r3, #0
 8100ef4:	d003      	beq.n	8100efe <HAL_FLASHEx_Erase+0x16a>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 8100ef6:	683b      	ldr	r3, [r7, #0]
 8100ef8:	68ba      	ldr	r2, [r7, #8]
 8100efa:	601a      	str	r2, [r3, #0]
          break;
 8100efc:	e00a      	b.n	8100f14 <HAL_FLASHEx_Erase+0x180>
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 8100efe:	68bb      	ldr	r3, [r7, #8]
 8100f00:	3301      	adds	r3, #1
 8100f02:	60bb      	str	r3, [r7, #8]
 8100f04:	687b      	ldr	r3, [r7, #4]
 8100f06:	68da      	ldr	r2, [r3, #12]
 8100f08:	687b      	ldr	r3, [r7, #4]
 8100f0a:	689b      	ldr	r3, [r3, #8]
 8100f0c:	4413      	add	r3, r2
 8100f0e:	68ba      	ldr	r2, [r7, #8]
 8100f10:	429a      	cmp	r2, r3
 8100f12:	d3b9      	bcc.n	8100e88 <HAL_FLASHEx_Erase+0xf4>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8100f14:	4b03      	ldr	r3, [pc, #12]	@ (8100f24 <HAL_FLASHEx_Erase+0x190>)
 8100f16:	2200      	movs	r2, #0
 8100f18:	751a      	strb	r2, [r3, #20]

  return status;
 8100f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8100f1c:	4618      	mov	r0, r3
 8100f1e:	3710      	adds	r7, #16
 8100f20:	46bd      	mov	sp, r7
 8100f22:	bd80      	pop	{r7, pc}
 8100f24:	10000094 	.word	0x10000094
 8100f28:	52002000 	.word	0x52002000

08100f2c <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint32_t VoltageRange, uint32_t Banks)
{
 8100f2c:	b480      	push	{r7}
 8100f2e:	b083      	sub	sp, #12
 8100f30:	af00      	add	r7, sp, #0
 8100f32:	6078      	str	r0, [r7, #4]
 8100f34:	6039      	str	r1, [r7, #0]
#endif /* FLASH_CR_PSIZE */
  assert_param(IS_FLASH_BANK(Banks));

#if defined (DUAL_BANK)
  /* Flash Mass Erase */
  if((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 8100f36:	683b      	ldr	r3, [r7, #0]
 8100f38:	f003 0303 	and.w	r3, r3, #3
 8100f3c:	2b03      	cmp	r3, #3
 8100f3e:	d122      	bne.n	8100f86 <FLASH_MassErase+0x5a>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange for Bank1 and Bank2 */
    FLASH->CR1 &= (~FLASH_CR_PSIZE);
 8100f40:	4b2e      	ldr	r3, [pc, #184]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f42:	68db      	ldr	r3, [r3, #12]
 8100f44:	4a2d      	ldr	r2, [pc, #180]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f46:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8100f4a:	60d3      	str	r3, [r2, #12]
    FLASH->CR2 &= (~FLASH_CR_PSIZE);
 8100f4c:	4b2b      	ldr	r3, [pc, #172]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f4e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8100f52:	4a2a      	ldr	r2, [pc, #168]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f54:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8100f58:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    /* Set voltage range */
    FLASH->CR1 |= VoltageRange;
 8100f5c:	4b27      	ldr	r3, [pc, #156]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f5e:	68da      	ldr	r2, [r3, #12]
 8100f60:	4926      	ldr	r1, [pc, #152]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f62:	687b      	ldr	r3, [r7, #4]
 8100f64:	4313      	orrs	r3, r2
 8100f66:	60cb      	str	r3, [r1, #12]
    FLASH->CR2 |= VoltageRange;
 8100f68:	4b24      	ldr	r3, [pc, #144]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f6a:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8100f6e:	4923      	ldr	r1, [pc, #140]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f70:	687b      	ldr	r3, [r7, #4]
 8100f72:	4313      	orrs	r3, r2
 8100f74:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c
#endif /* FLASH_CR_PSIZE */

    /* Set Mass Erase Bit */
    FLASH->OPTCR |= FLASH_OPTCR_MER;
 8100f78:	4b20      	ldr	r3, [pc, #128]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f7a:	699b      	ldr	r3, [r3, #24]
 8100f7c:	4a1f      	ldr	r2, [pc, #124]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f7e:	f043 0310 	orr.w	r3, r3, #16
 8100f82:	6193      	str	r3, [r2, #24]
      /* Erase Bank2 */
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
    }
#endif /* DUAL_BANK */
  }
}
 8100f84:	e033      	b.n	8100fee <FLASH_MassErase+0xc2>
    if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8100f86:	683b      	ldr	r3, [r7, #0]
 8100f88:	f003 0301 	and.w	r3, r3, #1
 8100f8c:	2b00      	cmp	r3, #0
 8100f8e:	d011      	beq.n	8100fb4 <FLASH_MassErase+0x88>
      FLASH->CR1 &= (~FLASH_CR_PSIZE);
 8100f90:	4b1a      	ldr	r3, [pc, #104]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f92:	68db      	ldr	r3, [r3, #12]
 8100f94:	4a19      	ldr	r2, [pc, #100]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f96:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8100f9a:	60d3      	str	r3, [r2, #12]
      FLASH->CR1 |=  VoltageRange;
 8100f9c:	4b17      	ldr	r3, [pc, #92]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100f9e:	68da      	ldr	r2, [r3, #12]
 8100fa0:	4916      	ldr	r1, [pc, #88]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100fa2:	687b      	ldr	r3, [r7, #4]
 8100fa4:	4313      	orrs	r3, r2
 8100fa6:	60cb      	str	r3, [r1, #12]
      FLASH->CR1 |= (FLASH_CR_BER | FLASH_CR_START);
 8100fa8:	4b14      	ldr	r3, [pc, #80]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100faa:	68db      	ldr	r3, [r3, #12]
 8100fac:	4a13      	ldr	r2, [pc, #76]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100fae:	f043 0388 	orr.w	r3, r3, #136	@ 0x88
 8100fb2:	60d3      	str	r3, [r2, #12]
    if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8100fb4:	683b      	ldr	r3, [r7, #0]
 8100fb6:	f003 0302 	and.w	r3, r3, #2
 8100fba:	2b00      	cmp	r3, #0
 8100fbc:	d017      	beq.n	8100fee <FLASH_MassErase+0xc2>
      FLASH->CR2 &= (~FLASH_CR_PSIZE);
 8100fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100fc0:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8100fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100fc6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8100fca:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
      FLASH->CR2 |= VoltageRange;
 8100fce:	4b0b      	ldr	r3, [pc, #44]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100fd0:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8100fd4:	4909      	ldr	r1, [pc, #36]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100fd6:	687b      	ldr	r3, [r7, #4]
 8100fd8:	4313      	orrs	r3, r2
 8100fda:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
 8100fde:	4b07      	ldr	r3, [pc, #28]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100fe0:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8100fe4:	4a05      	ldr	r2, [pc, #20]	@ (8100ffc <FLASH_MassErase+0xd0>)
 8100fe6:	f043 0388 	orr.w	r3, r3, #136	@ 0x88
 8100fea:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
}
 8100fee:	bf00      	nop
 8100ff0:	370c      	adds	r7, #12
 8100ff2:	46bd      	mov	sp, r7
 8100ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ff8:	4770      	bx	lr
 8100ffa:	bf00      	nop
 8100ffc:	52002000 	.word	0x52002000

08101000 <FLASH_Erase_Sector>:
  *            @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
 8101000:	b480      	push	{r7}
 8101002:	b085      	sub	sp, #20
 8101004:	af00      	add	r7, sp, #0
 8101006:	60f8      	str	r0, [r7, #12]
 8101008:	60b9      	str	r1, [r7, #8]
 810100a:	607a      	str	r2, [r7, #4]
  assert_param(IS_VOLTAGERANGE(VoltageRange));
#else
  UNUSED(VoltageRange);
#endif /* FLASH_CR_PSIZE */

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 810100c:	68bb      	ldr	r3, [r7, #8]
 810100e:	f003 0301 	and.w	r3, r3, #1
 8101012:	2b00      	cmp	r3, #0
 8101014:	d010      	beq.n	8101038 <FLASH_Erase_Sector+0x38>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 8101016:	4b18      	ldr	r3, [pc, #96]	@ (8101078 <FLASH_Erase_Sector+0x78>)
 8101018:	68db      	ldr	r3, [r3, #12]
 810101a:	4a17      	ldr	r2, [pc, #92]	@ (8101078 <FLASH_Erase_Sector+0x78>)
 810101c:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 8101020:	60d3      	str	r3, [r2, #12]

    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8101022:	4b15      	ldr	r3, [pc, #84]	@ (8101078 <FLASH_Erase_Sector+0x78>)
 8101024:	68da      	ldr	r2, [r3, #12]
 8101026:	68fb      	ldr	r3, [r7, #12]
 8101028:	0219      	lsls	r1, r3, #8
 810102a:	687b      	ldr	r3, [r7, #4]
 810102c:	430b      	orrs	r3, r1
 810102e:	4313      	orrs	r3, r2
 8101030:	4a11      	ldr	r2, [pc, #68]	@ (8101078 <FLASH_Erase_Sector+0x78>)
 8101032:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 8101036:	60d3      	str	r3, [r2, #12]
    FLASH->CR1 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8101038:	68bb      	ldr	r3, [r7, #8]
 810103a:	f003 0302 	and.w	r3, r3, #2
 810103e:	2b00      	cmp	r3, #0
 8101040:	d014      	beq.n	810106c <FLASH_Erase_Sector+0x6c>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank2 */
    FLASH->CR2 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 8101042:	4b0d      	ldr	r3, [pc, #52]	@ (8101078 <FLASH_Erase_Sector+0x78>)
 8101044:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8101048:	4a0b      	ldr	r2, [pc, #44]	@ (8101078 <FLASH_Erase_Sector+0x78>)
 810104a:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 810104e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | VoltageRange  | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8101052:	4b09      	ldr	r3, [pc, #36]	@ (8101078 <FLASH_Erase_Sector+0x78>)
 8101054:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8101058:	68fb      	ldr	r3, [r7, #12]
 810105a:	0219      	lsls	r1, r3, #8
 810105c:	687b      	ldr	r3, [r7, #4]
 810105e:	430b      	orrs	r3, r1
 8101060:	4313      	orrs	r3, r2
 8101062:	4a05      	ldr	r2, [pc, #20]	@ (8101078 <FLASH_Erase_Sector+0x78>)
 8101064:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 8101068:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }
#endif /* DUAL_BANK */
}
 810106c:	bf00      	nop
 810106e:	3714      	adds	r7, #20
 8101070:	46bd      	mov	sp, r7
 8101072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101076:	4770      	bx	lr
 8101078:	52002000 	.word	0x52002000

0810107c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 810107c:	b480      	push	{r7}
 810107e:	b089      	sub	sp, #36	@ 0x24
 8101080:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8101082:	4bb3      	ldr	r3, [pc, #716]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101084:	691b      	ldr	r3, [r3, #16]
 8101086:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 810108a:	2b18      	cmp	r3, #24
 810108c:	f200 8155 	bhi.w	810133a <HAL_RCC_GetSysClockFreq+0x2be>
 8101090:	a201      	add	r2, pc, #4	@ (adr r2, 8101098 <HAL_RCC_GetSysClockFreq+0x1c>)
 8101092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101096:	bf00      	nop
 8101098:	081010fd 	.word	0x081010fd
 810109c:	0810133b 	.word	0x0810133b
 81010a0:	0810133b 	.word	0x0810133b
 81010a4:	0810133b 	.word	0x0810133b
 81010a8:	0810133b 	.word	0x0810133b
 81010ac:	0810133b 	.word	0x0810133b
 81010b0:	0810133b 	.word	0x0810133b
 81010b4:	0810133b 	.word	0x0810133b
 81010b8:	08101123 	.word	0x08101123
 81010bc:	0810133b 	.word	0x0810133b
 81010c0:	0810133b 	.word	0x0810133b
 81010c4:	0810133b 	.word	0x0810133b
 81010c8:	0810133b 	.word	0x0810133b
 81010cc:	0810133b 	.word	0x0810133b
 81010d0:	0810133b 	.word	0x0810133b
 81010d4:	0810133b 	.word	0x0810133b
 81010d8:	08101129 	.word	0x08101129
 81010dc:	0810133b 	.word	0x0810133b
 81010e0:	0810133b 	.word	0x0810133b
 81010e4:	0810133b 	.word	0x0810133b
 81010e8:	0810133b 	.word	0x0810133b
 81010ec:	0810133b 	.word	0x0810133b
 81010f0:	0810133b 	.word	0x0810133b
 81010f4:	0810133b 	.word	0x0810133b
 81010f8:	0810112f 	.word	0x0810112f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81010fc:	4b94      	ldr	r3, [pc, #592]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81010fe:	681b      	ldr	r3, [r3, #0]
 8101100:	f003 0320 	and.w	r3, r3, #32
 8101104:	2b00      	cmp	r3, #0
 8101106:	d009      	beq.n	810111c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8101108:	4b91      	ldr	r3, [pc, #580]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810110a:	681b      	ldr	r3, [r3, #0]
 810110c:	08db      	lsrs	r3, r3, #3
 810110e:	f003 0303 	and.w	r3, r3, #3
 8101112:	4a90      	ldr	r2, [pc, #576]	@ (8101354 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101114:	fa22 f303 	lsr.w	r3, r2, r3
 8101118:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 810111a:	e111      	b.n	8101340 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 810111c:	4b8d      	ldr	r3, [pc, #564]	@ (8101354 <HAL_RCC_GetSysClockFreq+0x2d8>)
 810111e:	61bb      	str	r3, [r7, #24]
      break;
 8101120:	e10e      	b.n	8101340 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8101122:	4b8d      	ldr	r3, [pc, #564]	@ (8101358 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101124:	61bb      	str	r3, [r7, #24]
      break;
 8101126:	e10b      	b.n	8101340 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8101128:	4b8c      	ldr	r3, [pc, #560]	@ (810135c <HAL_RCC_GetSysClockFreq+0x2e0>)
 810112a:	61bb      	str	r3, [r7, #24]
      break;
 810112c:	e108      	b.n	8101340 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810112e:	4b88      	ldr	r3, [pc, #544]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8101132:	f003 0303 	and.w	r3, r3, #3
 8101136:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8101138:	4b85      	ldr	r3, [pc, #532]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810113a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810113c:	091b      	lsrs	r3, r3, #4
 810113e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8101142:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8101144:	4b82      	ldr	r3, [pc, #520]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101148:	f003 0301 	and.w	r3, r3, #1
 810114c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 810114e:	4b80      	ldr	r3, [pc, #512]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8101152:	08db      	lsrs	r3, r3, #3
 8101154:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8101158:	68fa      	ldr	r2, [r7, #12]
 810115a:	fb02 f303 	mul.w	r3, r2, r3
 810115e:	ee07 3a90 	vmov	s15, r3
 8101162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101166:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 810116a:	693b      	ldr	r3, [r7, #16]
 810116c:	2b00      	cmp	r3, #0
 810116e:	f000 80e1 	beq.w	8101334 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8101172:	697b      	ldr	r3, [r7, #20]
 8101174:	2b02      	cmp	r3, #2
 8101176:	f000 8083 	beq.w	8101280 <HAL_RCC_GetSysClockFreq+0x204>
 810117a:	697b      	ldr	r3, [r7, #20]
 810117c:	2b02      	cmp	r3, #2
 810117e:	f200 80a1 	bhi.w	81012c4 <HAL_RCC_GetSysClockFreq+0x248>
 8101182:	697b      	ldr	r3, [r7, #20]
 8101184:	2b00      	cmp	r3, #0
 8101186:	d003      	beq.n	8101190 <HAL_RCC_GetSysClockFreq+0x114>
 8101188:	697b      	ldr	r3, [r7, #20]
 810118a:	2b01      	cmp	r3, #1
 810118c:	d056      	beq.n	810123c <HAL_RCC_GetSysClockFreq+0x1c0>
 810118e:	e099      	b.n	81012c4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101190:	4b6f      	ldr	r3, [pc, #444]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101192:	681b      	ldr	r3, [r3, #0]
 8101194:	f003 0320 	and.w	r3, r3, #32
 8101198:	2b00      	cmp	r3, #0
 810119a:	d02d      	beq.n	81011f8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810119c:	4b6c      	ldr	r3, [pc, #432]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810119e:	681b      	ldr	r3, [r3, #0]
 81011a0:	08db      	lsrs	r3, r3, #3
 81011a2:	f003 0303 	and.w	r3, r3, #3
 81011a6:	4a6b      	ldr	r2, [pc, #428]	@ (8101354 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81011a8:	fa22 f303 	lsr.w	r3, r2, r3
 81011ac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81011ae:	687b      	ldr	r3, [r7, #4]
 81011b0:	ee07 3a90 	vmov	s15, r3
 81011b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81011b8:	693b      	ldr	r3, [r7, #16]
 81011ba:	ee07 3a90 	vmov	s15, r3
 81011be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81011c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81011c6:	4b62      	ldr	r3, [pc, #392]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81011ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81011ce:	ee07 3a90 	vmov	s15, r3
 81011d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81011d6:	ed97 6a02 	vldr	s12, [r7, #8]
 81011da:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8101360 <HAL_RCC_GetSysClockFreq+0x2e4>
 81011de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81011e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81011e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81011ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81011ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 81011f2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 81011f6:	e087      	b.n	8101308 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81011f8:	693b      	ldr	r3, [r7, #16]
 81011fa:	ee07 3a90 	vmov	s15, r3
 81011fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101202:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8101364 <HAL_RCC_GetSysClockFreq+0x2e8>
 8101206:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810120a:	4b51      	ldr	r3, [pc, #324]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810120c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810120e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101212:	ee07 3a90 	vmov	s15, r3
 8101216:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810121a:	ed97 6a02 	vldr	s12, [r7, #8]
 810121e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8101360 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101222:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101226:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810122a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810122e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101236:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810123a:	e065      	b.n	8101308 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810123c:	693b      	ldr	r3, [r7, #16]
 810123e:	ee07 3a90 	vmov	s15, r3
 8101242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101246:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8101368 <HAL_RCC_GetSysClockFreq+0x2ec>
 810124a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810124e:	4b40      	ldr	r3, [pc, #256]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101252:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101256:	ee07 3a90 	vmov	s15, r3
 810125a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810125e:	ed97 6a02 	vldr	s12, [r7, #8]
 8101262:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8101360 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101266:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810126a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810126e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101272:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101276:	ee67 7a27 	vmul.f32	s15, s14, s15
 810127a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810127e:	e043      	b.n	8101308 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101280:	693b      	ldr	r3, [r7, #16]
 8101282:	ee07 3a90 	vmov	s15, r3
 8101286:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810128a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 810136c <HAL_RCC_GetSysClockFreq+0x2f0>
 810128e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101292:	4b2f      	ldr	r3, [pc, #188]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101296:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810129a:	ee07 3a90 	vmov	s15, r3
 810129e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81012a2:	ed97 6a02 	vldr	s12, [r7, #8]
 81012a6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8101360 <HAL_RCC_GetSysClockFreq+0x2e4>
 81012aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81012ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81012b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81012b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81012ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 81012be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81012c2:	e021      	b.n	8101308 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81012c4:	693b      	ldr	r3, [r7, #16]
 81012c6:	ee07 3a90 	vmov	s15, r3
 81012ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81012ce:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8101368 <HAL_RCC_GetSysClockFreq+0x2ec>
 81012d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81012d6:	4b1e      	ldr	r3, [pc, #120]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81012da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81012de:	ee07 3a90 	vmov	s15, r3
 81012e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81012e6:	ed97 6a02 	vldr	s12, [r7, #8]
 81012ea:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8101360 <HAL_RCC_GetSysClockFreq+0x2e4>
 81012ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81012f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81012f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81012fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81012fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101302:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101306:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8101308:	4b11      	ldr	r3, [pc, #68]	@ (8101350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810130a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810130c:	0a5b      	lsrs	r3, r3, #9
 810130e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8101312:	3301      	adds	r3, #1
 8101314:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8101316:	683b      	ldr	r3, [r7, #0]
 8101318:	ee07 3a90 	vmov	s15, r3
 810131c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8101320:	edd7 6a07 	vldr	s13, [r7, #28]
 8101324:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101328:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810132c:	ee17 3a90 	vmov	r3, s15
 8101330:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8101332:	e005      	b.n	8101340 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8101334:	2300      	movs	r3, #0
 8101336:	61bb      	str	r3, [r7, #24]
      break;
 8101338:	e002      	b.n	8101340 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 810133a:	4b07      	ldr	r3, [pc, #28]	@ (8101358 <HAL_RCC_GetSysClockFreq+0x2dc>)
 810133c:	61bb      	str	r3, [r7, #24]
      break;
 810133e:	bf00      	nop
  }

  return sysclockfreq;
 8101340:	69bb      	ldr	r3, [r7, #24]
}
 8101342:	4618      	mov	r0, r3
 8101344:	3724      	adds	r7, #36	@ 0x24
 8101346:	46bd      	mov	sp, r7
 8101348:	f85d 7b04 	ldr.w	r7, [sp], #4
 810134c:	4770      	bx	lr
 810134e:	bf00      	nop
 8101350:	58024400 	.word	0x58024400
 8101354:	03d09000 	.word	0x03d09000
 8101358:	003d0900 	.word	0x003d0900
 810135c:	017d7840 	.word	0x017d7840
 8101360:	46000000 	.word	0x46000000
 8101364:	4c742400 	.word	0x4c742400
 8101368:	4a742400 	.word	0x4a742400
 810136c:	4bbebc20 	.word	0x4bbebc20

08101370 <std>:
 8101370:	2300      	movs	r3, #0
 8101372:	b510      	push	{r4, lr}
 8101374:	4604      	mov	r4, r0
 8101376:	e9c0 3300 	strd	r3, r3, [r0]
 810137a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810137e:	6083      	str	r3, [r0, #8]
 8101380:	8181      	strh	r1, [r0, #12]
 8101382:	6643      	str	r3, [r0, #100]	@ 0x64
 8101384:	81c2      	strh	r2, [r0, #14]
 8101386:	6183      	str	r3, [r0, #24]
 8101388:	4619      	mov	r1, r3
 810138a:	2208      	movs	r2, #8
 810138c:	305c      	adds	r0, #92	@ 0x5c
 810138e:	f000 f9f9 	bl	8101784 <memset>
 8101392:	4b0d      	ldr	r3, [pc, #52]	@ (81013c8 <std+0x58>)
 8101394:	6263      	str	r3, [r4, #36]	@ 0x24
 8101396:	4b0d      	ldr	r3, [pc, #52]	@ (81013cc <std+0x5c>)
 8101398:	62a3      	str	r3, [r4, #40]	@ 0x28
 810139a:	4b0d      	ldr	r3, [pc, #52]	@ (81013d0 <std+0x60>)
 810139c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 810139e:	4b0d      	ldr	r3, [pc, #52]	@ (81013d4 <std+0x64>)
 81013a0:	6323      	str	r3, [r4, #48]	@ 0x30
 81013a2:	4b0d      	ldr	r3, [pc, #52]	@ (81013d8 <std+0x68>)
 81013a4:	6224      	str	r4, [r4, #32]
 81013a6:	429c      	cmp	r4, r3
 81013a8:	d006      	beq.n	81013b8 <std+0x48>
 81013aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 81013ae:	4294      	cmp	r4, r2
 81013b0:	d002      	beq.n	81013b8 <std+0x48>
 81013b2:	33d0      	adds	r3, #208	@ 0xd0
 81013b4:	429c      	cmp	r4, r3
 81013b6:	d105      	bne.n	81013c4 <std+0x54>
 81013b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 81013bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 81013c0:	f000 ba58 	b.w	8101874 <__retarget_lock_init_recursive>
 81013c4:	bd10      	pop	{r4, pc}
 81013c6:	bf00      	nop
 81013c8:	081015d5 	.word	0x081015d5
 81013cc:	081015f7 	.word	0x081015f7
 81013d0:	0810162f 	.word	0x0810162f
 81013d4:	08101653 	.word	0x08101653
 81013d8:	100000b0 	.word	0x100000b0

081013dc <stdio_exit_handler>:
 81013dc:	4a02      	ldr	r2, [pc, #8]	@ (81013e8 <stdio_exit_handler+0xc>)
 81013de:	4903      	ldr	r1, [pc, #12]	@ (81013ec <stdio_exit_handler+0x10>)
 81013e0:	4803      	ldr	r0, [pc, #12]	@ (81013f0 <stdio_exit_handler+0x14>)
 81013e2:	f000 b869 	b.w	81014b8 <_fwalk_sglue>
 81013e6:	bf00      	nop
 81013e8:	10000014 	.word	0x10000014
 81013ec:	08102111 	.word	0x08102111
 81013f0:	10000024 	.word	0x10000024

081013f4 <cleanup_stdio>:
 81013f4:	6841      	ldr	r1, [r0, #4]
 81013f6:	4b0c      	ldr	r3, [pc, #48]	@ (8101428 <cleanup_stdio+0x34>)
 81013f8:	4299      	cmp	r1, r3
 81013fa:	b510      	push	{r4, lr}
 81013fc:	4604      	mov	r4, r0
 81013fe:	d001      	beq.n	8101404 <cleanup_stdio+0x10>
 8101400:	f000 fe86 	bl	8102110 <_fflush_r>
 8101404:	68a1      	ldr	r1, [r4, #8]
 8101406:	4b09      	ldr	r3, [pc, #36]	@ (810142c <cleanup_stdio+0x38>)
 8101408:	4299      	cmp	r1, r3
 810140a:	d002      	beq.n	8101412 <cleanup_stdio+0x1e>
 810140c:	4620      	mov	r0, r4
 810140e:	f000 fe7f 	bl	8102110 <_fflush_r>
 8101412:	68e1      	ldr	r1, [r4, #12]
 8101414:	4b06      	ldr	r3, [pc, #24]	@ (8101430 <cleanup_stdio+0x3c>)
 8101416:	4299      	cmp	r1, r3
 8101418:	d004      	beq.n	8101424 <cleanup_stdio+0x30>
 810141a:	4620      	mov	r0, r4
 810141c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8101420:	f000 be76 	b.w	8102110 <_fflush_r>
 8101424:	bd10      	pop	{r4, pc}
 8101426:	bf00      	nop
 8101428:	100000b0 	.word	0x100000b0
 810142c:	10000118 	.word	0x10000118
 8101430:	10000180 	.word	0x10000180

08101434 <global_stdio_init.part.0>:
 8101434:	b510      	push	{r4, lr}
 8101436:	4b0b      	ldr	r3, [pc, #44]	@ (8101464 <global_stdio_init.part.0+0x30>)
 8101438:	4c0b      	ldr	r4, [pc, #44]	@ (8101468 <global_stdio_init.part.0+0x34>)
 810143a:	4a0c      	ldr	r2, [pc, #48]	@ (810146c <global_stdio_init.part.0+0x38>)
 810143c:	601a      	str	r2, [r3, #0]
 810143e:	4620      	mov	r0, r4
 8101440:	2200      	movs	r2, #0
 8101442:	2104      	movs	r1, #4
 8101444:	f7ff ff94 	bl	8101370 <std>
 8101448:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 810144c:	2201      	movs	r2, #1
 810144e:	2109      	movs	r1, #9
 8101450:	f7ff ff8e 	bl	8101370 <std>
 8101454:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8101458:	2202      	movs	r2, #2
 810145a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810145e:	2112      	movs	r1, #18
 8101460:	f7ff bf86 	b.w	8101370 <std>
 8101464:	100001e8 	.word	0x100001e8
 8101468:	100000b0 	.word	0x100000b0
 810146c:	081013dd 	.word	0x081013dd

08101470 <__sfp_lock_acquire>:
 8101470:	4801      	ldr	r0, [pc, #4]	@ (8101478 <__sfp_lock_acquire+0x8>)
 8101472:	f000 ba00 	b.w	8101876 <__retarget_lock_acquire_recursive>
 8101476:	bf00      	nop
 8101478:	100001f1 	.word	0x100001f1

0810147c <__sfp_lock_release>:
 810147c:	4801      	ldr	r0, [pc, #4]	@ (8101484 <__sfp_lock_release+0x8>)
 810147e:	f000 b9fb 	b.w	8101878 <__retarget_lock_release_recursive>
 8101482:	bf00      	nop
 8101484:	100001f1 	.word	0x100001f1

08101488 <__sinit>:
 8101488:	b510      	push	{r4, lr}
 810148a:	4604      	mov	r4, r0
 810148c:	f7ff fff0 	bl	8101470 <__sfp_lock_acquire>
 8101490:	6a23      	ldr	r3, [r4, #32]
 8101492:	b11b      	cbz	r3, 810149c <__sinit+0x14>
 8101494:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8101498:	f7ff bff0 	b.w	810147c <__sfp_lock_release>
 810149c:	4b04      	ldr	r3, [pc, #16]	@ (81014b0 <__sinit+0x28>)
 810149e:	6223      	str	r3, [r4, #32]
 81014a0:	4b04      	ldr	r3, [pc, #16]	@ (81014b4 <__sinit+0x2c>)
 81014a2:	681b      	ldr	r3, [r3, #0]
 81014a4:	2b00      	cmp	r3, #0
 81014a6:	d1f5      	bne.n	8101494 <__sinit+0xc>
 81014a8:	f7ff ffc4 	bl	8101434 <global_stdio_init.part.0>
 81014ac:	e7f2      	b.n	8101494 <__sinit+0xc>
 81014ae:	bf00      	nop
 81014b0:	081013f5 	.word	0x081013f5
 81014b4:	100001e8 	.word	0x100001e8

081014b8 <_fwalk_sglue>:
 81014b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 81014bc:	4607      	mov	r7, r0
 81014be:	4688      	mov	r8, r1
 81014c0:	4614      	mov	r4, r2
 81014c2:	2600      	movs	r6, #0
 81014c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 81014c8:	f1b9 0901 	subs.w	r9, r9, #1
 81014cc:	d505      	bpl.n	81014da <_fwalk_sglue+0x22>
 81014ce:	6824      	ldr	r4, [r4, #0]
 81014d0:	2c00      	cmp	r4, #0
 81014d2:	d1f7      	bne.n	81014c4 <_fwalk_sglue+0xc>
 81014d4:	4630      	mov	r0, r6
 81014d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 81014da:	89ab      	ldrh	r3, [r5, #12]
 81014dc:	2b01      	cmp	r3, #1
 81014de:	d907      	bls.n	81014f0 <_fwalk_sglue+0x38>
 81014e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 81014e4:	3301      	adds	r3, #1
 81014e6:	d003      	beq.n	81014f0 <_fwalk_sglue+0x38>
 81014e8:	4629      	mov	r1, r5
 81014ea:	4638      	mov	r0, r7
 81014ec:	47c0      	blx	r8
 81014ee:	4306      	orrs	r6, r0
 81014f0:	3568      	adds	r5, #104	@ 0x68
 81014f2:	e7e9      	b.n	81014c8 <_fwalk_sglue+0x10>

081014f4 <iprintf>:
 81014f4:	b40f      	push	{r0, r1, r2, r3}
 81014f6:	b507      	push	{r0, r1, r2, lr}
 81014f8:	4906      	ldr	r1, [pc, #24]	@ (8101514 <iprintf+0x20>)
 81014fa:	ab04      	add	r3, sp, #16
 81014fc:	6808      	ldr	r0, [r1, #0]
 81014fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8101502:	6881      	ldr	r1, [r0, #8]
 8101504:	9301      	str	r3, [sp, #4]
 8101506:	f000 fadb 	bl	8101ac0 <_vfiprintf_r>
 810150a:	b003      	add	sp, #12
 810150c:	f85d eb04 	ldr.w	lr, [sp], #4
 8101510:	b004      	add	sp, #16
 8101512:	4770      	bx	lr
 8101514:	10000020 	.word	0x10000020

08101518 <_puts_r>:
 8101518:	6a03      	ldr	r3, [r0, #32]
 810151a:	b570      	push	{r4, r5, r6, lr}
 810151c:	6884      	ldr	r4, [r0, #8]
 810151e:	4605      	mov	r5, r0
 8101520:	460e      	mov	r6, r1
 8101522:	b90b      	cbnz	r3, 8101528 <_puts_r+0x10>
 8101524:	f7ff ffb0 	bl	8101488 <__sinit>
 8101528:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810152a:	07db      	lsls	r3, r3, #31
 810152c:	d405      	bmi.n	810153a <_puts_r+0x22>
 810152e:	89a3      	ldrh	r3, [r4, #12]
 8101530:	0598      	lsls	r0, r3, #22
 8101532:	d402      	bmi.n	810153a <_puts_r+0x22>
 8101534:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8101536:	f000 f99e 	bl	8101876 <__retarget_lock_acquire_recursive>
 810153a:	89a3      	ldrh	r3, [r4, #12]
 810153c:	0719      	lsls	r1, r3, #28
 810153e:	d502      	bpl.n	8101546 <_puts_r+0x2e>
 8101540:	6923      	ldr	r3, [r4, #16]
 8101542:	2b00      	cmp	r3, #0
 8101544:	d135      	bne.n	81015b2 <_puts_r+0x9a>
 8101546:	4621      	mov	r1, r4
 8101548:	4628      	mov	r0, r5
 810154a:	f000 f8c5 	bl	81016d8 <__swsetup_r>
 810154e:	b380      	cbz	r0, 81015b2 <_puts_r+0x9a>
 8101550:	f04f 35ff 	mov.w	r5, #4294967295
 8101554:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8101556:	07da      	lsls	r2, r3, #31
 8101558:	d405      	bmi.n	8101566 <_puts_r+0x4e>
 810155a:	89a3      	ldrh	r3, [r4, #12]
 810155c:	059b      	lsls	r3, r3, #22
 810155e:	d402      	bmi.n	8101566 <_puts_r+0x4e>
 8101560:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8101562:	f000 f989 	bl	8101878 <__retarget_lock_release_recursive>
 8101566:	4628      	mov	r0, r5
 8101568:	bd70      	pop	{r4, r5, r6, pc}
 810156a:	2b00      	cmp	r3, #0
 810156c:	da04      	bge.n	8101578 <_puts_r+0x60>
 810156e:	69a2      	ldr	r2, [r4, #24]
 8101570:	429a      	cmp	r2, r3
 8101572:	dc17      	bgt.n	81015a4 <_puts_r+0x8c>
 8101574:	290a      	cmp	r1, #10
 8101576:	d015      	beq.n	81015a4 <_puts_r+0x8c>
 8101578:	6823      	ldr	r3, [r4, #0]
 810157a:	1c5a      	adds	r2, r3, #1
 810157c:	6022      	str	r2, [r4, #0]
 810157e:	7019      	strb	r1, [r3, #0]
 8101580:	68a3      	ldr	r3, [r4, #8]
 8101582:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8101586:	3b01      	subs	r3, #1
 8101588:	60a3      	str	r3, [r4, #8]
 810158a:	2900      	cmp	r1, #0
 810158c:	d1ed      	bne.n	810156a <_puts_r+0x52>
 810158e:	2b00      	cmp	r3, #0
 8101590:	da11      	bge.n	81015b6 <_puts_r+0x9e>
 8101592:	4622      	mov	r2, r4
 8101594:	210a      	movs	r1, #10
 8101596:	4628      	mov	r0, r5
 8101598:	f000 f85f 	bl	810165a <__swbuf_r>
 810159c:	3001      	adds	r0, #1
 810159e:	d0d7      	beq.n	8101550 <_puts_r+0x38>
 81015a0:	250a      	movs	r5, #10
 81015a2:	e7d7      	b.n	8101554 <_puts_r+0x3c>
 81015a4:	4622      	mov	r2, r4
 81015a6:	4628      	mov	r0, r5
 81015a8:	f000 f857 	bl	810165a <__swbuf_r>
 81015ac:	3001      	adds	r0, #1
 81015ae:	d1e7      	bne.n	8101580 <_puts_r+0x68>
 81015b0:	e7ce      	b.n	8101550 <_puts_r+0x38>
 81015b2:	3e01      	subs	r6, #1
 81015b4:	e7e4      	b.n	8101580 <_puts_r+0x68>
 81015b6:	6823      	ldr	r3, [r4, #0]
 81015b8:	1c5a      	adds	r2, r3, #1
 81015ba:	6022      	str	r2, [r4, #0]
 81015bc:	220a      	movs	r2, #10
 81015be:	701a      	strb	r2, [r3, #0]
 81015c0:	e7ee      	b.n	81015a0 <_puts_r+0x88>
	...

081015c4 <puts>:
 81015c4:	4b02      	ldr	r3, [pc, #8]	@ (81015d0 <puts+0xc>)
 81015c6:	4601      	mov	r1, r0
 81015c8:	6818      	ldr	r0, [r3, #0]
 81015ca:	f7ff bfa5 	b.w	8101518 <_puts_r>
 81015ce:	bf00      	nop
 81015d0:	10000020 	.word	0x10000020

081015d4 <__sread>:
 81015d4:	b510      	push	{r4, lr}
 81015d6:	460c      	mov	r4, r1
 81015d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 81015dc:	f000 f8fc 	bl	81017d8 <_read_r>
 81015e0:	2800      	cmp	r0, #0
 81015e2:	bfab      	itete	ge
 81015e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 81015e6:	89a3      	ldrhlt	r3, [r4, #12]
 81015e8:	181b      	addge	r3, r3, r0
 81015ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 81015ee:	bfac      	ite	ge
 81015f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 81015f2:	81a3      	strhlt	r3, [r4, #12]
 81015f4:	bd10      	pop	{r4, pc}

081015f6 <__swrite>:
 81015f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81015fa:	461f      	mov	r7, r3
 81015fc:	898b      	ldrh	r3, [r1, #12]
 81015fe:	05db      	lsls	r3, r3, #23
 8101600:	4605      	mov	r5, r0
 8101602:	460c      	mov	r4, r1
 8101604:	4616      	mov	r6, r2
 8101606:	d505      	bpl.n	8101614 <__swrite+0x1e>
 8101608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810160c:	2302      	movs	r3, #2
 810160e:	2200      	movs	r2, #0
 8101610:	f000 f8d0 	bl	81017b4 <_lseek_r>
 8101614:	89a3      	ldrh	r3, [r4, #12]
 8101616:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810161a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 810161e:	81a3      	strh	r3, [r4, #12]
 8101620:	4632      	mov	r2, r6
 8101622:	463b      	mov	r3, r7
 8101624:	4628      	mov	r0, r5
 8101626:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810162a:	f000 b8e7 	b.w	81017fc <_write_r>

0810162e <__sseek>:
 810162e:	b510      	push	{r4, lr}
 8101630:	460c      	mov	r4, r1
 8101632:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8101636:	f000 f8bd 	bl	81017b4 <_lseek_r>
 810163a:	1c43      	adds	r3, r0, #1
 810163c:	89a3      	ldrh	r3, [r4, #12]
 810163e:	bf15      	itete	ne
 8101640:	6560      	strne	r0, [r4, #84]	@ 0x54
 8101642:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8101646:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 810164a:	81a3      	strheq	r3, [r4, #12]
 810164c:	bf18      	it	ne
 810164e:	81a3      	strhne	r3, [r4, #12]
 8101650:	bd10      	pop	{r4, pc}

08101652 <__sclose>:
 8101652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8101656:	f000 b89d 	b.w	8101794 <_close_r>

0810165a <__swbuf_r>:
 810165a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810165c:	460e      	mov	r6, r1
 810165e:	4614      	mov	r4, r2
 8101660:	4605      	mov	r5, r0
 8101662:	b118      	cbz	r0, 810166c <__swbuf_r+0x12>
 8101664:	6a03      	ldr	r3, [r0, #32]
 8101666:	b90b      	cbnz	r3, 810166c <__swbuf_r+0x12>
 8101668:	f7ff ff0e 	bl	8101488 <__sinit>
 810166c:	69a3      	ldr	r3, [r4, #24]
 810166e:	60a3      	str	r3, [r4, #8]
 8101670:	89a3      	ldrh	r3, [r4, #12]
 8101672:	071a      	lsls	r2, r3, #28
 8101674:	d501      	bpl.n	810167a <__swbuf_r+0x20>
 8101676:	6923      	ldr	r3, [r4, #16]
 8101678:	b943      	cbnz	r3, 810168c <__swbuf_r+0x32>
 810167a:	4621      	mov	r1, r4
 810167c:	4628      	mov	r0, r5
 810167e:	f000 f82b 	bl	81016d8 <__swsetup_r>
 8101682:	b118      	cbz	r0, 810168c <__swbuf_r+0x32>
 8101684:	f04f 37ff 	mov.w	r7, #4294967295
 8101688:	4638      	mov	r0, r7
 810168a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810168c:	6823      	ldr	r3, [r4, #0]
 810168e:	6922      	ldr	r2, [r4, #16]
 8101690:	1a98      	subs	r0, r3, r2
 8101692:	6963      	ldr	r3, [r4, #20]
 8101694:	b2f6      	uxtb	r6, r6
 8101696:	4283      	cmp	r3, r0
 8101698:	4637      	mov	r7, r6
 810169a:	dc05      	bgt.n	81016a8 <__swbuf_r+0x4e>
 810169c:	4621      	mov	r1, r4
 810169e:	4628      	mov	r0, r5
 81016a0:	f000 fd36 	bl	8102110 <_fflush_r>
 81016a4:	2800      	cmp	r0, #0
 81016a6:	d1ed      	bne.n	8101684 <__swbuf_r+0x2a>
 81016a8:	68a3      	ldr	r3, [r4, #8]
 81016aa:	3b01      	subs	r3, #1
 81016ac:	60a3      	str	r3, [r4, #8]
 81016ae:	6823      	ldr	r3, [r4, #0]
 81016b0:	1c5a      	adds	r2, r3, #1
 81016b2:	6022      	str	r2, [r4, #0]
 81016b4:	701e      	strb	r6, [r3, #0]
 81016b6:	6962      	ldr	r2, [r4, #20]
 81016b8:	1c43      	adds	r3, r0, #1
 81016ba:	429a      	cmp	r2, r3
 81016bc:	d004      	beq.n	81016c8 <__swbuf_r+0x6e>
 81016be:	89a3      	ldrh	r3, [r4, #12]
 81016c0:	07db      	lsls	r3, r3, #31
 81016c2:	d5e1      	bpl.n	8101688 <__swbuf_r+0x2e>
 81016c4:	2e0a      	cmp	r6, #10
 81016c6:	d1df      	bne.n	8101688 <__swbuf_r+0x2e>
 81016c8:	4621      	mov	r1, r4
 81016ca:	4628      	mov	r0, r5
 81016cc:	f000 fd20 	bl	8102110 <_fflush_r>
 81016d0:	2800      	cmp	r0, #0
 81016d2:	d0d9      	beq.n	8101688 <__swbuf_r+0x2e>
 81016d4:	e7d6      	b.n	8101684 <__swbuf_r+0x2a>
	...

081016d8 <__swsetup_r>:
 81016d8:	b538      	push	{r3, r4, r5, lr}
 81016da:	4b29      	ldr	r3, [pc, #164]	@ (8101780 <__swsetup_r+0xa8>)
 81016dc:	4605      	mov	r5, r0
 81016de:	6818      	ldr	r0, [r3, #0]
 81016e0:	460c      	mov	r4, r1
 81016e2:	b118      	cbz	r0, 81016ec <__swsetup_r+0x14>
 81016e4:	6a03      	ldr	r3, [r0, #32]
 81016e6:	b90b      	cbnz	r3, 81016ec <__swsetup_r+0x14>
 81016e8:	f7ff fece 	bl	8101488 <__sinit>
 81016ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 81016f0:	0719      	lsls	r1, r3, #28
 81016f2:	d422      	bmi.n	810173a <__swsetup_r+0x62>
 81016f4:	06da      	lsls	r2, r3, #27
 81016f6:	d407      	bmi.n	8101708 <__swsetup_r+0x30>
 81016f8:	2209      	movs	r2, #9
 81016fa:	602a      	str	r2, [r5, #0]
 81016fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8101700:	81a3      	strh	r3, [r4, #12]
 8101702:	f04f 30ff 	mov.w	r0, #4294967295
 8101706:	e033      	b.n	8101770 <__swsetup_r+0x98>
 8101708:	0758      	lsls	r0, r3, #29
 810170a:	d512      	bpl.n	8101732 <__swsetup_r+0x5a>
 810170c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810170e:	b141      	cbz	r1, 8101722 <__swsetup_r+0x4a>
 8101710:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8101714:	4299      	cmp	r1, r3
 8101716:	d002      	beq.n	810171e <__swsetup_r+0x46>
 8101718:	4628      	mov	r0, r5
 810171a:	f000 f8af 	bl	810187c <_free_r>
 810171e:	2300      	movs	r3, #0
 8101720:	6363      	str	r3, [r4, #52]	@ 0x34
 8101722:	89a3      	ldrh	r3, [r4, #12]
 8101724:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8101728:	81a3      	strh	r3, [r4, #12]
 810172a:	2300      	movs	r3, #0
 810172c:	6063      	str	r3, [r4, #4]
 810172e:	6923      	ldr	r3, [r4, #16]
 8101730:	6023      	str	r3, [r4, #0]
 8101732:	89a3      	ldrh	r3, [r4, #12]
 8101734:	f043 0308 	orr.w	r3, r3, #8
 8101738:	81a3      	strh	r3, [r4, #12]
 810173a:	6923      	ldr	r3, [r4, #16]
 810173c:	b94b      	cbnz	r3, 8101752 <__swsetup_r+0x7a>
 810173e:	89a3      	ldrh	r3, [r4, #12]
 8101740:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8101744:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8101748:	d003      	beq.n	8101752 <__swsetup_r+0x7a>
 810174a:	4621      	mov	r1, r4
 810174c:	4628      	mov	r0, r5
 810174e:	f000 fd2d 	bl	81021ac <__smakebuf_r>
 8101752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8101756:	f013 0201 	ands.w	r2, r3, #1
 810175a:	d00a      	beq.n	8101772 <__swsetup_r+0x9a>
 810175c:	2200      	movs	r2, #0
 810175e:	60a2      	str	r2, [r4, #8]
 8101760:	6962      	ldr	r2, [r4, #20]
 8101762:	4252      	negs	r2, r2
 8101764:	61a2      	str	r2, [r4, #24]
 8101766:	6922      	ldr	r2, [r4, #16]
 8101768:	b942      	cbnz	r2, 810177c <__swsetup_r+0xa4>
 810176a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 810176e:	d1c5      	bne.n	81016fc <__swsetup_r+0x24>
 8101770:	bd38      	pop	{r3, r4, r5, pc}
 8101772:	0799      	lsls	r1, r3, #30
 8101774:	bf58      	it	pl
 8101776:	6962      	ldrpl	r2, [r4, #20]
 8101778:	60a2      	str	r2, [r4, #8]
 810177a:	e7f4      	b.n	8101766 <__swsetup_r+0x8e>
 810177c:	2000      	movs	r0, #0
 810177e:	e7f7      	b.n	8101770 <__swsetup_r+0x98>
 8101780:	10000020 	.word	0x10000020

08101784 <memset>:
 8101784:	4402      	add	r2, r0
 8101786:	4603      	mov	r3, r0
 8101788:	4293      	cmp	r3, r2
 810178a:	d100      	bne.n	810178e <memset+0xa>
 810178c:	4770      	bx	lr
 810178e:	f803 1b01 	strb.w	r1, [r3], #1
 8101792:	e7f9      	b.n	8101788 <memset+0x4>

08101794 <_close_r>:
 8101794:	b538      	push	{r3, r4, r5, lr}
 8101796:	4d06      	ldr	r5, [pc, #24]	@ (81017b0 <_close_r+0x1c>)
 8101798:	2300      	movs	r3, #0
 810179a:	4604      	mov	r4, r0
 810179c:	4608      	mov	r0, r1
 810179e:	602b      	str	r3, [r5, #0]
 81017a0:	f7fe ff16 	bl	81005d0 <_close>
 81017a4:	1c43      	adds	r3, r0, #1
 81017a6:	d102      	bne.n	81017ae <_close_r+0x1a>
 81017a8:	682b      	ldr	r3, [r5, #0]
 81017aa:	b103      	cbz	r3, 81017ae <_close_r+0x1a>
 81017ac:	6023      	str	r3, [r4, #0]
 81017ae:	bd38      	pop	{r3, r4, r5, pc}
 81017b0:	100001ec 	.word	0x100001ec

081017b4 <_lseek_r>:
 81017b4:	b538      	push	{r3, r4, r5, lr}
 81017b6:	4d07      	ldr	r5, [pc, #28]	@ (81017d4 <_lseek_r+0x20>)
 81017b8:	4604      	mov	r4, r0
 81017ba:	4608      	mov	r0, r1
 81017bc:	4611      	mov	r1, r2
 81017be:	2200      	movs	r2, #0
 81017c0:	602a      	str	r2, [r5, #0]
 81017c2:	461a      	mov	r2, r3
 81017c4:	f7fe ff2b 	bl	810061e <_lseek>
 81017c8:	1c43      	adds	r3, r0, #1
 81017ca:	d102      	bne.n	81017d2 <_lseek_r+0x1e>
 81017cc:	682b      	ldr	r3, [r5, #0]
 81017ce:	b103      	cbz	r3, 81017d2 <_lseek_r+0x1e>
 81017d0:	6023      	str	r3, [r4, #0]
 81017d2:	bd38      	pop	{r3, r4, r5, pc}
 81017d4:	100001ec 	.word	0x100001ec

081017d8 <_read_r>:
 81017d8:	b538      	push	{r3, r4, r5, lr}
 81017da:	4d07      	ldr	r5, [pc, #28]	@ (81017f8 <_read_r+0x20>)
 81017dc:	4604      	mov	r4, r0
 81017de:	4608      	mov	r0, r1
 81017e0:	4611      	mov	r1, r2
 81017e2:	2200      	movs	r2, #0
 81017e4:	602a      	str	r2, [r5, #0]
 81017e6:	461a      	mov	r2, r3
 81017e8:	f7fe feb9 	bl	810055e <_read>
 81017ec:	1c43      	adds	r3, r0, #1
 81017ee:	d102      	bne.n	81017f6 <_read_r+0x1e>
 81017f0:	682b      	ldr	r3, [r5, #0]
 81017f2:	b103      	cbz	r3, 81017f6 <_read_r+0x1e>
 81017f4:	6023      	str	r3, [r4, #0]
 81017f6:	bd38      	pop	{r3, r4, r5, pc}
 81017f8:	100001ec 	.word	0x100001ec

081017fc <_write_r>:
 81017fc:	b538      	push	{r3, r4, r5, lr}
 81017fe:	4d07      	ldr	r5, [pc, #28]	@ (810181c <_write_r+0x20>)
 8101800:	4604      	mov	r4, r0
 8101802:	4608      	mov	r0, r1
 8101804:	4611      	mov	r1, r2
 8101806:	2200      	movs	r2, #0
 8101808:	602a      	str	r2, [r5, #0]
 810180a:	461a      	mov	r2, r3
 810180c:	f7fe fec4 	bl	8100598 <_write>
 8101810:	1c43      	adds	r3, r0, #1
 8101812:	d102      	bne.n	810181a <_write_r+0x1e>
 8101814:	682b      	ldr	r3, [r5, #0]
 8101816:	b103      	cbz	r3, 810181a <_write_r+0x1e>
 8101818:	6023      	str	r3, [r4, #0]
 810181a:	bd38      	pop	{r3, r4, r5, pc}
 810181c:	100001ec 	.word	0x100001ec

08101820 <__errno>:
 8101820:	4b01      	ldr	r3, [pc, #4]	@ (8101828 <__errno+0x8>)
 8101822:	6818      	ldr	r0, [r3, #0]
 8101824:	4770      	bx	lr
 8101826:	bf00      	nop
 8101828:	10000020 	.word	0x10000020

0810182c <__libc_init_array>:
 810182c:	b570      	push	{r4, r5, r6, lr}
 810182e:	4d0d      	ldr	r5, [pc, #52]	@ (8101864 <__libc_init_array+0x38>)
 8101830:	4c0d      	ldr	r4, [pc, #52]	@ (8101868 <__libc_init_array+0x3c>)
 8101832:	1b64      	subs	r4, r4, r5
 8101834:	10a4      	asrs	r4, r4, #2
 8101836:	2600      	movs	r6, #0
 8101838:	42a6      	cmp	r6, r4
 810183a:	d109      	bne.n	8101850 <__libc_init_array+0x24>
 810183c:	4d0b      	ldr	r5, [pc, #44]	@ (810186c <__libc_init_array+0x40>)
 810183e:	4c0c      	ldr	r4, [pc, #48]	@ (8101870 <__libc_init_array+0x44>)
 8101840:	f000 fd22 	bl	8102288 <_init>
 8101844:	1b64      	subs	r4, r4, r5
 8101846:	10a4      	asrs	r4, r4, #2
 8101848:	2600      	movs	r6, #0
 810184a:	42a6      	cmp	r6, r4
 810184c:	d105      	bne.n	810185a <__libc_init_array+0x2e>
 810184e:	bd70      	pop	{r4, r5, r6, pc}
 8101850:	f855 3b04 	ldr.w	r3, [r5], #4
 8101854:	4798      	blx	r3
 8101856:	3601      	adds	r6, #1
 8101858:	e7ee      	b.n	8101838 <__libc_init_array+0xc>
 810185a:	f855 3b04 	ldr.w	r3, [r5], #4
 810185e:	4798      	blx	r3
 8101860:	3601      	adds	r6, #1
 8101862:	e7f2      	b.n	810184a <__libc_init_array+0x1e>
 8101864:	0810233c 	.word	0x0810233c
 8101868:	0810233c 	.word	0x0810233c
 810186c:	0810233c 	.word	0x0810233c
 8101870:	08102340 	.word	0x08102340

08101874 <__retarget_lock_init_recursive>:
 8101874:	4770      	bx	lr

08101876 <__retarget_lock_acquire_recursive>:
 8101876:	4770      	bx	lr

08101878 <__retarget_lock_release_recursive>:
 8101878:	4770      	bx	lr
	...

0810187c <_free_r>:
 810187c:	b538      	push	{r3, r4, r5, lr}
 810187e:	4605      	mov	r5, r0
 8101880:	2900      	cmp	r1, #0
 8101882:	d041      	beq.n	8101908 <_free_r+0x8c>
 8101884:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8101888:	1f0c      	subs	r4, r1, #4
 810188a:	2b00      	cmp	r3, #0
 810188c:	bfb8      	it	lt
 810188e:	18e4      	addlt	r4, r4, r3
 8101890:	f000 f8e0 	bl	8101a54 <__malloc_lock>
 8101894:	4a1d      	ldr	r2, [pc, #116]	@ (810190c <_free_r+0x90>)
 8101896:	6813      	ldr	r3, [r2, #0]
 8101898:	b933      	cbnz	r3, 81018a8 <_free_r+0x2c>
 810189a:	6063      	str	r3, [r4, #4]
 810189c:	6014      	str	r4, [r2, #0]
 810189e:	4628      	mov	r0, r5
 81018a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 81018a4:	f000 b8dc 	b.w	8101a60 <__malloc_unlock>
 81018a8:	42a3      	cmp	r3, r4
 81018aa:	d908      	bls.n	81018be <_free_r+0x42>
 81018ac:	6820      	ldr	r0, [r4, #0]
 81018ae:	1821      	adds	r1, r4, r0
 81018b0:	428b      	cmp	r3, r1
 81018b2:	bf01      	itttt	eq
 81018b4:	6819      	ldreq	r1, [r3, #0]
 81018b6:	685b      	ldreq	r3, [r3, #4]
 81018b8:	1809      	addeq	r1, r1, r0
 81018ba:	6021      	streq	r1, [r4, #0]
 81018bc:	e7ed      	b.n	810189a <_free_r+0x1e>
 81018be:	461a      	mov	r2, r3
 81018c0:	685b      	ldr	r3, [r3, #4]
 81018c2:	b10b      	cbz	r3, 81018c8 <_free_r+0x4c>
 81018c4:	42a3      	cmp	r3, r4
 81018c6:	d9fa      	bls.n	81018be <_free_r+0x42>
 81018c8:	6811      	ldr	r1, [r2, #0]
 81018ca:	1850      	adds	r0, r2, r1
 81018cc:	42a0      	cmp	r0, r4
 81018ce:	d10b      	bne.n	81018e8 <_free_r+0x6c>
 81018d0:	6820      	ldr	r0, [r4, #0]
 81018d2:	4401      	add	r1, r0
 81018d4:	1850      	adds	r0, r2, r1
 81018d6:	4283      	cmp	r3, r0
 81018d8:	6011      	str	r1, [r2, #0]
 81018da:	d1e0      	bne.n	810189e <_free_r+0x22>
 81018dc:	6818      	ldr	r0, [r3, #0]
 81018de:	685b      	ldr	r3, [r3, #4]
 81018e0:	6053      	str	r3, [r2, #4]
 81018e2:	4408      	add	r0, r1
 81018e4:	6010      	str	r0, [r2, #0]
 81018e6:	e7da      	b.n	810189e <_free_r+0x22>
 81018e8:	d902      	bls.n	81018f0 <_free_r+0x74>
 81018ea:	230c      	movs	r3, #12
 81018ec:	602b      	str	r3, [r5, #0]
 81018ee:	e7d6      	b.n	810189e <_free_r+0x22>
 81018f0:	6820      	ldr	r0, [r4, #0]
 81018f2:	1821      	adds	r1, r4, r0
 81018f4:	428b      	cmp	r3, r1
 81018f6:	bf04      	itt	eq
 81018f8:	6819      	ldreq	r1, [r3, #0]
 81018fa:	685b      	ldreq	r3, [r3, #4]
 81018fc:	6063      	str	r3, [r4, #4]
 81018fe:	bf04      	itt	eq
 8101900:	1809      	addeq	r1, r1, r0
 8101902:	6021      	streq	r1, [r4, #0]
 8101904:	6054      	str	r4, [r2, #4]
 8101906:	e7ca      	b.n	810189e <_free_r+0x22>
 8101908:	bd38      	pop	{r3, r4, r5, pc}
 810190a:	bf00      	nop
 810190c:	100001f8 	.word	0x100001f8

08101910 <sbrk_aligned>:
 8101910:	b570      	push	{r4, r5, r6, lr}
 8101912:	4e0f      	ldr	r6, [pc, #60]	@ (8101950 <sbrk_aligned+0x40>)
 8101914:	460c      	mov	r4, r1
 8101916:	6831      	ldr	r1, [r6, #0]
 8101918:	4605      	mov	r5, r0
 810191a:	b911      	cbnz	r1, 8101922 <sbrk_aligned+0x12>
 810191c:	f000 fca4 	bl	8102268 <_sbrk_r>
 8101920:	6030      	str	r0, [r6, #0]
 8101922:	4621      	mov	r1, r4
 8101924:	4628      	mov	r0, r5
 8101926:	f000 fc9f 	bl	8102268 <_sbrk_r>
 810192a:	1c43      	adds	r3, r0, #1
 810192c:	d103      	bne.n	8101936 <sbrk_aligned+0x26>
 810192e:	f04f 34ff 	mov.w	r4, #4294967295
 8101932:	4620      	mov	r0, r4
 8101934:	bd70      	pop	{r4, r5, r6, pc}
 8101936:	1cc4      	adds	r4, r0, #3
 8101938:	f024 0403 	bic.w	r4, r4, #3
 810193c:	42a0      	cmp	r0, r4
 810193e:	d0f8      	beq.n	8101932 <sbrk_aligned+0x22>
 8101940:	1a21      	subs	r1, r4, r0
 8101942:	4628      	mov	r0, r5
 8101944:	f000 fc90 	bl	8102268 <_sbrk_r>
 8101948:	3001      	adds	r0, #1
 810194a:	d1f2      	bne.n	8101932 <sbrk_aligned+0x22>
 810194c:	e7ef      	b.n	810192e <sbrk_aligned+0x1e>
 810194e:	bf00      	nop
 8101950:	100001f4 	.word	0x100001f4

08101954 <_malloc_r>:
 8101954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8101958:	1ccd      	adds	r5, r1, #3
 810195a:	f025 0503 	bic.w	r5, r5, #3
 810195e:	3508      	adds	r5, #8
 8101960:	2d0c      	cmp	r5, #12
 8101962:	bf38      	it	cc
 8101964:	250c      	movcc	r5, #12
 8101966:	2d00      	cmp	r5, #0
 8101968:	4606      	mov	r6, r0
 810196a:	db01      	blt.n	8101970 <_malloc_r+0x1c>
 810196c:	42a9      	cmp	r1, r5
 810196e:	d904      	bls.n	810197a <_malloc_r+0x26>
 8101970:	230c      	movs	r3, #12
 8101972:	6033      	str	r3, [r6, #0]
 8101974:	2000      	movs	r0, #0
 8101976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810197a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8101a50 <_malloc_r+0xfc>
 810197e:	f000 f869 	bl	8101a54 <__malloc_lock>
 8101982:	f8d8 3000 	ldr.w	r3, [r8]
 8101986:	461c      	mov	r4, r3
 8101988:	bb44      	cbnz	r4, 81019dc <_malloc_r+0x88>
 810198a:	4629      	mov	r1, r5
 810198c:	4630      	mov	r0, r6
 810198e:	f7ff ffbf 	bl	8101910 <sbrk_aligned>
 8101992:	1c43      	adds	r3, r0, #1
 8101994:	4604      	mov	r4, r0
 8101996:	d158      	bne.n	8101a4a <_malloc_r+0xf6>
 8101998:	f8d8 4000 	ldr.w	r4, [r8]
 810199c:	4627      	mov	r7, r4
 810199e:	2f00      	cmp	r7, #0
 81019a0:	d143      	bne.n	8101a2a <_malloc_r+0xd6>
 81019a2:	2c00      	cmp	r4, #0
 81019a4:	d04b      	beq.n	8101a3e <_malloc_r+0xea>
 81019a6:	6823      	ldr	r3, [r4, #0]
 81019a8:	4639      	mov	r1, r7
 81019aa:	4630      	mov	r0, r6
 81019ac:	eb04 0903 	add.w	r9, r4, r3
 81019b0:	f000 fc5a 	bl	8102268 <_sbrk_r>
 81019b4:	4581      	cmp	r9, r0
 81019b6:	d142      	bne.n	8101a3e <_malloc_r+0xea>
 81019b8:	6821      	ldr	r1, [r4, #0]
 81019ba:	1a6d      	subs	r5, r5, r1
 81019bc:	4629      	mov	r1, r5
 81019be:	4630      	mov	r0, r6
 81019c0:	f7ff ffa6 	bl	8101910 <sbrk_aligned>
 81019c4:	3001      	adds	r0, #1
 81019c6:	d03a      	beq.n	8101a3e <_malloc_r+0xea>
 81019c8:	6823      	ldr	r3, [r4, #0]
 81019ca:	442b      	add	r3, r5
 81019cc:	6023      	str	r3, [r4, #0]
 81019ce:	f8d8 3000 	ldr.w	r3, [r8]
 81019d2:	685a      	ldr	r2, [r3, #4]
 81019d4:	bb62      	cbnz	r2, 8101a30 <_malloc_r+0xdc>
 81019d6:	f8c8 7000 	str.w	r7, [r8]
 81019da:	e00f      	b.n	81019fc <_malloc_r+0xa8>
 81019dc:	6822      	ldr	r2, [r4, #0]
 81019de:	1b52      	subs	r2, r2, r5
 81019e0:	d420      	bmi.n	8101a24 <_malloc_r+0xd0>
 81019e2:	2a0b      	cmp	r2, #11
 81019e4:	d917      	bls.n	8101a16 <_malloc_r+0xc2>
 81019e6:	1961      	adds	r1, r4, r5
 81019e8:	42a3      	cmp	r3, r4
 81019ea:	6025      	str	r5, [r4, #0]
 81019ec:	bf18      	it	ne
 81019ee:	6059      	strne	r1, [r3, #4]
 81019f0:	6863      	ldr	r3, [r4, #4]
 81019f2:	bf08      	it	eq
 81019f4:	f8c8 1000 	streq.w	r1, [r8]
 81019f8:	5162      	str	r2, [r4, r5]
 81019fa:	604b      	str	r3, [r1, #4]
 81019fc:	4630      	mov	r0, r6
 81019fe:	f000 f82f 	bl	8101a60 <__malloc_unlock>
 8101a02:	f104 000b 	add.w	r0, r4, #11
 8101a06:	1d23      	adds	r3, r4, #4
 8101a08:	f020 0007 	bic.w	r0, r0, #7
 8101a0c:	1ac2      	subs	r2, r0, r3
 8101a0e:	bf1c      	itt	ne
 8101a10:	1a1b      	subne	r3, r3, r0
 8101a12:	50a3      	strne	r3, [r4, r2]
 8101a14:	e7af      	b.n	8101976 <_malloc_r+0x22>
 8101a16:	6862      	ldr	r2, [r4, #4]
 8101a18:	42a3      	cmp	r3, r4
 8101a1a:	bf0c      	ite	eq
 8101a1c:	f8c8 2000 	streq.w	r2, [r8]
 8101a20:	605a      	strne	r2, [r3, #4]
 8101a22:	e7eb      	b.n	81019fc <_malloc_r+0xa8>
 8101a24:	4623      	mov	r3, r4
 8101a26:	6864      	ldr	r4, [r4, #4]
 8101a28:	e7ae      	b.n	8101988 <_malloc_r+0x34>
 8101a2a:	463c      	mov	r4, r7
 8101a2c:	687f      	ldr	r7, [r7, #4]
 8101a2e:	e7b6      	b.n	810199e <_malloc_r+0x4a>
 8101a30:	461a      	mov	r2, r3
 8101a32:	685b      	ldr	r3, [r3, #4]
 8101a34:	42a3      	cmp	r3, r4
 8101a36:	d1fb      	bne.n	8101a30 <_malloc_r+0xdc>
 8101a38:	2300      	movs	r3, #0
 8101a3a:	6053      	str	r3, [r2, #4]
 8101a3c:	e7de      	b.n	81019fc <_malloc_r+0xa8>
 8101a3e:	230c      	movs	r3, #12
 8101a40:	6033      	str	r3, [r6, #0]
 8101a42:	4630      	mov	r0, r6
 8101a44:	f000 f80c 	bl	8101a60 <__malloc_unlock>
 8101a48:	e794      	b.n	8101974 <_malloc_r+0x20>
 8101a4a:	6005      	str	r5, [r0, #0]
 8101a4c:	e7d6      	b.n	81019fc <_malloc_r+0xa8>
 8101a4e:	bf00      	nop
 8101a50:	100001f8 	.word	0x100001f8

08101a54 <__malloc_lock>:
 8101a54:	4801      	ldr	r0, [pc, #4]	@ (8101a5c <__malloc_lock+0x8>)
 8101a56:	f7ff bf0e 	b.w	8101876 <__retarget_lock_acquire_recursive>
 8101a5a:	bf00      	nop
 8101a5c:	100001f0 	.word	0x100001f0

08101a60 <__malloc_unlock>:
 8101a60:	4801      	ldr	r0, [pc, #4]	@ (8101a68 <__malloc_unlock+0x8>)
 8101a62:	f7ff bf09 	b.w	8101878 <__retarget_lock_release_recursive>
 8101a66:	bf00      	nop
 8101a68:	100001f0 	.word	0x100001f0

08101a6c <__sfputc_r>:
 8101a6c:	6893      	ldr	r3, [r2, #8]
 8101a6e:	3b01      	subs	r3, #1
 8101a70:	2b00      	cmp	r3, #0
 8101a72:	b410      	push	{r4}
 8101a74:	6093      	str	r3, [r2, #8]
 8101a76:	da08      	bge.n	8101a8a <__sfputc_r+0x1e>
 8101a78:	6994      	ldr	r4, [r2, #24]
 8101a7a:	42a3      	cmp	r3, r4
 8101a7c:	db01      	blt.n	8101a82 <__sfputc_r+0x16>
 8101a7e:	290a      	cmp	r1, #10
 8101a80:	d103      	bne.n	8101a8a <__sfputc_r+0x1e>
 8101a82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8101a86:	f7ff bde8 	b.w	810165a <__swbuf_r>
 8101a8a:	6813      	ldr	r3, [r2, #0]
 8101a8c:	1c58      	adds	r0, r3, #1
 8101a8e:	6010      	str	r0, [r2, #0]
 8101a90:	7019      	strb	r1, [r3, #0]
 8101a92:	4608      	mov	r0, r1
 8101a94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8101a98:	4770      	bx	lr

08101a9a <__sfputs_r>:
 8101a9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8101a9c:	4606      	mov	r6, r0
 8101a9e:	460f      	mov	r7, r1
 8101aa0:	4614      	mov	r4, r2
 8101aa2:	18d5      	adds	r5, r2, r3
 8101aa4:	42ac      	cmp	r4, r5
 8101aa6:	d101      	bne.n	8101aac <__sfputs_r+0x12>
 8101aa8:	2000      	movs	r0, #0
 8101aaa:	e007      	b.n	8101abc <__sfputs_r+0x22>
 8101aac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8101ab0:	463a      	mov	r2, r7
 8101ab2:	4630      	mov	r0, r6
 8101ab4:	f7ff ffda 	bl	8101a6c <__sfputc_r>
 8101ab8:	1c43      	adds	r3, r0, #1
 8101aba:	d1f3      	bne.n	8101aa4 <__sfputs_r+0xa>
 8101abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08101ac0 <_vfiprintf_r>:
 8101ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8101ac4:	460d      	mov	r5, r1
 8101ac6:	b09d      	sub	sp, #116	@ 0x74
 8101ac8:	4614      	mov	r4, r2
 8101aca:	4698      	mov	r8, r3
 8101acc:	4606      	mov	r6, r0
 8101ace:	b118      	cbz	r0, 8101ad8 <_vfiprintf_r+0x18>
 8101ad0:	6a03      	ldr	r3, [r0, #32]
 8101ad2:	b90b      	cbnz	r3, 8101ad8 <_vfiprintf_r+0x18>
 8101ad4:	f7ff fcd8 	bl	8101488 <__sinit>
 8101ad8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8101ada:	07d9      	lsls	r1, r3, #31
 8101adc:	d405      	bmi.n	8101aea <_vfiprintf_r+0x2a>
 8101ade:	89ab      	ldrh	r3, [r5, #12]
 8101ae0:	059a      	lsls	r2, r3, #22
 8101ae2:	d402      	bmi.n	8101aea <_vfiprintf_r+0x2a>
 8101ae4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8101ae6:	f7ff fec6 	bl	8101876 <__retarget_lock_acquire_recursive>
 8101aea:	89ab      	ldrh	r3, [r5, #12]
 8101aec:	071b      	lsls	r3, r3, #28
 8101aee:	d501      	bpl.n	8101af4 <_vfiprintf_r+0x34>
 8101af0:	692b      	ldr	r3, [r5, #16]
 8101af2:	b99b      	cbnz	r3, 8101b1c <_vfiprintf_r+0x5c>
 8101af4:	4629      	mov	r1, r5
 8101af6:	4630      	mov	r0, r6
 8101af8:	f7ff fdee 	bl	81016d8 <__swsetup_r>
 8101afc:	b170      	cbz	r0, 8101b1c <_vfiprintf_r+0x5c>
 8101afe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8101b00:	07dc      	lsls	r4, r3, #31
 8101b02:	d504      	bpl.n	8101b0e <_vfiprintf_r+0x4e>
 8101b04:	f04f 30ff 	mov.w	r0, #4294967295
 8101b08:	b01d      	add	sp, #116	@ 0x74
 8101b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8101b0e:	89ab      	ldrh	r3, [r5, #12]
 8101b10:	0598      	lsls	r0, r3, #22
 8101b12:	d4f7      	bmi.n	8101b04 <_vfiprintf_r+0x44>
 8101b14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8101b16:	f7ff feaf 	bl	8101878 <__retarget_lock_release_recursive>
 8101b1a:	e7f3      	b.n	8101b04 <_vfiprintf_r+0x44>
 8101b1c:	2300      	movs	r3, #0
 8101b1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8101b20:	2320      	movs	r3, #32
 8101b22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8101b26:	f8cd 800c 	str.w	r8, [sp, #12]
 8101b2a:	2330      	movs	r3, #48	@ 0x30
 8101b2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8101cdc <_vfiprintf_r+0x21c>
 8101b30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8101b34:	f04f 0901 	mov.w	r9, #1
 8101b38:	4623      	mov	r3, r4
 8101b3a:	469a      	mov	sl, r3
 8101b3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8101b40:	b10a      	cbz	r2, 8101b46 <_vfiprintf_r+0x86>
 8101b42:	2a25      	cmp	r2, #37	@ 0x25
 8101b44:	d1f9      	bne.n	8101b3a <_vfiprintf_r+0x7a>
 8101b46:	ebba 0b04 	subs.w	fp, sl, r4
 8101b4a:	d00b      	beq.n	8101b64 <_vfiprintf_r+0xa4>
 8101b4c:	465b      	mov	r3, fp
 8101b4e:	4622      	mov	r2, r4
 8101b50:	4629      	mov	r1, r5
 8101b52:	4630      	mov	r0, r6
 8101b54:	f7ff ffa1 	bl	8101a9a <__sfputs_r>
 8101b58:	3001      	adds	r0, #1
 8101b5a:	f000 80a7 	beq.w	8101cac <_vfiprintf_r+0x1ec>
 8101b5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8101b60:	445a      	add	r2, fp
 8101b62:	9209      	str	r2, [sp, #36]	@ 0x24
 8101b64:	f89a 3000 	ldrb.w	r3, [sl]
 8101b68:	2b00      	cmp	r3, #0
 8101b6a:	f000 809f 	beq.w	8101cac <_vfiprintf_r+0x1ec>
 8101b6e:	2300      	movs	r3, #0
 8101b70:	f04f 32ff 	mov.w	r2, #4294967295
 8101b74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8101b78:	f10a 0a01 	add.w	sl, sl, #1
 8101b7c:	9304      	str	r3, [sp, #16]
 8101b7e:	9307      	str	r3, [sp, #28]
 8101b80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8101b84:	931a      	str	r3, [sp, #104]	@ 0x68
 8101b86:	4654      	mov	r4, sl
 8101b88:	2205      	movs	r2, #5
 8101b8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8101b8e:	4853      	ldr	r0, [pc, #332]	@ (8101cdc <_vfiprintf_r+0x21c>)
 8101b90:	f7fe fba6 	bl	81002e0 <memchr>
 8101b94:	9a04      	ldr	r2, [sp, #16]
 8101b96:	b9d8      	cbnz	r0, 8101bd0 <_vfiprintf_r+0x110>
 8101b98:	06d1      	lsls	r1, r2, #27
 8101b9a:	bf44      	itt	mi
 8101b9c:	2320      	movmi	r3, #32
 8101b9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8101ba2:	0713      	lsls	r3, r2, #28
 8101ba4:	bf44      	itt	mi
 8101ba6:	232b      	movmi	r3, #43	@ 0x2b
 8101ba8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8101bac:	f89a 3000 	ldrb.w	r3, [sl]
 8101bb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8101bb2:	d015      	beq.n	8101be0 <_vfiprintf_r+0x120>
 8101bb4:	9a07      	ldr	r2, [sp, #28]
 8101bb6:	4654      	mov	r4, sl
 8101bb8:	2000      	movs	r0, #0
 8101bba:	f04f 0c0a 	mov.w	ip, #10
 8101bbe:	4621      	mov	r1, r4
 8101bc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8101bc4:	3b30      	subs	r3, #48	@ 0x30
 8101bc6:	2b09      	cmp	r3, #9
 8101bc8:	d94b      	bls.n	8101c62 <_vfiprintf_r+0x1a2>
 8101bca:	b1b0      	cbz	r0, 8101bfa <_vfiprintf_r+0x13a>
 8101bcc:	9207      	str	r2, [sp, #28]
 8101bce:	e014      	b.n	8101bfa <_vfiprintf_r+0x13a>
 8101bd0:	eba0 0308 	sub.w	r3, r0, r8
 8101bd4:	fa09 f303 	lsl.w	r3, r9, r3
 8101bd8:	4313      	orrs	r3, r2
 8101bda:	9304      	str	r3, [sp, #16]
 8101bdc:	46a2      	mov	sl, r4
 8101bde:	e7d2      	b.n	8101b86 <_vfiprintf_r+0xc6>
 8101be0:	9b03      	ldr	r3, [sp, #12]
 8101be2:	1d19      	adds	r1, r3, #4
 8101be4:	681b      	ldr	r3, [r3, #0]
 8101be6:	9103      	str	r1, [sp, #12]
 8101be8:	2b00      	cmp	r3, #0
 8101bea:	bfbb      	ittet	lt
 8101bec:	425b      	neglt	r3, r3
 8101bee:	f042 0202 	orrlt.w	r2, r2, #2
 8101bf2:	9307      	strge	r3, [sp, #28]
 8101bf4:	9307      	strlt	r3, [sp, #28]
 8101bf6:	bfb8      	it	lt
 8101bf8:	9204      	strlt	r2, [sp, #16]
 8101bfa:	7823      	ldrb	r3, [r4, #0]
 8101bfc:	2b2e      	cmp	r3, #46	@ 0x2e
 8101bfe:	d10a      	bne.n	8101c16 <_vfiprintf_r+0x156>
 8101c00:	7863      	ldrb	r3, [r4, #1]
 8101c02:	2b2a      	cmp	r3, #42	@ 0x2a
 8101c04:	d132      	bne.n	8101c6c <_vfiprintf_r+0x1ac>
 8101c06:	9b03      	ldr	r3, [sp, #12]
 8101c08:	1d1a      	adds	r2, r3, #4
 8101c0a:	681b      	ldr	r3, [r3, #0]
 8101c0c:	9203      	str	r2, [sp, #12]
 8101c0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8101c12:	3402      	adds	r4, #2
 8101c14:	9305      	str	r3, [sp, #20]
 8101c16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8101cec <_vfiprintf_r+0x22c>
 8101c1a:	7821      	ldrb	r1, [r4, #0]
 8101c1c:	2203      	movs	r2, #3
 8101c1e:	4650      	mov	r0, sl
 8101c20:	f7fe fb5e 	bl	81002e0 <memchr>
 8101c24:	b138      	cbz	r0, 8101c36 <_vfiprintf_r+0x176>
 8101c26:	9b04      	ldr	r3, [sp, #16]
 8101c28:	eba0 000a 	sub.w	r0, r0, sl
 8101c2c:	2240      	movs	r2, #64	@ 0x40
 8101c2e:	4082      	lsls	r2, r0
 8101c30:	4313      	orrs	r3, r2
 8101c32:	3401      	adds	r4, #1
 8101c34:	9304      	str	r3, [sp, #16]
 8101c36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8101c3a:	4829      	ldr	r0, [pc, #164]	@ (8101ce0 <_vfiprintf_r+0x220>)
 8101c3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8101c40:	2206      	movs	r2, #6
 8101c42:	f7fe fb4d 	bl	81002e0 <memchr>
 8101c46:	2800      	cmp	r0, #0
 8101c48:	d03f      	beq.n	8101cca <_vfiprintf_r+0x20a>
 8101c4a:	4b26      	ldr	r3, [pc, #152]	@ (8101ce4 <_vfiprintf_r+0x224>)
 8101c4c:	bb1b      	cbnz	r3, 8101c96 <_vfiprintf_r+0x1d6>
 8101c4e:	9b03      	ldr	r3, [sp, #12]
 8101c50:	3307      	adds	r3, #7
 8101c52:	f023 0307 	bic.w	r3, r3, #7
 8101c56:	3308      	adds	r3, #8
 8101c58:	9303      	str	r3, [sp, #12]
 8101c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8101c5c:	443b      	add	r3, r7
 8101c5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8101c60:	e76a      	b.n	8101b38 <_vfiprintf_r+0x78>
 8101c62:	fb0c 3202 	mla	r2, ip, r2, r3
 8101c66:	460c      	mov	r4, r1
 8101c68:	2001      	movs	r0, #1
 8101c6a:	e7a8      	b.n	8101bbe <_vfiprintf_r+0xfe>
 8101c6c:	2300      	movs	r3, #0
 8101c6e:	3401      	adds	r4, #1
 8101c70:	9305      	str	r3, [sp, #20]
 8101c72:	4619      	mov	r1, r3
 8101c74:	f04f 0c0a 	mov.w	ip, #10
 8101c78:	4620      	mov	r0, r4
 8101c7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8101c7e:	3a30      	subs	r2, #48	@ 0x30
 8101c80:	2a09      	cmp	r2, #9
 8101c82:	d903      	bls.n	8101c8c <_vfiprintf_r+0x1cc>
 8101c84:	2b00      	cmp	r3, #0
 8101c86:	d0c6      	beq.n	8101c16 <_vfiprintf_r+0x156>
 8101c88:	9105      	str	r1, [sp, #20]
 8101c8a:	e7c4      	b.n	8101c16 <_vfiprintf_r+0x156>
 8101c8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8101c90:	4604      	mov	r4, r0
 8101c92:	2301      	movs	r3, #1
 8101c94:	e7f0      	b.n	8101c78 <_vfiprintf_r+0x1b8>
 8101c96:	ab03      	add	r3, sp, #12
 8101c98:	9300      	str	r3, [sp, #0]
 8101c9a:	462a      	mov	r2, r5
 8101c9c:	4b12      	ldr	r3, [pc, #72]	@ (8101ce8 <_vfiprintf_r+0x228>)
 8101c9e:	a904      	add	r1, sp, #16
 8101ca0:	4630      	mov	r0, r6
 8101ca2:	f3af 8000 	nop.w
 8101ca6:	4607      	mov	r7, r0
 8101ca8:	1c78      	adds	r0, r7, #1
 8101caa:	d1d6      	bne.n	8101c5a <_vfiprintf_r+0x19a>
 8101cac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8101cae:	07d9      	lsls	r1, r3, #31
 8101cb0:	d405      	bmi.n	8101cbe <_vfiprintf_r+0x1fe>
 8101cb2:	89ab      	ldrh	r3, [r5, #12]
 8101cb4:	059a      	lsls	r2, r3, #22
 8101cb6:	d402      	bmi.n	8101cbe <_vfiprintf_r+0x1fe>
 8101cb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8101cba:	f7ff fddd 	bl	8101878 <__retarget_lock_release_recursive>
 8101cbe:	89ab      	ldrh	r3, [r5, #12]
 8101cc0:	065b      	lsls	r3, r3, #25
 8101cc2:	f53f af1f 	bmi.w	8101b04 <_vfiprintf_r+0x44>
 8101cc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8101cc8:	e71e      	b.n	8101b08 <_vfiprintf_r+0x48>
 8101cca:	ab03      	add	r3, sp, #12
 8101ccc:	9300      	str	r3, [sp, #0]
 8101cce:	462a      	mov	r2, r5
 8101cd0:	4b05      	ldr	r3, [pc, #20]	@ (8101ce8 <_vfiprintf_r+0x228>)
 8101cd2:	a904      	add	r1, sp, #16
 8101cd4:	4630      	mov	r0, r6
 8101cd6:	f000 f879 	bl	8101dcc <_printf_i>
 8101cda:	e7e4      	b.n	8101ca6 <_vfiprintf_r+0x1e6>
 8101cdc:	08102300 	.word	0x08102300
 8101ce0:	0810230a 	.word	0x0810230a
 8101ce4:	00000000 	.word	0x00000000
 8101ce8:	08101a9b 	.word	0x08101a9b
 8101cec:	08102306 	.word	0x08102306

08101cf0 <_printf_common>:
 8101cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8101cf4:	4616      	mov	r6, r2
 8101cf6:	4698      	mov	r8, r3
 8101cf8:	688a      	ldr	r2, [r1, #8]
 8101cfa:	690b      	ldr	r3, [r1, #16]
 8101cfc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8101d00:	4293      	cmp	r3, r2
 8101d02:	bfb8      	it	lt
 8101d04:	4613      	movlt	r3, r2
 8101d06:	6033      	str	r3, [r6, #0]
 8101d08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8101d0c:	4607      	mov	r7, r0
 8101d0e:	460c      	mov	r4, r1
 8101d10:	b10a      	cbz	r2, 8101d16 <_printf_common+0x26>
 8101d12:	3301      	adds	r3, #1
 8101d14:	6033      	str	r3, [r6, #0]
 8101d16:	6823      	ldr	r3, [r4, #0]
 8101d18:	0699      	lsls	r1, r3, #26
 8101d1a:	bf42      	ittt	mi
 8101d1c:	6833      	ldrmi	r3, [r6, #0]
 8101d1e:	3302      	addmi	r3, #2
 8101d20:	6033      	strmi	r3, [r6, #0]
 8101d22:	6825      	ldr	r5, [r4, #0]
 8101d24:	f015 0506 	ands.w	r5, r5, #6
 8101d28:	d106      	bne.n	8101d38 <_printf_common+0x48>
 8101d2a:	f104 0a19 	add.w	sl, r4, #25
 8101d2e:	68e3      	ldr	r3, [r4, #12]
 8101d30:	6832      	ldr	r2, [r6, #0]
 8101d32:	1a9b      	subs	r3, r3, r2
 8101d34:	42ab      	cmp	r3, r5
 8101d36:	dc26      	bgt.n	8101d86 <_printf_common+0x96>
 8101d38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8101d3c:	6822      	ldr	r2, [r4, #0]
 8101d3e:	3b00      	subs	r3, #0
 8101d40:	bf18      	it	ne
 8101d42:	2301      	movne	r3, #1
 8101d44:	0692      	lsls	r2, r2, #26
 8101d46:	d42b      	bmi.n	8101da0 <_printf_common+0xb0>
 8101d48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8101d4c:	4641      	mov	r1, r8
 8101d4e:	4638      	mov	r0, r7
 8101d50:	47c8      	blx	r9
 8101d52:	3001      	adds	r0, #1
 8101d54:	d01e      	beq.n	8101d94 <_printf_common+0xa4>
 8101d56:	6823      	ldr	r3, [r4, #0]
 8101d58:	6922      	ldr	r2, [r4, #16]
 8101d5a:	f003 0306 	and.w	r3, r3, #6
 8101d5e:	2b04      	cmp	r3, #4
 8101d60:	bf02      	ittt	eq
 8101d62:	68e5      	ldreq	r5, [r4, #12]
 8101d64:	6833      	ldreq	r3, [r6, #0]
 8101d66:	1aed      	subeq	r5, r5, r3
 8101d68:	68a3      	ldr	r3, [r4, #8]
 8101d6a:	bf0c      	ite	eq
 8101d6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8101d70:	2500      	movne	r5, #0
 8101d72:	4293      	cmp	r3, r2
 8101d74:	bfc4      	itt	gt
 8101d76:	1a9b      	subgt	r3, r3, r2
 8101d78:	18ed      	addgt	r5, r5, r3
 8101d7a:	2600      	movs	r6, #0
 8101d7c:	341a      	adds	r4, #26
 8101d7e:	42b5      	cmp	r5, r6
 8101d80:	d11a      	bne.n	8101db8 <_printf_common+0xc8>
 8101d82:	2000      	movs	r0, #0
 8101d84:	e008      	b.n	8101d98 <_printf_common+0xa8>
 8101d86:	2301      	movs	r3, #1
 8101d88:	4652      	mov	r2, sl
 8101d8a:	4641      	mov	r1, r8
 8101d8c:	4638      	mov	r0, r7
 8101d8e:	47c8      	blx	r9
 8101d90:	3001      	adds	r0, #1
 8101d92:	d103      	bne.n	8101d9c <_printf_common+0xac>
 8101d94:	f04f 30ff 	mov.w	r0, #4294967295
 8101d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8101d9c:	3501      	adds	r5, #1
 8101d9e:	e7c6      	b.n	8101d2e <_printf_common+0x3e>
 8101da0:	18e1      	adds	r1, r4, r3
 8101da2:	1c5a      	adds	r2, r3, #1
 8101da4:	2030      	movs	r0, #48	@ 0x30
 8101da6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8101daa:	4422      	add	r2, r4
 8101dac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8101db0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8101db4:	3302      	adds	r3, #2
 8101db6:	e7c7      	b.n	8101d48 <_printf_common+0x58>
 8101db8:	2301      	movs	r3, #1
 8101dba:	4622      	mov	r2, r4
 8101dbc:	4641      	mov	r1, r8
 8101dbe:	4638      	mov	r0, r7
 8101dc0:	47c8      	blx	r9
 8101dc2:	3001      	adds	r0, #1
 8101dc4:	d0e6      	beq.n	8101d94 <_printf_common+0xa4>
 8101dc6:	3601      	adds	r6, #1
 8101dc8:	e7d9      	b.n	8101d7e <_printf_common+0x8e>
	...

08101dcc <_printf_i>:
 8101dcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8101dd0:	7e0f      	ldrb	r7, [r1, #24]
 8101dd2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8101dd4:	2f78      	cmp	r7, #120	@ 0x78
 8101dd6:	4691      	mov	r9, r2
 8101dd8:	4680      	mov	r8, r0
 8101dda:	460c      	mov	r4, r1
 8101ddc:	469a      	mov	sl, r3
 8101dde:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8101de2:	d807      	bhi.n	8101df4 <_printf_i+0x28>
 8101de4:	2f62      	cmp	r7, #98	@ 0x62
 8101de6:	d80a      	bhi.n	8101dfe <_printf_i+0x32>
 8101de8:	2f00      	cmp	r7, #0
 8101dea:	f000 80d1 	beq.w	8101f90 <_printf_i+0x1c4>
 8101dee:	2f58      	cmp	r7, #88	@ 0x58
 8101df0:	f000 80b8 	beq.w	8101f64 <_printf_i+0x198>
 8101df4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8101df8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8101dfc:	e03a      	b.n	8101e74 <_printf_i+0xa8>
 8101dfe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8101e02:	2b15      	cmp	r3, #21
 8101e04:	d8f6      	bhi.n	8101df4 <_printf_i+0x28>
 8101e06:	a101      	add	r1, pc, #4	@ (adr r1, 8101e0c <_printf_i+0x40>)
 8101e08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8101e0c:	08101e65 	.word	0x08101e65
 8101e10:	08101e79 	.word	0x08101e79
 8101e14:	08101df5 	.word	0x08101df5
 8101e18:	08101df5 	.word	0x08101df5
 8101e1c:	08101df5 	.word	0x08101df5
 8101e20:	08101df5 	.word	0x08101df5
 8101e24:	08101e79 	.word	0x08101e79
 8101e28:	08101df5 	.word	0x08101df5
 8101e2c:	08101df5 	.word	0x08101df5
 8101e30:	08101df5 	.word	0x08101df5
 8101e34:	08101df5 	.word	0x08101df5
 8101e38:	08101f77 	.word	0x08101f77
 8101e3c:	08101ea3 	.word	0x08101ea3
 8101e40:	08101f31 	.word	0x08101f31
 8101e44:	08101df5 	.word	0x08101df5
 8101e48:	08101df5 	.word	0x08101df5
 8101e4c:	08101f99 	.word	0x08101f99
 8101e50:	08101df5 	.word	0x08101df5
 8101e54:	08101ea3 	.word	0x08101ea3
 8101e58:	08101df5 	.word	0x08101df5
 8101e5c:	08101df5 	.word	0x08101df5
 8101e60:	08101f39 	.word	0x08101f39
 8101e64:	6833      	ldr	r3, [r6, #0]
 8101e66:	1d1a      	adds	r2, r3, #4
 8101e68:	681b      	ldr	r3, [r3, #0]
 8101e6a:	6032      	str	r2, [r6, #0]
 8101e6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8101e70:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8101e74:	2301      	movs	r3, #1
 8101e76:	e09c      	b.n	8101fb2 <_printf_i+0x1e6>
 8101e78:	6833      	ldr	r3, [r6, #0]
 8101e7a:	6820      	ldr	r0, [r4, #0]
 8101e7c:	1d19      	adds	r1, r3, #4
 8101e7e:	6031      	str	r1, [r6, #0]
 8101e80:	0606      	lsls	r6, r0, #24
 8101e82:	d501      	bpl.n	8101e88 <_printf_i+0xbc>
 8101e84:	681d      	ldr	r5, [r3, #0]
 8101e86:	e003      	b.n	8101e90 <_printf_i+0xc4>
 8101e88:	0645      	lsls	r5, r0, #25
 8101e8a:	d5fb      	bpl.n	8101e84 <_printf_i+0xb8>
 8101e8c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8101e90:	2d00      	cmp	r5, #0
 8101e92:	da03      	bge.n	8101e9c <_printf_i+0xd0>
 8101e94:	232d      	movs	r3, #45	@ 0x2d
 8101e96:	426d      	negs	r5, r5
 8101e98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8101e9c:	4858      	ldr	r0, [pc, #352]	@ (8102000 <_printf_i+0x234>)
 8101e9e:	230a      	movs	r3, #10
 8101ea0:	e011      	b.n	8101ec6 <_printf_i+0xfa>
 8101ea2:	6821      	ldr	r1, [r4, #0]
 8101ea4:	6833      	ldr	r3, [r6, #0]
 8101ea6:	0608      	lsls	r0, r1, #24
 8101ea8:	f853 5b04 	ldr.w	r5, [r3], #4
 8101eac:	d402      	bmi.n	8101eb4 <_printf_i+0xe8>
 8101eae:	0649      	lsls	r1, r1, #25
 8101eb0:	bf48      	it	mi
 8101eb2:	b2ad      	uxthmi	r5, r5
 8101eb4:	2f6f      	cmp	r7, #111	@ 0x6f
 8101eb6:	4852      	ldr	r0, [pc, #328]	@ (8102000 <_printf_i+0x234>)
 8101eb8:	6033      	str	r3, [r6, #0]
 8101eba:	bf14      	ite	ne
 8101ebc:	230a      	movne	r3, #10
 8101ebe:	2308      	moveq	r3, #8
 8101ec0:	2100      	movs	r1, #0
 8101ec2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8101ec6:	6866      	ldr	r6, [r4, #4]
 8101ec8:	60a6      	str	r6, [r4, #8]
 8101eca:	2e00      	cmp	r6, #0
 8101ecc:	db05      	blt.n	8101eda <_printf_i+0x10e>
 8101ece:	6821      	ldr	r1, [r4, #0]
 8101ed0:	432e      	orrs	r6, r5
 8101ed2:	f021 0104 	bic.w	r1, r1, #4
 8101ed6:	6021      	str	r1, [r4, #0]
 8101ed8:	d04b      	beq.n	8101f72 <_printf_i+0x1a6>
 8101eda:	4616      	mov	r6, r2
 8101edc:	fbb5 f1f3 	udiv	r1, r5, r3
 8101ee0:	fb03 5711 	mls	r7, r3, r1, r5
 8101ee4:	5dc7      	ldrb	r7, [r0, r7]
 8101ee6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8101eea:	462f      	mov	r7, r5
 8101eec:	42bb      	cmp	r3, r7
 8101eee:	460d      	mov	r5, r1
 8101ef0:	d9f4      	bls.n	8101edc <_printf_i+0x110>
 8101ef2:	2b08      	cmp	r3, #8
 8101ef4:	d10b      	bne.n	8101f0e <_printf_i+0x142>
 8101ef6:	6823      	ldr	r3, [r4, #0]
 8101ef8:	07df      	lsls	r7, r3, #31
 8101efa:	d508      	bpl.n	8101f0e <_printf_i+0x142>
 8101efc:	6923      	ldr	r3, [r4, #16]
 8101efe:	6861      	ldr	r1, [r4, #4]
 8101f00:	4299      	cmp	r1, r3
 8101f02:	bfde      	ittt	le
 8101f04:	2330      	movle	r3, #48	@ 0x30
 8101f06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8101f0a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8101f0e:	1b92      	subs	r2, r2, r6
 8101f10:	6122      	str	r2, [r4, #16]
 8101f12:	f8cd a000 	str.w	sl, [sp]
 8101f16:	464b      	mov	r3, r9
 8101f18:	aa03      	add	r2, sp, #12
 8101f1a:	4621      	mov	r1, r4
 8101f1c:	4640      	mov	r0, r8
 8101f1e:	f7ff fee7 	bl	8101cf0 <_printf_common>
 8101f22:	3001      	adds	r0, #1
 8101f24:	d14a      	bne.n	8101fbc <_printf_i+0x1f0>
 8101f26:	f04f 30ff 	mov.w	r0, #4294967295
 8101f2a:	b004      	add	sp, #16
 8101f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8101f30:	6823      	ldr	r3, [r4, #0]
 8101f32:	f043 0320 	orr.w	r3, r3, #32
 8101f36:	6023      	str	r3, [r4, #0]
 8101f38:	4832      	ldr	r0, [pc, #200]	@ (8102004 <_printf_i+0x238>)
 8101f3a:	2778      	movs	r7, #120	@ 0x78
 8101f3c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8101f40:	6823      	ldr	r3, [r4, #0]
 8101f42:	6831      	ldr	r1, [r6, #0]
 8101f44:	061f      	lsls	r7, r3, #24
 8101f46:	f851 5b04 	ldr.w	r5, [r1], #4
 8101f4a:	d402      	bmi.n	8101f52 <_printf_i+0x186>
 8101f4c:	065f      	lsls	r7, r3, #25
 8101f4e:	bf48      	it	mi
 8101f50:	b2ad      	uxthmi	r5, r5
 8101f52:	6031      	str	r1, [r6, #0]
 8101f54:	07d9      	lsls	r1, r3, #31
 8101f56:	bf44      	itt	mi
 8101f58:	f043 0320 	orrmi.w	r3, r3, #32
 8101f5c:	6023      	strmi	r3, [r4, #0]
 8101f5e:	b11d      	cbz	r5, 8101f68 <_printf_i+0x19c>
 8101f60:	2310      	movs	r3, #16
 8101f62:	e7ad      	b.n	8101ec0 <_printf_i+0xf4>
 8101f64:	4826      	ldr	r0, [pc, #152]	@ (8102000 <_printf_i+0x234>)
 8101f66:	e7e9      	b.n	8101f3c <_printf_i+0x170>
 8101f68:	6823      	ldr	r3, [r4, #0]
 8101f6a:	f023 0320 	bic.w	r3, r3, #32
 8101f6e:	6023      	str	r3, [r4, #0]
 8101f70:	e7f6      	b.n	8101f60 <_printf_i+0x194>
 8101f72:	4616      	mov	r6, r2
 8101f74:	e7bd      	b.n	8101ef2 <_printf_i+0x126>
 8101f76:	6833      	ldr	r3, [r6, #0]
 8101f78:	6825      	ldr	r5, [r4, #0]
 8101f7a:	6961      	ldr	r1, [r4, #20]
 8101f7c:	1d18      	adds	r0, r3, #4
 8101f7e:	6030      	str	r0, [r6, #0]
 8101f80:	062e      	lsls	r6, r5, #24
 8101f82:	681b      	ldr	r3, [r3, #0]
 8101f84:	d501      	bpl.n	8101f8a <_printf_i+0x1be>
 8101f86:	6019      	str	r1, [r3, #0]
 8101f88:	e002      	b.n	8101f90 <_printf_i+0x1c4>
 8101f8a:	0668      	lsls	r0, r5, #25
 8101f8c:	d5fb      	bpl.n	8101f86 <_printf_i+0x1ba>
 8101f8e:	8019      	strh	r1, [r3, #0]
 8101f90:	2300      	movs	r3, #0
 8101f92:	6123      	str	r3, [r4, #16]
 8101f94:	4616      	mov	r6, r2
 8101f96:	e7bc      	b.n	8101f12 <_printf_i+0x146>
 8101f98:	6833      	ldr	r3, [r6, #0]
 8101f9a:	1d1a      	adds	r2, r3, #4
 8101f9c:	6032      	str	r2, [r6, #0]
 8101f9e:	681e      	ldr	r6, [r3, #0]
 8101fa0:	6862      	ldr	r2, [r4, #4]
 8101fa2:	2100      	movs	r1, #0
 8101fa4:	4630      	mov	r0, r6
 8101fa6:	f7fe f99b 	bl	81002e0 <memchr>
 8101faa:	b108      	cbz	r0, 8101fb0 <_printf_i+0x1e4>
 8101fac:	1b80      	subs	r0, r0, r6
 8101fae:	6060      	str	r0, [r4, #4]
 8101fb0:	6863      	ldr	r3, [r4, #4]
 8101fb2:	6123      	str	r3, [r4, #16]
 8101fb4:	2300      	movs	r3, #0
 8101fb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8101fba:	e7aa      	b.n	8101f12 <_printf_i+0x146>
 8101fbc:	6923      	ldr	r3, [r4, #16]
 8101fbe:	4632      	mov	r2, r6
 8101fc0:	4649      	mov	r1, r9
 8101fc2:	4640      	mov	r0, r8
 8101fc4:	47d0      	blx	sl
 8101fc6:	3001      	adds	r0, #1
 8101fc8:	d0ad      	beq.n	8101f26 <_printf_i+0x15a>
 8101fca:	6823      	ldr	r3, [r4, #0]
 8101fcc:	079b      	lsls	r3, r3, #30
 8101fce:	d413      	bmi.n	8101ff8 <_printf_i+0x22c>
 8101fd0:	68e0      	ldr	r0, [r4, #12]
 8101fd2:	9b03      	ldr	r3, [sp, #12]
 8101fd4:	4298      	cmp	r0, r3
 8101fd6:	bfb8      	it	lt
 8101fd8:	4618      	movlt	r0, r3
 8101fda:	e7a6      	b.n	8101f2a <_printf_i+0x15e>
 8101fdc:	2301      	movs	r3, #1
 8101fde:	4632      	mov	r2, r6
 8101fe0:	4649      	mov	r1, r9
 8101fe2:	4640      	mov	r0, r8
 8101fe4:	47d0      	blx	sl
 8101fe6:	3001      	adds	r0, #1
 8101fe8:	d09d      	beq.n	8101f26 <_printf_i+0x15a>
 8101fea:	3501      	adds	r5, #1
 8101fec:	68e3      	ldr	r3, [r4, #12]
 8101fee:	9903      	ldr	r1, [sp, #12]
 8101ff0:	1a5b      	subs	r3, r3, r1
 8101ff2:	42ab      	cmp	r3, r5
 8101ff4:	dcf2      	bgt.n	8101fdc <_printf_i+0x210>
 8101ff6:	e7eb      	b.n	8101fd0 <_printf_i+0x204>
 8101ff8:	2500      	movs	r5, #0
 8101ffa:	f104 0619 	add.w	r6, r4, #25
 8101ffe:	e7f5      	b.n	8101fec <_printf_i+0x220>
 8102000:	08102311 	.word	0x08102311
 8102004:	08102322 	.word	0x08102322

08102008 <__sflush_r>:
 8102008:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 810200c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8102010:	0716      	lsls	r6, r2, #28
 8102012:	4605      	mov	r5, r0
 8102014:	460c      	mov	r4, r1
 8102016:	d454      	bmi.n	81020c2 <__sflush_r+0xba>
 8102018:	684b      	ldr	r3, [r1, #4]
 810201a:	2b00      	cmp	r3, #0
 810201c:	dc02      	bgt.n	8102024 <__sflush_r+0x1c>
 810201e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8102020:	2b00      	cmp	r3, #0
 8102022:	dd48      	ble.n	81020b6 <__sflush_r+0xae>
 8102024:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8102026:	2e00      	cmp	r6, #0
 8102028:	d045      	beq.n	81020b6 <__sflush_r+0xae>
 810202a:	2300      	movs	r3, #0
 810202c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8102030:	682f      	ldr	r7, [r5, #0]
 8102032:	6a21      	ldr	r1, [r4, #32]
 8102034:	602b      	str	r3, [r5, #0]
 8102036:	d030      	beq.n	810209a <__sflush_r+0x92>
 8102038:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 810203a:	89a3      	ldrh	r3, [r4, #12]
 810203c:	0759      	lsls	r1, r3, #29
 810203e:	d505      	bpl.n	810204c <__sflush_r+0x44>
 8102040:	6863      	ldr	r3, [r4, #4]
 8102042:	1ad2      	subs	r2, r2, r3
 8102044:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8102046:	b10b      	cbz	r3, 810204c <__sflush_r+0x44>
 8102048:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 810204a:	1ad2      	subs	r2, r2, r3
 810204c:	2300      	movs	r3, #0
 810204e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8102050:	6a21      	ldr	r1, [r4, #32]
 8102052:	4628      	mov	r0, r5
 8102054:	47b0      	blx	r6
 8102056:	1c43      	adds	r3, r0, #1
 8102058:	89a3      	ldrh	r3, [r4, #12]
 810205a:	d106      	bne.n	810206a <__sflush_r+0x62>
 810205c:	6829      	ldr	r1, [r5, #0]
 810205e:	291d      	cmp	r1, #29
 8102060:	d82b      	bhi.n	81020ba <__sflush_r+0xb2>
 8102062:	4a2a      	ldr	r2, [pc, #168]	@ (810210c <__sflush_r+0x104>)
 8102064:	40ca      	lsrs	r2, r1
 8102066:	07d6      	lsls	r6, r2, #31
 8102068:	d527      	bpl.n	81020ba <__sflush_r+0xb2>
 810206a:	2200      	movs	r2, #0
 810206c:	6062      	str	r2, [r4, #4]
 810206e:	04d9      	lsls	r1, r3, #19
 8102070:	6922      	ldr	r2, [r4, #16]
 8102072:	6022      	str	r2, [r4, #0]
 8102074:	d504      	bpl.n	8102080 <__sflush_r+0x78>
 8102076:	1c42      	adds	r2, r0, #1
 8102078:	d101      	bne.n	810207e <__sflush_r+0x76>
 810207a:	682b      	ldr	r3, [r5, #0]
 810207c:	b903      	cbnz	r3, 8102080 <__sflush_r+0x78>
 810207e:	6560      	str	r0, [r4, #84]	@ 0x54
 8102080:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8102082:	602f      	str	r7, [r5, #0]
 8102084:	b1b9      	cbz	r1, 81020b6 <__sflush_r+0xae>
 8102086:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810208a:	4299      	cmp	r1, r3
 810208c:	d002      	beq.n	8102094 <__sflush_r+0x8c>
 810208e:	4628      	mov	r0, r5
 8102090:	f7ff fbf4 	bl	810187c <_free_r>
 8102094:	2300      	movs	r3, #0
 8102096:	6363      	str	r3, [r4, #52]	@ 0x34
 8102098:	e00d      	b.n	81020b6 <__sflush_r+0xae>
 810209a:	2301      	movs	r3, #1
 810209c:	4628      	mov	r0, r5
 810209e:	47b0      	blx	r6
 81020a0:	4602      	mov	r2, r0
 81020a2:	1c50      	adds	r0, r2, #1
 81020a4:	d1c9      	bne.n	810203a <__sflush_r+0x32>
 81020a6:	682b      	ldr	r3, [r5, #0]
 81020a8:	2b00      	cmp	r3, #0
 81020aa:	d0c6      	beq.n	810203a <__sflush_r+0x32>
 81020ac:	2b1d      	cmp	r3, #29
 81020ae:	d001      	beq.n	81020b4 <__sflush_r+0xac>
 81020b0:	2b16      	cmp	r3, #22
 81020b2:	d11e      	bne.n	81020f2 <__sflush_r+0xea>
 81020b4:	602f      	str	r7, [r5, #0]
 81020b6:	2000      	movs	r0, #0
 81020b8:	e022      	b.n	8102100 <__sflush_r+0xf8>
 81020ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 81020be:	b21b      	sxth	r3, r3
 81020c0:	e01b      	b.n	81020fa <__sflush_r+0xf2>
 81020c2:	690f      	ldr	r7, [r1, #16]
 81020c4:	2f00      	cmp	r7, #0
 81020c6:	d0f6      	beq.n	81020b6 <__sflush_r+0xae>
 81020c8:	0793      	lsls	r3, r2, #30
 81020ca:	680e      	ldr	r6, [r1, #0]
 81020cc:	bf08      	it	eq
 81020ce:	694b      	ldreq	r3, [r1, #20]
 81020d0:	600f      	str	r7, [r1, #0]
 81020d2:	bf18      	it	ne
 81020d4:	2300      	movne	r3, #0
 81020d6:	eba6 0807 	sub.w	r8, r6, r7
 81020da:	608b      	str	r3, [r1, #8]
 81020dc:	f1b8 0f00 	cmp.w	r8, #0
 81020e0:	dde9      	ble.n	81020b6 <__sflush_r+0xae>
 81020e2:	6a21      	ldr	r1, [r4, #32]
 81020e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 81020e6:	4643      	mov	r3, r8
 81020e8:	463a      	mov	r2, r7
 81020ea:	4628      	mov	r0, r5
 81020ec:	47b0      	blx	r6
 81020ee:	2800      	cmp	r0, #0
 81020f0:	dc08      	bgt.n	8102104 <__sflush_r+0xfc>
 81020f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 81020f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 81020fa:	81a3      	strh	r3, [r4, #12]
 81020fc:	f04f 30ff 	mov.w	r0, #4294967295
 8102100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8102104:	4407      	add	r7, r0
 8102106:	eba8 0800 	sub.w	r8, r8, r0
 810210a:	e7e7      	b.n	81020dc <__sflush_r+0xd4>
 810210c:	20400001 	.word	0x20400001

08102110 <_fflush_r>:
 8102110:	b538      	push	{r3, r4, r5, lr}
 8102112:	690b      	ldr	r3, [r1, #16]
 8102114:	4605      	mov	r5, r0
 8102116:	460c      	mov	r4, r1
 8102118:	b913      	cbnz	r3, 8102120 <_fflush_r+0x10>
 810211a:	2500      	movs	r5, #0
 810211c:	4628      	mov	r0, r5
 810211e:	bd38      	pop	{r3, r4, r5, pc}
 8102120:	b118      	cbz	r0, 810212a <_fflush_r+0x1a>
 8102122:	6a03      	ldr	r3, [r0, #32]
 8102124:	b90b      	cbnz	r3, 810212a <_fflush_r+0x1a>
 8102126:	f7ff f9af 	bl	8101488 <__sinit>
 810212a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810212e:	2b00      	cmp	r3, #0
 8102130:	d0f3      	beq.n	810211a <_fflush_r+0xa>
 8102132:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8102134:	07d0      	lsls	r0, r2, #31
 8102136:	d404      	bmi.n	8102142 <_fflush_r+0x32>
 8102138:	0599      	lsls	r1, r3, #22
 810213a:	d402      	bmi.n	8102142 <_fflush_r+0x32>
 810213c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810213e:	f7ff fb9a 	bl	8101876 <__retarget_lock_acquire_recursive>
 8102142:	4628      	mov	r0, r5
 8102144:	4621      	mov	r1, r4
 8102146:	f7ff ff5f 	bl	8102008 <__sflush_r>
 810214a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810214c:	07da      	lsls	r2, r3, #31
 810214e:	4605      	mov	r5, r0
 8102150:	d4e4      	bmi.n	810211c <_fflush_r+0xc>
 8102152:	89a3      	ldrh	r3, [r4, #12]
 8102154:	059b      	lsls	r3, r3, #22
 8102156:	d4e1      	bmi.n	810211c <_fflush_r+0xc>
 8102158:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810215a:	f7ff fb8d 	bl	8101878 <__retarget_lock_release_recursive>
 810215e:	e7dd      	b.n	810211c <_fflush_r+0xc>

08102160 <__swhatbuf_r>:
 8102160:	b570      	push	{r4, r5, r6, lr}
 8102162:	460c      	mov	r4, r1
 8102164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8102168:	2900      	cmp	r1, #0
 810216a:	b096      	sub	sp, #88	@ 0x58
 810216c:	4615      	mov	r5, r2
 810216e:	461e      	mov	r6, r3
 8102170:	da0d      	bge.n	810218e <__swhatbuf_r+0x2e>
 8102172:	89a3      	ldrh	r3, [r4, #12]
 8102174:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8102178:	f04f 0100 	mov.w	r1, #0
 810217c:	bf14      	ite	ne
 810217e:	2340      	movne	r3, #64	@ 0x40
 8102180:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8102184:	2000      	movs	r0, #0
 8102186:	6031      	str	r1, [r6, #0]
 8102188:	602b      	str	r3, [r5, #0]
 810218a:	b016      	add	sp, #88	@ 0x58
 810218c:	bd70      	pop	{r4, r5, r6, pc}
 810218e:	466a      	mov	r2, sp
 8102190:	f000 f848 	bl	8102224 <_fstat_r>
 8102194:	2800      	cmp	r0, #0
 8102196:	dbec      	blt.n	8102172 <__swhatbuf_r+0x12>
 8102198:	9901      	ldr	r1, [sp, #4]
 810219a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 810219e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 81021a2:	4259      	negs	r1, r3
 81021a4:	4159      	adcs	r1, r3
 81021a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 81021aa:	e7eb      	b.n	8102184 <__swhatbuf_r+0x24>

081021ac <__smakebuf_r>:
 81021ac:	898b      	ldrh	r3, [r1, #12]
 81021ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 81021b0:	079d      	lsls	r5, r3, #30
 81021b2:	4606      	mov	r6, r0
 81021b4:	460c      	mov	r4, r1
 81021b6:	d507      	bpl.n	81021c8 <__smakebuf_r+0x1c>
 81021b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 81021bc:	6023      	str	r3, [r4, #0]
 81021be:	6123      	str	r3, [r4, #16]
 81021c0:	2301      	movs	r3, #1
 81021c2:	6163      	str	r3, [r4, #20]
 81021c4:	b003      	add	sp, #12
 81021c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81021c8:	ab01      	add	r3, sp, #4
 81021ca:	466a      	mov	r2, sp
 81021cc:	f7ff ffc8 	bl	8102160 <__swhatbuf_r>
 81021d0:	9f00      	ldr	r7, [sp, #0]
 81021d2:	4605      	mov	r5, r0
 81021d4:	4639      	mov	r1, r7
 81021d6:	4630      	mov	r0, r6
 81021d8:	f7ff fbbc 	bl	8101954 <_malloc_r>
 81021dc:	b948      	cbnz	r0, 81021f2 <__smakebuf_r+0x46>
 81021de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 81021e2:	059a      	lsls	r2, r3, #22
 81021e4:	d4ee      	bmi.n	81021c4 <__smakebuf_r+0x18>
 81021e6:	f023 0303 	bic.w	r3, r3, #3
 81021ea:	f043 0302 	orr.w	r3, r3, #2
 81021ee:	81a3      	strh	r3, [r4, #12]
 81021f0:	e7e2      	b.n	81021b8 <__smakebuf_r+0xc>
 81021f2:	89a3      	ldrh	r3, [r4, #12]
 81021f4:	6020      	str	r0, [r4, #0]
 81021f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 81021fa:	81a3      	strh	r3, [r4, #12]
 81021fc:	9b01      	ldr	r3, [sp, #4]
 81021fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8102202:	b15b      	cbz	r3, 810221c <__smakebuf_r+0x70>
 8102204:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8102208:	4630      	mov	r0, r6
 810220a:	f000 f81d 	bl	8102248 <_isatty_r>
 810220e:	b128      	cbz	r0, 810221c <__smakebuf_r+0x70>
 8102210:	89a3      	ldrh	r3, [r4, #12]
 8102212:	f023 0303 	bic.w	r3, r3, #3
 8102216:	f043 0301 	orr.w	r3, r3, #1
 810221a:	81a3      	strh	r3, [r4, #12]
 810221c:	89a3      	ldrh	r3, [r4, #12]
 810221e:	431d      	orrs	r5, r3
 8102220:	81a5      	strh	r5, [r4, #12]
 8102222:	e7cf      	b.n	81021c4 <__smakebuf_r+0x18>

08102224 <_fstat_r>:
 8102224:	b538      	push	{r3, r4, r5, lr}
 8102226:	4d07      	ldr	r5, [pc, #28]	@ (8102244 <_fstat_r+0x20>)
 8102228:	2300      	movs	r3, #0
 810222a:	4604      	mov	r4, r0
 810222c:	4608      	mov	r0, r1
 810222e:	4611      	mov	r1, r2
 8102230:	602b      	str	r3, [r5, #0]
 8102232:	f7fe f9d9 	bl	81005e8 <_fstat>
 8102236:	1c43      	adds	r3, r0, #1
 8102238:	d102      	bne.n	8102240 <_fstat_r+0x1c>
 810223a:	682b      	ldr	r3, [r5, #0]
 810223c:	b103      	cbz	r3, 8102240 <_fstat_r+0x1c>
 810223e:	6023      	str	r3, [r4, #0]
 8102240:	bd38      	pop	{r3, r4, r5, pc}
 8102242:	bf00      	nop
 8102244:	100001ec 	.word	0x100001ec

08102248 <_isatty_r>:
 8102248:	b538      	push	{r3, r4, r5, lr}
 810224a:	4d06      	ldr	r5, [pc, #24]	@ (8102264 <_isatty_r+0x1c>)
 810224c:	2300      	movs	r3, #0
 810224e:	4604      	mov	r4, r0
 8102250:	4608      	mov	r0, r1
 8102252:	602b      	str	r3, [r5, #0]
 8102254:	f7fe f9d8 	bl	8100608 <_isatty>
 8102258:	1c43      	adds	r3, r0, #1
 810225a:	d102      	bne.n	8102262 <_isatty_r+0x1a>
 810225c:	682b      	ldr	r3, [r5, #0]
 810225e:	b103      	cbz	r3, 8102262 <_isatty_r+0x1a>
 8102260:	6023      	str	r3, [r4, #0]
 8102262:	bd38      	pop	{r3, r4, r5, pc}
 8102264:	100001ec 	.word	0x100001ec

08102268 <_sbrk_r>:
 8102268:	b538      	push	{r3, r4, r5, lr}
 810226a:	4d06      	ldr	r5, [pc, #24]	@ (8102284 <_sbrk_r+0x1c>)
 810226c:	2300      	movs	r3, #0
 810226e:	4604      	mov	r4, r0
 8102270:	4608      	mov	r0, r1
 8102272:	602b      	str	r3, [r5, #0]
 8102274:	f7fe f9e0 	bl	8100638 <_sbrk>
 8102278:	1c43      	adds	r3, r0, #1
 810227a:	d102      	bne.n	8102282 <_sbrk_r+0x1a>
 810227c:	682b      	ldr	r3, [r5, #0]
 810227e:	b103      	cbz	r3, 8102282 <_sbrk_r+0x1a>
 8102280:	6023      	str	r3, [r4, #0]
 8102282:	bd38      	pop	{r3, r4, r5, pc}
 8102284:	100001ec 	.word	0x100001ec

08102288 <_init>:
 8102288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810228a:	bf00      	nop
 810228c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810228e:	bc08      	pop	{r3}
 8102290:	469e      	mov	lr, r3
 8102292:	4770      	bx	lr

08102294 <_fini>:
 8102294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8102296:	bf00      	nop
 8102298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810229a:	bc08      	pop	{r3}
 810229c:	469e      	mov	lr, r3
 810229e:	4770      	bx	lr
