// Seed: 634096933
module module_0 ();
  logic id_1 = 'h0, id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd40,
    parameter id_3 = 32'd78
) (
    id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire _id_2;
  output wire id_1;
  wire [id_3 : id_2] id_4 = id_4;
endmodule
macromodule module_2 #(
    parameter id_11 = 32'd47,
    parameter id_2  = 32'd48,
    parameter id_3  = 32'd75,
    parameter id_9  = 32'd81
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire _id_3;
  inout wire _id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  static logic [id_2 : -1 'b0] _id_9;
  ;
  wire id_10;
  wire _id_11;
  wire [id_11 : id_9] id_12;
  assign id_11 = id_11;
  wire [id_3 : id_3] id_13;
endmodule
