m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/fulladder
vfullAdder
Z0 !s110 1724290738
!i10b 1
!s100 ZPJ48fB<Nm384F3n:@cTU2
I@2e;JODL@1U;MZ3FB>=gz0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/New folder
Z3 w1724290736
Z4 8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/New folder/ripplecarryadder.v
Z5 FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/New folder/ripplecarryadder.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1724290738.000000
Z8 !s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/New folder/ripplecarryadder.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/New folder/ripplecarryadder.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
nfull@adder
vhalfAdder
Z12 !s110 1724291452
!i10b 1
!s100 mN0zgiWa4`S7D@8[_lbaB0
I>fiXVRD:FCSTf[gVeXJ?=2
R1
R2
Z13 w1724287047
Z14 8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/halfAdder/halfadder.v
Z15 FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/halfAdder/halfadder.v
L0 1
R6
r1
!s85 0
31
Z16 !s108 1724291452.000000
Z17 !s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/halfAdder/halfadder.v|
Z18 !s90 -reportprogress|300|-work|work|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/halfAdder/halfadder.v|
!i113 1
R10
R11
nhalf@adder
vhalfAdder_tb
R12
!i10b 1
!s100 M7lPIzTD49D3O<HEA;BOC0
IfOOaFFUm^eeHSbi@8M@M:3
R1
R2
R13
R14
R15
L0 11
R6
r1
!s85 0
31
R16
R17
R18
!i113 1
R10
R11
nhalf@adder_tb
vrippleCarryAdder_4b
R0
!i10b 1
!s100 J]Y;24X[PK8jEjJ[<1`M>1
I[?:0FcJP[X4O>[PD`87M@1
R1
R2
R3
R4
R5
L0 12
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
nripple@carry@adder_4b
vrippleCarryAdder_4b_tb
R0
!i10b 1
!s100 5@AWa3GHaEG6>RN<`z[YB2
IQCoBIL4LUPeje4mQzG;gl2
R1
R2
R3
R4
R5
L0 26
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
nripple@carry@adder_4b_tb
