Test case 701

Optimisations:
  Verilator: -fno-case -O3
  CXXSLG: -O1
  Xcelium: 

Inputs:
  data_in_a = f2
  data_in_b = 04
  select_in = a
  clk = 0
  inj_b_1755335546256_464 = 0
  inj_i_data_1755335546263_189 = 0
  rst = 0

Mismatched outputs:
  inj_out_vec_1755335546262_949:
    Verilator=00000001
    CXXSLG=01001111
