Analysis & Synthesis report for Term_Project_HPS
Sun Dec  3 13:41:04 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 10. State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 16. State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 17. State Machine - |Term_Project_HPS|TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 25. Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 26. Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 27. Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 28. Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 30. Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 31. Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 32. Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 33. Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 34. Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 35. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_demux:cmd_demux_001
 37. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 39. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_002
 40. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_003
 41. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_004
 42. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_005
 43. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_006
 44. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_007
 45. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 46. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 47. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 48. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 49. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 50. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 51. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 52. Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 53. Source assignments for TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 54. Source assignments for TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 55. Source assignments for TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 56. Source assignments for TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 57. Source assignments for TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 58. Source assignments for TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 59. Parameter Settings for User Entity Instance: TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1
 60. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0
 61. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 62. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 63. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 64. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 65. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 66. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 67. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 72. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 74. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 75. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 77. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 78. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 79. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 89. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 90. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 91. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 92. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 93. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 94. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 95. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 96. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 97. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 98. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 99. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
100. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
101. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
102. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
103. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
104. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
105. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
106. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
107. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
108. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
109. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator
110. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator
111. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator
112. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator
113. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator
114. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator
115. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator
116. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator
117. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
118. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
119. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent
120. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo
123. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent
124. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo
127. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent
128. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo
131. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent
132. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo
135. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent
136. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo
139. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent
140. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo
143. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent
144. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo
147. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent
148. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo
151. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router:router|TermProject_mm_interconnect_0_router_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router:router_001|TermProject_mm_interconnect_0_router_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_002|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_003|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_004|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_005|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_006|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_007|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_008|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_009|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
162. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
163. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter
164. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
165. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
166. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
167. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
168. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
169. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
170. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
171. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
172. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
173. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
174. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
175. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
176. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
177. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
178. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
179. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
180. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter
181. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
182. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
183. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
184. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
185. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
186. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
187. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
188. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
189. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
190. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
191. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
192. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
193. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
194. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
195. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
196. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
197. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter
198. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
199. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
200. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
201. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
202. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
203. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
204. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
205. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
206. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
207. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
208. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
209. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
210. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
211. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
212. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
213. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
214. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter
215. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
216. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
217. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
218. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
219. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
220. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
221. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
222. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
223. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
224. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
225. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
226. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
227. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
228. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
229. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
230. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
231. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter
232. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
233. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
234. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
235. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
236. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
237. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
238. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
239. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
240. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
241. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
242. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
243. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
244. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
245. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
246. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
247. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
248. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter
249. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
250. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
251. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
252. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
253. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
254. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
255. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
256. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
257. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
258. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
259. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
260. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
261. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
262. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
263. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
264. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
265. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter
266. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
267. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
268. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
269. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
270. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
271. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
272. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
273. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
274. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
275. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
276. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
277. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
278. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
279. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
280. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
281. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
282. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter
283. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
284. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
285. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
286. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
287. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
288. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
289. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
290. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
291. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
292. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
293. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
294. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
295. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
296. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
297. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
298. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
299. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
300. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
301. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
302. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
303. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
304. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
305. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
306. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
307. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
308. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
309. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
310. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
311. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
312. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
313. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
314. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
315. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
316. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
317. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
318. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
319. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
320. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
321. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
322. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
323. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
324. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
325. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
326. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
327. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
328. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
329. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
330. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
331. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
332. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
333. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
334. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
335. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
336. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
337. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
338. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
339. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
340. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
341. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
342. Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
343. Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller
344. Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
345. Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
346. Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller_001
347. Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
348. Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
349. Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller_002
350. Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
351. Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
352. Port Connectivity Checks: "TermProject:u0|altera_reset_controller:rst_controller_002"
353. Port Connectivity Checks: "TermProject:u0|altera_reset_controller:rst_controller_001"
354. Port Connectivity Checks: "TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
355. Port Connectivity Checks: "TermProject:u0|altera_reset_controller:rst_controller"
356. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
357. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
358. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
359. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
360. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
361. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
362. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
363. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
364. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
365. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
366. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
367. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
368. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
369. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
370. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
371. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_002|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode"
372. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router:router|TermProject_mm_interconnect_0_router_default_decode:the_default_decode"
373. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo"
374. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo"
375. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent"
376. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo"
377. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo"
378. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent"
379. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo"
380. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo"
381. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent"
382. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo"
383. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo"
384. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent"
385. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo"
386. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo"
387. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent"
388. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo"
389. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo"
390. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent"
391. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo"
392. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo"
393. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent"
394. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo"
395. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo"
396. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent"
397. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
398. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
399. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator"
400. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator"
401. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator"
402. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator"
403. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator"
404. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator"
405. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator"
406. Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator"
407. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
408. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
409. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
410. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
411. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
412. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
413. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
414. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
415. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
416. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
417. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
418. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
419. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
420. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
421. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
422. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
423. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
424. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
425. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
426. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
427. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
428. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
429. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
430. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
431. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
432. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
433. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
434. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
435. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
436. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
437. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
438. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
439. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
440. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
441. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
442. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
443. Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
444. Post-Synthesis Netlist Statistics for Top Partition
445. Post-Synthesis Netlist Statistics for Partition TermProject_hps_0_hps_io_border:border
446. Elapsed Time Per Partition
447. Analysis & Synthesis Messages
448. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec  3 13:41:04 2023          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; Term_Project_HPS                               ;
; Top-level Entity Name           ; Term_Project_HPS                               ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1439                                           ;
; Total pins                      ; 178                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 1                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Term_Project_HPS   ; Term_Project_HPS   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processors 11-16       ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                        ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; TermProject/synthesis/TermProject.v                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/TermProject.v                                                                 ; TermProject ;
; TermProject/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_reset_controller.v                                          ; TermProject ;
; TermProject/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_reset_synchronizer.v                                        ; TermProject ;
; TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v                                    ; TermProject ;
; TermProject/synthesis/submodules/TermProject_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_avalon_st_adapter.v                  ; TermProject ;
; TermProject/synthesis/submodules/TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; TermProject ;
; TermProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                         ; TermProject ;
; TermProject/synthesis/submodules/altera_avalon_st_clock_crosser.v                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_avalon_st_clock_crosser.v                                   ; TermProject ;
; TermProject/synthesis/submodules/altera_std_synchronizer_nocut.v                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_std_synchronizer_nocut.v                                    ; TermProject ;
; TermProject/synthesis/submodules/TermProject_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_rsp_mux.sv                           ; TermProject ;
; TermProject/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; TermProject ;
; TermProject/synthesis/submodules/TermProject_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_rsp_demux_001.sv                     ; TermProject ;
; TermProject/synthesis/submodules/TermProject_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_rsp_demux.sv                         ; TermProject ;
; TermProject/synthesis/submodules/TermProject_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_cmd_mux.sv                           ; TermProject ;
; TermProject/synthesis/submodules/TermProject_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_cmd_demux.sv                         ; TermProject ;
; TermProject/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; TermProject ;
; TermProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                ; TermProject ;
; TermProject/synthesis/submodules/altera_merlin_address_alignment.sv                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_address_alignment.sv                                 ; TermProject ;
; TermProject/synthesis/submodules/altera_merlin_traffic_limiter.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_traffic_limiter.sv                                   ; TermProject ;
; TermProject/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; TermProject ;
; TermProject/synthesis/submodules/TermProject_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_router_002.sv                        ; TermProject ;
; TermProject/synthesis/submodules/TermProject_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_router.sv                            ; TermProject ;
; TermProject/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; TermProject ;
; TermProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; TermProject ;
; TermProject/synthesis/submodules/altera_merlin_axi_master_ni.sv                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_axi_master_ni.sv                                     ; TermProject ;
; TermProject/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; TermProject ;
; TermProject/synthesis/submodules/TermProject_hps_0.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_hps_0.v                                                ; TermProject ;
; TermProject/synthesis/submodules/TermProject_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_hps_0_hps_io.v                                         ; TermProject ;
; TermProject/synthesis/submodules/hps_sdram.v                                                        ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram.v                                                        ; TermProject ;
; TermProject/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                     ; TermProject ;
; TermProject/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                      ; TermProject ;
; TermProject/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv               ; TermProject ;
; TermProject/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                 ; TermProject ;
; TermProject/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                      ; TermProject ;
; TermProject/synthesis/submodules/hps_sdram_p0.sv                                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0.sv                                                    ; TermProject ;
; TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                              ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                              ; TermProject ;
; TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                    ; TermProject ;
; TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                     ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                     ; TermProject ;
; TermProject/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                             ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                             ; TermProject ;
; TermProject/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                            ; TermProject ;
; TermProject/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                ; TermProject ;
; TermProject/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                        ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                        ; TermProject ;
; TermProject/synthesis/submodules/hps_sdram_pll.sv                                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_pll.sv                                                   ; TermProject ;
; TermProject/synthesis/submodules/TermProject_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_hps_0_hps_io_border.sv                                 ; TermProject ;
; TermProject/synthesis/submodules/TermProject_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_hps_0_fpga_interfaces.sv                               ; TermProject ;
; TermProject/synthesis/submodules/LoadReg.v                                                          ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/LoadReg.v                                                          ; TermProject ;
; TermProject/synthesis/submodules/My_UART_RX.v                                                       ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/My_UART_RX.v                                                       ; TermProject ;
; TermProject/synthesis/submodules/UART_Rx.v                                                          ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/UART_Rx.v                                                          ; TermProject ;
; TermProject/synthesis/submodules/SevenSegDecoder.v                                                  ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/SevenSegDecoder.v                                                  ; TermProject ;
; TermProject/synthesis/submodules/My_ClockDivider.v                                                  ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/My_ClockDivider.v                                                  ; TermProject ;
; Term_Project_HPS.v                                                                                  ; yes             ; User Verilog HDL File        ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v                                                                                  ;             ;
; altddio_out.tdf                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf                                                                                           ;             ;
; aglobal221.inc                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                            ;             ;
; stratix_ddio.inc                                                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                          ;             ;
; cyclone_ddio.inc                                                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                          ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                               ;             ;
; stratix_lcell.inc                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                         ;             ;
; db/ddio_out_uqe.tdf                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/db/ddio_out_uqe.tdf                                                                                 ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 859            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1272           ;
;     -- 7 input functions                    ; 10             ;
;     -- 6 input functions                    ; 304            ;
;     -- 5 input functions                    ; 169            ;
;     -- 4 input functions                    ; 323            ;
;     -- <=3 input functions                  ; 466            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1253           ;
;                                             ;                ;
; I/O pins                                    ; 178            ;
; I/O registers                               ; 186            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 903            ;
; Total fan-out                               ; 11762          ;
; Average fan-out                             ; 3.27           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |Term_Project_HPS                                                                             ; 1272 (0)            ; 1253 (0)                  ; 0                 ; 0          ; 178  ; 0            ; |Term_Project_HPS                                                                                                                                                                                                                                                                                                                                                        ; Term_Project_HPS                                  ; work         ;
;    |TermProject:u0|                                                                           ; 1272 (0)            ; 1253 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0                                                                                                                                                                                                                                                                                                                                         ; TermProject                                       ; TermProject  ;
;       |My_ClockDivider:clockdivider_0|                                                        ; 87 (87)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|My_ClockDivider:clockdivider_0                                                                                                                                                                                                                                                                                                          ; My_ClockDivider                                   ; TermProject  ;
;       |My_UART_RX:uart_rx_0|                                                                  ; 26 (0)              ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|My_UART_RX:uart_rx_0                                                                                                                                                                                                                                                                                                                    ; My_UART_RX                                        ; TermProject  ;
;          |LoadReg:U2|                                                                         ; 2 (2)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2                                                                                                                                                                                                                                                                                                         ; LoadReg                                           ; TermProject  ;
;          |UART_Rx:U1|                                                                         ; 24 (24)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1                                                                                                                                                                                                                                                                                                         ; UART_Rx                                           ; TermProject  ;
;       |SevenSegDecoder:sevensegdecoder_0|                                                     ; 14 (14)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|SevenSegDecoder:sevensegdecoder_0                                                                                                                                                                                                                                                                                                       ; SevenSegDecoder                                   ; TermProject  ;
;       |SevenSegDecoder:sevensegdecoder_1|                                                     ; 14 (14)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|SevenSegDecoder:sevensegdecoder_1                                                                                                                                                                                                                                                                                                       ; SevenSegDecoder                                   ; TermProject  ;
;       |SevenSegDecoder:sevensegdecoder_2|                                                     ; 14 (14)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|SevenSegDecoder:sevensegdecoder_2                                                                                                                                                                                                                                                                                                       ; SevenSegDecoder                                   ; TermProject  ;
;       |SevenSegDecoder:sevensegdecoder_3|                                                     ; 14 (14)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|SevenSegDecoder:sevensegdecoder_3                                                                                                                                                                                                                                                                                                       ; SevenSegDecoder                                   ; TermProject  ;
;       |SevenSegDecoder:sevensegdecoder_4|                                                     ; 14 (14)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|SevenSegDecoder:sevensegdecoder_4                                                                                                                                                                                                                                                                                                       ; SevenSegDecoder                                   ; TermProject  ;
;       |SevenSegDecoder:sevensegdecoder_5|                                                     ; 14 (14)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|SevenSegDecoder:sevensegdecoder_5                                                                                                                                                                                                                                                                                                       ; SevenSegDecoder                                   ; TermProject  ;
;       |TermProject_hps_0:hps_0|                                                               ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0                                                                                                                                                                                                                                                                                                                 ; TermProject_hps_0                                 ; TermProject  ;
;          |TermProject_hps_0_fpga_interfaces:fpga_interfaces|                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                               ; TermProject_hps_0_fpga_interfaces                 ; TermProject  ;
;          |TermProject_hps_0_hps_io:hps_io|                                                    ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                 ; TermProject_hps_0_hps_io                          ; TermProject  ;
;             |TermProject_hps_0_hps_io_border:border|                                          ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; TermProject_hps_0_hps_io_border                   ; TermProject  ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; TermProject  ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; TermProject  ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; TermProject  ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; TermProject  ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; TermProject  ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; TermProject  ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; TermProject  ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; TermProject  ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; TermProject  ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; TermProject  ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; TermProject  ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; TermProject  ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; TermProject  ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; TermProject  ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; TermProject  ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; TermProject  ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; TermProject  ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; TermProject  ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; TermProject  ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; TermProject  ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; TermProject  ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; TermProject  ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; TermProject  ;
;       |TermProject_mm_interconnect_0:mm_interconnect_0|                                       ; 1074 (0)            ; 1079 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                         ; TermProject_mm_interconnect_0                     ; TermProject  ;
;          |TermProject_mm_interconnect_0_cmd_demux:cmd_demux|                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                       ; TermProject_mm_interconnect_0_cmd_demux           ; TermProject  ;
;          |TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|                                  ; 35 (30)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                       ; TermProject_mm_interconnect_0_cmd_mux             ; TermProject  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; TermProject  ;
;          |TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|                                  ; 10 (7)              ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                       ; TermProject_mm_interconnect_0_cmd_mux             ; TermProject  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; TermProject  ;
;          |TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|                                  ; 11 (6)              ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                       ; TermProject_mm_interconnect_0_cmd_mux             ; TermProject  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; TermProject  ;
;          |TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|                                  ; 11 (7)              ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                       ; TermProject_mm_interconnect_0_cmd_mux             ; TermProject  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; TermProject  ;
;          |TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|                                  ; 10 (7)              ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                       ; TermProject_mm_interconnect_0_cmd_mux             ; TermProject  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; TermProject  ;
;          |TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|                                  ; 11 (7)              ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                       ; TermProject_mm_interconnect_0_cmd_mux             ; TermProject  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; TermProject  ;
;          |TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|                                  ; 11 (6)              ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                       ; TermProject_mm_interconnect_0_cmd_mux             ; TermProject  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; TermProject  ;
;          |TermProject_mm_interconnect_0_cmd_mux:cmd_mux|                                      ; 11 (7)              ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                           ; TermProject_mm_interconnect_0_cmd_mux             ; TermProject  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; TermProject  ;
;          |TermProject_mm_interconnect_0_router:router|                                        ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router:router                                                                                                                                                                                                                                             ; TermProject_mm_interconnect_0_router              ; TermProject  ;
;          |TermProject_mm_interconnect_0_rsp_demux:rsp_demux_002|                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                   ; TermProject_mm_interconnect_0_rsp_demux           ; TermProject  ;
;          |TermProject_mm_interconnect_0_rsp_demux:rsp_demux_003|                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                   ; TermProject_mm_interconnect_0_rsp_demux           ; TermProject  ;
;          |TermProject_mm_interconnect_0_rsp_demux:rsp_demux_004|                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                   ; TermProject_mm_interconnect_0_rsp_demux           ; TermProject  ;
;          |TermProject_mm_interconnect_0_rsp_demux:rsp_demux_005|                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                   ; TermProject_mm_interconnect_0_rsp_demux           ; TermProject  ;
;          |TermProject_mm_interconnect_0_rsp_demux:rsp_demux_007|                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                   ; TermProject_mm_interconnect_0_rsp_demux           ; TermProject  ;
;          |TermProject_mm_interconnect_0_rsp_demux:rsp_demux|                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                       ; TermProject_mm_interconnect_0_rsp_demux           ; TermProject  ;
;          |TermProject_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                               ; TermProject_mm_interconnect_0_rsp_demux_001       ; TermProject  ;
;          |TermProject_mm_interconnect_0_rsp_mux:rsp_mux_001|                                  ; 83 (83)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                       ; TermProject_mm_interconnect_0_rsp_mux             ; TermProject  ;
;          |TermProject_mm_interconnect_0_rsp_mux:rsp_mux|                                      ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                           ; TermProject_mm_interconnect_0_rsp_mux             ; TermProject  ;
;          |altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; TermProject  ;
;          |altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|                 ; 19 (19)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; TermProject  ;
;          |altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|              ; 19 (19)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; TermProject  ;
;          |altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|              ; 19 (19)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; TermProject  ;
;          |altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|              ; 19 (19)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; TermProject  ;
;          |altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|              ; 19 (19)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; TermProject  ;
;          |altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|              ; 19 (19)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; TermProject  ;
;          |altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|              ; 19 (19)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; TermProject  ;
;          |altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|                    ; 16 (16)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; TermProject  ;
;          |altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|                      ; 28 (28)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; TermProject  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                               ; 3 (0)               ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser          ; TermProject  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 3 (3)               ; 76 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                    ; TermProject  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; altera_std_synchronizer_nocut                     ; TermProject  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; altera_std_synchronizer_nocut                     ; TermProject  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                               ; 5 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser          ; TermProject  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 5 (5)               ; 32 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                    ; TermProject  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; altera_std_synchronizer_nocut                     ; TermProject  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; altera_std_synchronizer_nocut                     ; TermProject  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                               ; 5 (0)               ; 52 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser          ; TermProject  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 5 (5)               ; 52 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                    ; TermProject  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; altera_std_synchronizer_nocut                     ; TermProject  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; altera_std_synchronizer_nocut                     ; TermProject  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                   ; 6 (0)               ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser          ; TermProject  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 6 (6)               ; 74 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                    ; TermProject  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                          ; altera_std_synchronizer_nocut                     ; TermProject  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                          ; altera_std_synchronizer_nocut                     ; TermProject  ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 82 (46)             ; 13 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                               ; altera_merlin_axi_master_ni                       ; TermProject  ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 36 (36)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                         ; altera_merlin_address_alignment                   ; TermProject  ;
;          |altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|            ; 43 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; TermProject  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 43 (42)             ; 73 (73)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; TermProject  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                           ; altera_merlin_address_alignment                   ; TermProject  ;
;          |altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|         ; 45 (0)              ; 53 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; TermProject  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45 (44)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; TermProject  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                        ; altera_merlin_address_alignment                   ; TermProject  ;
;          |altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|         ; 47 (0)              ; 53 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; TermProject  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47 (46)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; TermProject  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                        ; altera_merlin_address_alignment                   ; TermProject  ;
;          |altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|         ; 43 (0)              ; 53 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; TermProject  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 43 (42)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; TermProject  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                        ; altera_merlin_address_alignment                   ; TermProject  ;
;          |altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|         ; 47 (0)              ; 53 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; TermProject  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47 (46)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; TermProject  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                        ; altera_merlin_address_alignment                   ; TermProject  ;
;          |altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|         ; 43 (0)              ; 53 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; TermProject  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 43 (42)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; TermProject  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                        ; altera_merlin_address_alignment                   ; TermProject  ;
;          |altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|         ; 48 (0)              ; 53 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; TermProject  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 48 (47)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; TermProject  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                        ; altera_merlin_address_alignment                   ; TermProject  ;
;          |altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|                 ; 66 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                       ; TermProject  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 66 (65)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                      ; altera_merlin_burst_adapter_13_1                  ; TermProject  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                ; altera_merlin_address_alignment                   ; TermProject  ;
;          |altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent|                      ; 6 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; TermProject  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; TermProject  ;
;          |altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent|                   ; 6 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; TermProject  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; TermProject  ;
;          |altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent|                   ; 6 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; TermProject  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; TermProject  ;
;          |altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent|                   ; 6 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; TermProject  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; TermProject  ;
;          |altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent|                   ; 5 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; TermProject  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; TermProject  ;
;          |altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent|                   ; 6 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; TermProject  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; TermProject  ;
;          |altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent|                   ; 5 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; TermProject  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; TermProject  ;
;          |altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent|                           ; 30 (12)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; TermProject  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 18 (18)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; TermProject  ;
;          |altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|            ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; TermProject  ;
;          |altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|         ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; TermProject  ;
;          |altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|         ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; TermProject  ;
;          |altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|         ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; TermProject  ;
;          |altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|         ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; TermProject  ;
;          |altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|         ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; TermProject  ;
;          |altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|         ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; TermProject  ;
;          |altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|                 ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; TermProject  ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                     ; TermProject  ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 14 (14)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                     ; TermProject  ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; TermProject  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; TermProject  ;
;       |altera_reset_controller:rst_controller_002|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; TermProject  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; TermProject  ;
;       |altera_reset_controller:rst_controller|                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; TermProject  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Term_Project_HPS|TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; TermProject  ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                        ; IP Include File  ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; N/A    ; Qsys                                     ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0                                                                                                                                                                                                       ; TermProject.qsys ;
; Altera ; altera_hps                               ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0                                                                                                                                                                               ; TermProject.qsys ;
; Altera ; altera_hps_io                            ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io                                                                                                                                               ; TermProject.qsys ;
; Altera ; altera_mm_interconnect                   ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0                                                                                                                                                       ; TermProject.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                     ; TermProject.qsys ;
; Altera ; error_adapter                            ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; TermProject.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                 ; TermProject.qsys ;
; Altera ; error_adapter                            ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; TermProject.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                 ; TermProject.qsys ;
; Altera ; error_adapter                            ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; TermProject.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                 ; TermProject.qsys ;
; Altera ; error_adapter                            ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; TermProject.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                 ; TermProject.qsys ;
; Altera ; error_adapter                            ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; TermProject.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                 ; TermProject.qsys ;
; Altera ; error_adapter                            ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; TermProject.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                 ; TermProject.qsys ;
; Altera ; error_adapter                            ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; TermProject.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                 ; TermProject.qsys ;
; Altera ; error_adapter                            ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; TermProject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent                                                                                         ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo                                                                                  ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo                                                                                    ; TermProject.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter                                                                               ; TermProject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator                                                                               ; TermProject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                     ; TermProject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                         ; TermProject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                     ; TermProject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                     ; TermProject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                     ; TermProject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                     ; TermProject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                     ; TermProject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                     ; TermProject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                     ; TermProject.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                      ; TermProject.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                  ; TermProject.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                  ; TermProject.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                  ; TermProject.qsys ;
; Altera ; altera_merlin_axi_master_ni              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                             ; TermProject.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                      ; TermProject.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                      ; TermProject.qsys ;
; Altera ; altera_merlin_router                     ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router:router                                                                                                           ; TermProject.qsys ;
; Altera ; altera_merlin_router                     ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router:router_001                                                                                                       ; TermProject.qsys ;
; Altera ; altera_merlin_router                     ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_002                                                                                                   ; TermProject.qsys ;
; Altera ; altera_merlin_router                     ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_003                                                                                                   ; TermProject.qsys ;
; Altera ; altera_merlin_router                     ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_004                                                                                                   ; TermProject.qsys ;
; Altera ; altera_merlin_router                     ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_005                                                                                                   ; TermProject.qsys ;
; Altera ; altera_merlin_router                     ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_006                                                                                                   ; TermProject.qsys ;
; Altera ; altera_merlin_router                     ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_007                                                                                                   ; TermProject.qsys ;
; Altera ; altera_merlin_router                     ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_008                                                                                                   ; TermProject.qsys ;
; Altera ; altera_merlin_router                     ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_009                                                                                                   ; TermProject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                     ; TermProject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                             ; TermProject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                         ; TermProject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                     ; TermProject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent                                                                                      ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo                                                                               ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter                                                                            ; TermProject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator                                                                            ; TermProject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent                                                                                      ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo                                                                               ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter                                                                            ; TermProject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator                                                                            ; TermProject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent                                                                                      ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo                                                                               ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter                                                                            ; TermProject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator                                                                            ; TermProject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent                                                                                      ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo                                                                               ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter                                                                            ; TermProject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator                                                                            ; TermProject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent                                                                                      ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo                                                                               ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter                                                                            ; TermProject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator                                                                            ; TermProject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent                                                                                      ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo                                                                               ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo                                                                                 ; TermProject.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter                                                                            ; TermProject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator                                                                            ; TermProject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent                                                                                              ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo                                                                                       ; TermProject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo                                                                                         ; TermProject.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter                                                                                    ; TermProject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator                                                                                    ; TermProject.qsys ;
; Altera ; altera_reset_controller                  ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|altera_reset_controller:rst_controller                                                                                                                                                                ; TermProject.qsys ;
; Altera ; altera_reset_controller                  ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|altera_reset_controller:rst_controller_001                                                                                                                                                            ; TermProject.qsys ;
; Altera ; altera_reset_controller                  ; 22.1    ; N/A          ; N/A          ; |Term_Project_HPS|TermProject:u0|altera_reset_controller:rst_controller_002                                                                                                                                                            ; TermProject.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                     ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                     ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                     ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                          ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                          ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                          ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |Term_Project_HPS|TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|state ;
+-------------+------------+------------+------------------------------------------------+
; Name        ; state.Idle ; state.Stop ; state.Shift                                    ;
+-------------+------------+------------+------------------------------------------------+
; state.Idle  ; 0          ; 0          ; 0                                              ;
; state.Shift ; 1          ; 0          ; 1                                              ;
; state.Stop  ; 1          ; 1          ; 0                                              ;
+-------------+------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                   ; yes                                                              ; yes                                        ;
; TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                               ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                   ; yes                                                              ; yes                                        ;
; TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                               ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                               ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 22                                                                                                                                                                                 ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58,59,61,63,64,86..88]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58,59,61,63,64,86..88]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,58,60,61,86..88]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,58,60,61,86..88]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[10..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0,2..7]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[10..31]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57,60]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57,60]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57,60]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57,60]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57,60]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57,60]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57,60]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[2]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                              ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                              ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                             ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                          ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_readdata_pre[0,2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_readdata_pre[0,2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                              ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_readdata_pre[0,2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                              ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_readdata_pre[0,2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                              ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_readdata_pre[0,2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                              ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_readdata_pre[0,2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                              ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_readdata_pre[0,2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                              ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                           ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                          ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                           ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                           ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                           ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                           ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                              ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                              ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                  ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                  ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                               ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|data[0]~en                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|data[1]~en                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|data[2]~en                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|data[3]~en                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|data[4]~en                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|data[5]~en                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|data[6]~en                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|data[7]~en                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]       ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                              ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31,111,112]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31,111,112]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111,112]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111,112]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,64]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,64]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                    ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2..6]    ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2..6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2..6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2..6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2..6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2..6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2..6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]           ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]           ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]           ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]           ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                 ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]           ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]              ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                 ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]      ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]    ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7..20]                                                     ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]              ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]          ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]              ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]              ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]              ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]              ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]           ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                            ; Merged with TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ;
; Total Number of Removed Registers = 1863                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]           ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[1]                                                                                                                           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[7],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|read_latency_shift_reg[0],                                                                                  ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem_used[0],                                                                                                   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                  ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][69],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[10]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[10],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[112],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112],                                                                    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111],                                                                    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[112],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111],                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112],                                                                    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111],                                                                    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                          ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[1]                                                                                                                           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[4],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|read_latency_shift_reg[0],                                                                                  ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem_used[0],                                                                                                   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                  ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][69],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[1]                                                                                                                           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[3],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|read_latency_shift_reg[0],                                                                                  ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem_used[0],                                                                                                   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                  ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][69],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[1]                                                                                                                           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|read_latency_shift_reg[0],                                                                                  ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem_used[0],                                                                                                   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                  ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][69],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                                               ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57],               ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|read_latency_shift_reg[0],                                                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem_used[0],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][69],                                                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[1]                                                                                                                           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[6],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|read_latency_shift_reg[0],                                                                                  ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem_used[0],                                                                                                   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                  ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][69],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[1]                                                                                                                           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[5],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57],            ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|read_latency_shift_reg[0],                                                                                  ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem_used[0],                                                                                                   ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                  ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][69],                                                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_readdata_pre[29]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][29],                                                                                                    ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1],                                                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64],                                                                          ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                      ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],         ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                              ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                      ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86],                    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                               ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                      ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                      ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88],                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88],                    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                               ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[31]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[30]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[30],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[29]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[29],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[28]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[28],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[27]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[27],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[26]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[26],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[25]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[25],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[24]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[24],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[23]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[23],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[22]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[22],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[21]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[21],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[20]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[20],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[19]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[19],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[18]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[18],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[17]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[17],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[16]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[16],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[15]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[15],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[14]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[14],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[13]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[13],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[12]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[12],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                      ;
; TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[11]                                                                                                                                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|av_readdata_pre[11],                                                                                                ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                      ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[1][64],                                                                                                              ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem[0][64],                                                                                                              ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5],    ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4],    ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]     ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], ;
;                                                                                                                                                                                                                                                      ;                           ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                      ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87],                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]                     ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                      ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]          ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]            ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][88],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                   ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][33],                                                                                                    ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                     ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                   ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][33],                                                                                                    ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                     ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                   ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][33],                                                                                                    ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                     ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]            ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][88],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                   ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][33],                                                                                                    ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                     ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                   ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][33],                                                                                                    ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                     ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                      ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][33],                                                                                                       ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                        ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]            ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][88],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],    ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]     ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]            ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][88],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]               ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][88],                                                                                                         ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero          ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                         ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0]                                                                                                                            ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]            ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][88],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]            ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][88],                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                      ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]                     ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                   ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][33],                                                                                                    ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                     ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_readdata_pre[8]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_readdata_pre[4]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_readdata_pre[1]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_readdata_pre[29]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_readdata_pre[24]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_readdata_pre[22]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_readdata_pre[20]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_readdata_pre[17]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_readdata_pre[13]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_readdata_pre[8]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_readdata_pre[4]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|av_readdata_pre[1]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_readdata_pre[29]                                                                                           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                        ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_readdata_pre[24]                                                                                           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                        ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                        ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_readdata_pre[20]                                                                                           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                        ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                                           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                        ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                           ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                        ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                            ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                         ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_readdata_pre[20]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                            ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                         ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                            ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                         ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                      ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                          ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                          ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                          ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                          ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                          ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                          ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                          ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_readdata_pre[24]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_readdata_pre[22]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_readdata_pre[20]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_readdata_pre[17]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_readdata_pre[13]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_readdata_pre[8]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_readdata_pre[4]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|av_readdata_pre[1]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_readdata_pre[29]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_readdata_pre[24]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_readdata_pre[20]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                            ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                         ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_readdata_pre[29]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_readdata_pre[24]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_readdata_pre[22]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_readdata_pre[20]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_readdata_pre[17]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_readdata_pre[13]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_readdata_pre[8]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_readdata_pre[4]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|av_readdata_pre[1]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                       ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                       ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                       ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                          ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_readdata_pre[29]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                         ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                          ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                      ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                         ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                          ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                         ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                          ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                               ; Stuck at VCC              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                       ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                               ; Stuck at VCC              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                       ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                               ; Stuck at VCC              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                       ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                               ; Stuck at VCC              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                       ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                               ; Stuck at VCC              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                       ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                               ; Stuck at VCC              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                       ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                   ; Stuck at VCC              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                           ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_readdata_pre[24]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_readdata_pre[22]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_readdata_pre[20]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_readdata_pre[17]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_readdata_pre[13]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_readdata_pre[8]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_readdata_pre[4]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|av_readdata_pre[1]                                                                                         ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_readdata_pre[29]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_readdata_pre[24]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_readdata_pre[22]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_readdata_pre[17]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|av_readdata_pre[13]                                                                                        ; Stuck at GND              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                         ; Lost Fanouts              ; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1253  ;
; Number of registers using Synchronous Clear  ; 35    ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 1184  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 827   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; TermProject:u0|SevenSegDecoder:sevensegdecoder_0|data[0]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_0|data[1]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_0|data[2]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_0|data[3]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_0|data[4]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_0|data[5]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_1|data[0]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_1|data[1]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_1|data[2]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_1|data[3]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_1|data[4]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_1|data[5]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_2|data[0]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_2|data[1]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_2|data[2]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_2|data[3]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_2|data[4]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_2|data[5]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_3|data[0]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_3|data[1]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_3|data[2]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_3|data[3]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_3|data[4]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_3|data[5]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_4|data[0]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_4|data[1]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_4|data[2]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_4|data[3]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_4|data[4]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_4|data[5]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_5|data[0]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_5|data[1]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_5|data[2]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_5|data[3]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_5|data[4]                                                                                                          ; 7       ;
; TermProject:u0|SevenSegDecoder:sevensegdecoder_5|data[5]                                                                                                          ; 7       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                               ; 55      ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|waitrequest_reset_override ; 26      ;
; TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 722     ;
; TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; 150     ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 1       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 1       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 1       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 1       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 1       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 1       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 1       ;
; TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; 1       ;
; TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; 1       ;
; TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; 304     ;
; TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; 1       ;
; TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; 1       ;
; TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; 1       ;
; TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; TermProject:u0|My_ClockDivider:clockdivider_0|div[2]                                                                                                              ; 1       ;
; TermProject:u0|My_ClockDivider:clockdivider_0|div[1]                                                                                                              ; 1       ;
; TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; 1       ;
; Total number of inverted registers = 57                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Term_Project_HPS|TermProject:u0|My_ClockDivider:clockdivider_0|count[6]                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Term_Project_HPS|TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2|readdata[3]                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Term_Project_HPS|TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|count_data[3]                                                                                                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Term_Project_HPS|TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|count[3]                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router:router|src_data[91]                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Term_Project_HPS|TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector5                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                       ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                        ;
; IP_TOOL_VERSION                       ; 22.1                  ; -    ; -                                                                                                        ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                        ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                        ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                        ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                          ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                           ;
; IP_TOOL_VERSION                       ; 22.1                             ; -    ; -                                                                                           ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                           ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                           ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                        ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                         ;
; IP_TOOL_VERSION                       ; 22.1              ; -    ; -                                                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                         ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                        ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                         ;
; IP_TOOL_VERSION                       ; 22.1              ; -    ; -                                                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                         ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; Idle           ; 00    ; Unsigned Binary                                                    ;
; Shift          ; 01    ; Unsigned Binary                                                    ;
; Stop           ; 10    ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                             ;
; S2F_Width      ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                         ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                       ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                       ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                       ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                       ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                               ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                       ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                       ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                       ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                       ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                       ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                       ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                       ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                      ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                    ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                    ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                            ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                            ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                            ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                            ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                            ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                            ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                            ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                            ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                            ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                            ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                            ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                            ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                            ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                            ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                            ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                            ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                            ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                            ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                            ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                            ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                            ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                            ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                            ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                    ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                    ;
; TB_RATE                              ; FULL             ; String                                                                                                                                    ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                    ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                    ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                    ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                    ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                    ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                    ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                              ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                      ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                      ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                      ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                      ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                      ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                      ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                      ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                      ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                      ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                      ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                      ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                      ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                              ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                              ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                              ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                              ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                              ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                              ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                      ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                              ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                      ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                              ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                              ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                              ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                            ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                            ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                            ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                           ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                         ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                         ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                              ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                              ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                              ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                              ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                              ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                              ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                              ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                              ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                              ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                        ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                              ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                              ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                              ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                              ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                              ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                              ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                              ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                              ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                              ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                              ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                              ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                              ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                              ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                              ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                              ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                              ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                              ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                              ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                              ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                              ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                              ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                      ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                      ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                      ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                      ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                      ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                      ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                      ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                      ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                      ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                      ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                      ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                      ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                      ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                      ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                      ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                      ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                      ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                      ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                      ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                      ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                      ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                      ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                      ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                      ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                      ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                      ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                      ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                      ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                      ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                      ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                      ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                      ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TFAW                        ; TFAW_18                                                          ; String                                                                                                                      ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                      ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                      ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                      ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                      ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                      ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                      ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                      ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                      ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                      ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                      ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                      ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                      ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                      ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                      ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                      ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                      ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                      ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                      ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                      ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                      ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                      ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                      ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                      ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                      ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                      ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                      ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                      ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                      ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                              ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                              ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                              ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                              ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                             ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                             ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                             ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                              ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                    ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                        ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                              ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                      ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                              ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                      ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                              ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                    ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                    ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                    ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                    ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                    ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                    ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                    ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                    ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                    ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                    ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                            ;
; PKT_THREAD_ID_H           ; 103   ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                                    ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 110   ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 107   ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                  ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                  ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                  ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                  ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                  ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                  ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                  ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 117   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 117   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 117   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 117   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 117   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 117   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 117   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 117   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router:router|TermProject_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router:router_001|TermProject_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_002|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_003|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_004|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_005|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_006|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_007|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_008|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_009|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                           ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                           ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_rx_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_4_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_3_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_2_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_1_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sevensegdecoder_5_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 116   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 116   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 116   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 116   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TermProject:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                            ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_002|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router:router|TermProject_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_5_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_5_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_1_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_1_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_2_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_2_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_3_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_3_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegdecoder_4_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegdecoder_4_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_rx_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_rx_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_5_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_1_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_2_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_3_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegdecoder_4_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_rx_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                    ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                    ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                    ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                    ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                    ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                    ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                          ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                            ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                            ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                            ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                       ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                   ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                  ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                  ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                  ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                            ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                           ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                           ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition           ;
+-------------------------------------------------------+-------+
; Type                                                  ; Count ;
+-------------------------------------------------------+-------+
; arriav_ff                                             ; 1217  ;
;     CLR                                               ; 355   ;
;     CLR SCLR                                          ; 35    ;
;     ENA                                               ; 33    ;
;     ENA CLR                                           ; 783   ;
;     ENA CLR SLD                                       ; 11    ;
; arriav_hps_interface_boot_from_fpga                   ; 1     ;
; arriav_hps_interface_clocks_resets                    ; 1     ;
; arriav_hps_interface_dbg_apb                          ; 1     ;
; arriav_hps_interface_fpga2hps                         ; 1     ;
; arriav_hps_interface_fpga2sdram                       ; 1     ;
; arriav_hps_interface_hps2fpga                         ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight            ; 1     ;
; arriav_hps_interface_tpiu_trace                       ; 1     ;
; arriav_io_obuf                                        ; 17    ;
; arriav_lcell_comb                                     ; 1314  ;
;     arith                                             ; 104   ;
;         0 data inputs                                 ; 1     ;
;         1 data inputs                                 ; 58    ;
;         2 data inputs                                 ; 32    ;
;         4 data inputs                                 ; 12    ;
;         5 data inputs                                 ; 1     ;
;     extend                                            ; 10    ;
;         7 data inputs                                 ; 10    ;
;     normal                                            ; 1200  ;
;         0 data inputs                                 ; 1     ;
;         1 data inputs                                 ; 87    ;
;         2 data inputs                                 ; 110   ;
;         3 data inputs                                 ; 219   ;
;         4 data inputs                                 ; 311   ;
;         5 data inputs                                 ; 168   ;
;         6 data inputs                                 ; 304   ;
; blackbox                                              ; 1     ;
;                 ermProject_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                         ; 178   ;
;                                                       ;       ;
; Max LUT depth                                         ; 7.10  ;
; Average LUT depth                                     ; 2.62  ;
+-------------------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition TermProject_hps_0_hps_io_border:border ;
+------------------------------------+---------------------------------------------------+
; Type                               ; Count                                             ;
+------------------------------------+---------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                ;
; arriav_ddio_in                     ; 32                                                ;
; arriav_ddio_oe                     ; 4                                                 ;
; arriav_ddio_out                    ; 252                                               ;
; arriav_delay_chain                 ; 124                                               ;
; arriav_dll                         ; 1                                                 ;
; arriav_dqs_config                  ; 4                                                 ;
; arriav_dqs_delay_chain             ; 4                                                 ;
; arriav_dqs_enable_ctrl             ; 4                                                 ;
; arriav_ff                          ; 36                                                ;
;     plain                          ; 36                                                ;
; arriav_hps_peripheral_emac         ; 1                                                 ;
; arriav_hps_peripheral_gpio         ; 1                                                 ;
; arriav_hps_peripheral_sdmmc        ; 1                                                 ;
; arriav_hps_peripheral_spi_master   ; 1                                                 ;
; arriav_hps_peripheral_uart         ; 1                                                 ;
; arriav_hps_peripheral_usb          ; 1                                                 ;
; arriav_hps_sdram_pll               ; 1                                                 ;
; arriav_io_config                   ; 40                                                ;
; arriav_io_ibuf                     ; 36                                                ;
; arriav_io_obuf                     ; 62                                                ;
; arriav_ir_fifo_userdes             ; 32                                                ;
; arriav_lcell_comb                  ; 1                                                 ;
;     normal                         ; 1                                                 ;
;         0 data inputs              ; 1                                                 ;
; arriav_leveling_delay_chain        ; 40                                                ;
; arriav_lfifo                       ; 4                                                 ;
; arriav_mem_phy                     ; 1                                                 ;
; arriav_read_fifo_read_clock_select ; 32                                                ;
; arriav_vfifo                       ; 4                                                 ;
; boundary_port                      ; 111                                               ;
; cyclonev_hmc                       ; 1                                                 ;
; cyclonev_termination               ; 1                                                 ;
; cyclonev_termination_logic         ; 1                                                 ;
; stratixv_pseudo_diff_out           ; 5                                                 ;
;                                    ;                                                   ;
; Max LUT depth                      ; 0.00                                              ;
; Average LUT depth                  ; 0.00                                              ;
+------------------------------------+---------------------------------------------------+


+-------------------------------------------------------+
; Elapsed Time Per Partition                            ;
+----------------------------------------+--------------+
; Partition Name                         ; Elapsed Time ;
+----------------------------------------+--------------+
; Top                                    ; 00:00:04     ;
; TermProject_hps_0_hps_io_border:border ; 00:00:00     ;
+----------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sun Dec  3 13:37:22 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Term_Project_HPS -c Term_Project_HPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/termproject.v
    Info (12023): Found entity 1: TermProject File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/TermProject.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/termproject_mm_interconnect_0.v
    Info (12023): Found entity 1: TermProject_mm_interconnect_0 File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/termproject_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: TermProject_mm_interconnect_0_avalon_st_adapter File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/termproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/termproject_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: TermProject_mm_interconnect_0_rsp_mux File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file termproject/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/termproject_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: TermProject_mm_interconnect_0_rsp_demux_001 File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/termproject_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: TermProject_mm_interconnect_0_rsp_demux File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/termproject_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: TermProject_mm_interconnect_0_cmd_mux File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/termproject_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: TermProject_mm_interconnect_0_cmd_demux File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file termproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file termproject/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file termproject/synthesis/submodules/termproject_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: TermProject_mm_interconnect_0_router_002_default_decode File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: TermProject_mm_interconnect_0_router_002 File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file termproject/synthesis/submodules/termproject_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: TermProject_mm_interconnect_0_router_default_decode File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: TermProject_mm_interconnect_0_router File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/termproject_hps_0.v
    Info (12023): Found entity 1: TermProject_hps_0 File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/termproject_hps_0_hps_io.v
    Info (12023): Found entity 1: TermProject_hps_0_hps_io File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/termproject_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: TermProject_hps_0_hps_io_border File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/termproject_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: TermProject_hps_0_fpga_interfaces File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/loadreg.v
    Info (12023): Found entity 1: LoadReg File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/LoadReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/my_uart_rx.v
    Info (12023): Found entity 1: My_UART_RX File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/My_UART_RX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/uart_rx.v
    Info (12023): Found entity 1: UART_Rx File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/UART_Rx.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/sevensegdecoder.v
    Info (12023): Found entity 1: SevenSegDecoder File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/SevenSegDecoder.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file termproject/synthesis/submodules/my_clockdivider.v
    Info (12023): Found entity 1: My_ClockDivider File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/My_ClockDivider.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file term_project_hps.v
    Info (12023): Found entity 1: Term_Project_HPS File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "Term_Project_HPS" for the top level hierarchy
Warning (10034): Output port "HPS_FLASH_DCLK" at Term_Project_HPS.v(63) has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 63
Warning (10034): Output port "HPS_FLASH_NCSO" at Term_Project_HPS.v(64) has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 64
Warning (10034): Output port "HPS_SPIM_CLK" at Term_Project_HPS.v(84) has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 84
Warning (10034): Output port "HPS_SPIM_MOSI" at Term_Project_HPS.v(86) has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 86
Warning (10034): Output port "HPS_SPIM_SS" at Term_Project_HPS.v(87) has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 87
Info (12128): Elaborating entity "TermProject" for hierarchy "TermProject:u0" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 178
Info (12128): Elaborating entity "My_ClockDivider" for hierarchy "TermProject:u0|My_ClockDivider:clockdivider_0" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/TermProject.v Line: 154
Info (12128): Elaborating entity "SevenSegDecoder" for hierarchy "TermProject:u0|SevenSegDecoder:sevensegdecoder_0" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/TermProject.v Line: 164
Info (12128): Elaborating entity "My_UART_RX" for hierarchy "TermProject:u0|My_UART_RX:uart_rx_0" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/TermProject.v Line: 224
Info (12128): Elaborating entity "UART_Rx" for hierarchy "TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/My_UART_RX.v Line: 14
Info (12128): Elaborating entity "LoadReg" for hierarchy "TermProject:u0|My_UART_RX:uart_rx_0|LoadReg:U2" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/My_UART_RX.v Line: 15
Info (12128): Elaborating entity "TermProject_hps_0" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/TermProject.v Line: 323
Info (12128): Elaborating entity "TermProject_hps_0_fpga_interfaces" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_fpga_interfaces:fpga_interfaces" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_hps_0.v Line: 173
Info (12128): Elaborating entity "TermProject_hps_0_hps_io" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_hps_0.v Line: 231
Info (12128): Elaborating entity "TermProject_hps_0_hps_io_border" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_hps_0_hps_io.v Line: 123
Info (12128): Elaborating entity "hps_sdram" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_hps_0_hps_io_border.sv Line: 309
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "TermProject:u0|TermProject_hps_0:hps_0|TermProject_hps_0_hps_io:hps_io|TermProject_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "TermProject_mm_interconnect_0" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/TermProject.v Line: 399
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clockdivider_0_avalon_slave_0_translator" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 854
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 1430
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 1514
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clockdivider_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rsp_fifo" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 1555
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clockdivider_0_avalon_slave_0_agent_rdata_fifo" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 1596
Info (12128): Elaborating entity "TermProject_mm_interconnect_0_router" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router:router" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 2774
Info (12128): Elaborating entity "TermProject_mm_interconnect_0_router_default_decode" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router:router|TermProject_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_router.sv Line: 193
Info (12128): Elaborating entity "TermProject_mm_interconnect_0_router_002" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_002" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 2806
Info (12128): Elaborating entity "TermProject_mm_interconnect_0_router_002_default_decode" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_router_002:router_002|TermProject_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 2968
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 3068
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clockdivider_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "TermProject_mm_interconnect_0_cmd_demux" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 3477
Info (12128): Elaborating entity "TermProject_mm_interconnect_0_cmd_mux" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 3559
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "TermProject_mm_interconnect_0_rsp_demux" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 3743
Info (12128): Elaborating entity "TermProject_mm_interconnect_0_rsp_demux_001" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 3766
Info (12128): Elaborating entity "TermProject_mm_interconnect_0_rsp_mux" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 3963
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 4056
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "TermProject_mm_interconnect_0_avalon_st_adapter" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0.v Line: 4187
Info (12128): Elaborating entity "TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "TermProject:u0|TermProject_mm_interconnect_0:mm_interconnect_0|TermProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|TermProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/TermProject_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "TermProject:u0|altera_reset_controller:rst_controller" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/TermProject.v Line: 462
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TermProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|RX_data[0]" feeding internal logic into a wire File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/UART_Rx.v Line: 23
    Warning (13049): Converted tri-state buffer "TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|RX_data[1]" feeding internal logic into a wire File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/UART_Rx.v Line: 23
    Warning (13049): Converted tri-state buffer "TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|RX_data[2]" feeding internal logic into a wire File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/UART_Rx.v Line: 23
    Warning (13049): Converted tri-state buffer "TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|RX_data[3]" feeding internal logic into a wire File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/UART_Rx.v Line: 23
    Warning (13049): Converted tri-state buffer "TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|RX_data[4]" feeding internal logic into a wire File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/UART_Rx.v Line: 23
    Warning (13049): Converted tri-state buffer "TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|RX_data[5]" feeding internal logic into a wire File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/UART_Rx.v Line: 23
    Warning (13049): Converted tri-state buffer "TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|RX_data[6]" feeding internal logic into a wire File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/UART_Rx.v Line: 23
    Warning (13049): Converted tri-state buffer "TermProject:u0|My_UART_RX:uart_rx_0|UART_Rx:U1|RX_data[7]" feeding internal logic into a wire File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/TermProject/synthesis/submodules/UART_Rx.v Line: 23
Warning (12241): 32 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "HPS_CONV_USB_N" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 36
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[0]" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 62
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[1]" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 62
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[2]" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 62
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[3]" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 62
    Warning (13040): bidirectional pin "HPS_GSENSOR_INT" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 65
    Warning (13040): bidirectional pin "HPS_I2C1_SCLK" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 66
    Warning (13040): bidirectional pin "HPS_I2C1_SDAT" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 67
    Warning (13040): bidirectional pin "HPS_I2C2_SCLK" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 68
    Warning (13040): bidirectional pin "HPS_I2C2_SDAT" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 69
    Warning (13040): bidirectional pin "HPS_I2C_CONTROL" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 70
    Warning (13040): bidirectional pin "HPS_KEY" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 71
    Warning (13040): bidirectional pin "HPS_LCM_BK" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 72
    Warning (13040): bidirectional pin "HPS_LCM_D_C" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 73
    Warning (13040): bidirectional pin "HPS_LCM_RST_N" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 74
    Warning (13040): bidirectional pin "HPS_LED" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 79
    Warning (13040): bidirectional pin "HPS_LTC_GPIO" has no driver File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 80
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 46
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 46
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 46
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 46
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 47
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 47
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 47
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 47
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 54
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 56
    Warning (13010): Node "HPS_SD_CMD~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 82
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 83
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 83
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 83
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 83
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 91
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 91
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 91
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 91
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 91
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 91
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 91
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 91
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HPS_FLASH_DCLK" is stuck at GND File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 63
    Warning (13410): Pin "HPS_FLASH_NCSO" is stuck at GND File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 64
    Warning (13410): Pin "HPS_SPIM_CLK" is stuck at GND File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 84
    Warning (13410): Pin "HPS_SPIM_MOSI" is stuck at GND File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 86
    Warning (13410): Pin "HPS_SPIM_SS" is stuck at GND File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 87
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 870 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "TermProject_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "HPS_SPIM_MISO" File: C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.v Line: 85
Info (21057): Implemented 3046 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 91 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 2221 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings
    Info: Peak virtual memory: 5163 megabytes
    Info: Processing ended: Sun Dec  3 13:41:04 2023
    Info: Elapsed time: 00:03:42
    Info: Total CPU time (on all processors): 00:02:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/Term_Project_HPS.map.smsg.


