$date
	Tue Dec 27 17:49:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_tb $end
$var wire 4 ! out [3:0] $end
$var reg 4 " in_1 [3:0] $end
$var reg 4 # in_2 [3:0] $end
$var reg 1 $ in_3 $end
$scope module uut $end
$var wire 4 % in_1 [3:0] $end
$var wire 4 & in_2 [3:0] $end
$var wire 1 $ in_3 $end
$var wire 4 ' out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b100 &
b0 %
0$
b100 #
b0 "
b0 !
$end
#20
b100 !
b100 '
1$
#40
