Sunplus Q645 MIPI/CSI RX controller
-------------------------------------

The device node of Sunplus Q645 MIPI/CSI RX controller has following
properties.

Required properties:
 - compatible: should be "sunplus,q645-mipicsi-rx".
 - reg: addresses and length of the register sets for MIPI CSI and CSIIW
        controller.
 - reg-names: one name for each entry in the reg property.
 - interrupt-parent: phandle for interrupt parent.
 - interrupts: number and type of interrupt, type should be high-level.
               the first is for MIPI CSI, the second is for CSIIW.
 - clocks: clock selector for MIPI CSI and CSIIW controller.
 - resets: reset controller selector for MIPI CSI and CSIIW controller.
 - pinctrl-names: Names corresponding to the numbered pinctrl states.
 - pinctrl-0: phandle for the 'default' state of pin configuration.
 - i2c-id: channel number of I2C.

Example:

mipicsi0: mipicsirx@0xf8005280 {
	compatible = "sunplus,q645-mipicsi-rx";
	reg = <0x0 0xf8005280 0x0 0x80>, <0x0 0xf8005300 0x0 0x80>;
	reg-names = "mipicsi", "csiiw";
	interrupt-parent = <&gic>;
	interrupts = <GIC_SPI 80 IRQ_TYPE_EDGE_RISING>,
		     <GIC_SPI 81 IRQ_TYPE_EDGE_RISING>;
	clocks = <&clkc MIPICSI0>, <&clkc CSIIW0>;
	clock-names = "clk_mipicsi", "clk_csiiw";
	resets = <&rstc RST_MIPICSI0>, <&rstc RST_CSIIW0>;
	reset-names = "rstc_mipicsi", "rstc_csiiw";
	i2c-id = <2>;
	status = "disabled";
};
