{"files":[{"patch":"@@ -7185,1 +7185,1 @@\n-                                             vReg index, vReg tmp1) %{\n+                                             vReg index, vReg tmp) %{\n@@ -7187,1 +7187,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1);\n+  effect(TEMP_DEF dst, TEMP tmp);\n@@ -7189,1 +7189,1 @@\n-  format %{ \"vselect_from_two_vectors_Neon_10_11 $dst, $src1, $src2, $index\\t# vector (8B\/16B\/4S\/8S\/2I\/4I\/2F\/4F). KILL $tmp1\" %}\n+  format %{ \"vselect_from_two_vectors_Neon_10_11 $dst, $src1, $src2, $index\\t# vector (8B\/16B\/4S\/8S\/2I\/4I\/2F\/4F). KILL $tmp\" %}\n@@ -7194,2 +7194,2 @@\n-                                    $src2$$FloatRegister,$index$$FloatRegister,\n-                                    $tmp1$$FloatRegister, bt, \/* isQ *\/ length_in_bytes == 16);\n+                                    $src2$$FloatRegister, $index$$FloatRegister,\n+                                    $tmp$$FloatRegister, bt, \/* isQ *\/ length_in_bytes == 16);\n@@ -7201,1 +7201,1 @@\n-                                             vReg index, vReg tmp1) %{\n+                                             vReg index, vReg tmp) %{\n@@ -7203,1 +7203,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1);\n+  effect(TEMP_DEF dst, TEMP tmp);\n@@ -7205,1 +7205,1 @@\n-  format %{ \"vselect_from_two_vectors_Neon_12_13 $dst, $src1, $src2, $index\\t# vector (8B\/16B\/4S\/8S\/2I\/4I\/2F\/4F). KILL $tmp1\" %}\n+  format %{ \"vselect_from_two_vectors_Neon_12_13 $dst, $src1, $src2, $index\\t# vector (8B\/16B\/4S\/8S\/2I\/4I\/2F\/4F). KILL $tmp\" %}\n@@ -7210,2 +7210,2 @@\n-                                    $src2$$FloatRegister,$index$$FloatRegister,\n-                                    $tmp1$$FloatRegister, bt, \/* isQ *\/ length_in_bytes == 16);\n+                                    $src2$$FloatRegister, $index$$FloatRegister,\n+                                    $tmp$$FloatRegister, bt, \/* isQ *\/ length_in_bytes == 16);\n@@ -7217,1 +7217,1 @@\n-                                             vReg index, vReg tmp1) %{\n+                                             vReg index, vReg tmp) %{\n@@ -7219,1 +7219,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1);\n+  effect(TEMP_DEF dst, TEMP tmp);\n@@ -7221,1 +7221,1 @@\n-  format %{ \"vselect_from_two_vectors_Neon_17_18 $dst, $src1, $src2, $index\\t# vector (8B\/16B\/4S\/8S\/2I\/4I\/2F\/4F). KILL $tmp1\" %}\n+  format %{ \"vselect_from_two_vectors_Neon_17_18 $dst, $src1, $src2, $index\\t# vector (8B\/16B\/4S\/8S\/2I\/4I\/2F\/4F). KILL $tmp\" %}\n@@ -7226,2 +7226,2 @@\n-                                    $src2$$FloatRegister,$index$$FloatRegister,\n-                                    $tmp1$$FloatRegister, bt, \/* isQ *\/ length_in_bytes == 16);\n+                                    $src2$$FloatRegister, $index$$FloatRegister,\n+                                    $tmp$$FloatRegister, bt, \/* isQ *\/ length_in_bytes == 16);\n@@ -7233,1 +7233,1 @@\n-                                             vReg index, vReg tmp1) %{\n+                                             vReg index, vReg tmp) %{\n@@ -7235,1 +7235,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1);\n+  effect(TEMP_DEF dst, TEMP tmp);\n@@ -7237,1 +7237,1 @@\n-  format %{ \"vselect_from_two_vectors_Neon_23_24 $dst, $src1, $src2, $index\\t# vector (8B\/16B\/4S\/8S\/2I\/4I\/2F\/4F). KILL $tmp1\" %}\n+  format %{ \"vselect_from_two_vectors_Neon_23_24 $dst, $src1, $src2, $index\\t# vector (8B\/16B\/4S\/8S\/2I\/4I\/2F\/4F). KILL $tmp\" %}\n@@ -7242,2 +7242,2 @@\n-                                    $src2$$FloatRegister,$index$$FloatRegister,\n-                                    $tmp1$$FloatRegister, bt, \/* isQ *\/ length_in_bytes == 16);\n+                                    $src2$$FloatRegister, $index$$FloatRegister,\n+                                    $tmp$$FloatRegister, bt, \/* isQ *\/ length_in_bytes == 16);\n@@ -7251,1 +7251,1 @@\n-                                            vReg index, vReg tmp1) %{\n+                                            vReg index, vReg tmp) %{\n@@ -7253,1 +7253,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1);\n+  effect(TEMP_DEF dst, TEMP tmp);\n@@ -7255,1 +7255,1 @@\n-  format %{ \"vselect_from_two_vectors_SVE_10_11 $dst, $src1, $src2, $index\\t# KILL $tmp1\" %}\n+  format %{ \"vselect_from_two_vectors_SVE_10_11 $dst, $src1, $src2, $index\\t# KILL $tmp\" %}\n@@ -7260,2 +7260,2 @@\n-                                   $src2$$FloatRegister,$index$$FloatRegister,\n-                                   $tmp1$$FloatRegister, bt, length_in_bytes);\n+                                   $src2$$FloatRegister, $index$$FloatRegister,\n+                                   $tmp$$FloatRegister, bt, length_in_bytes);\n@@ -7267,1 +7267,1 @@\n-                                            vReg index, vReg tmp1) %{\n+                                            vReg index, vReg tmp) %{\n@@ -7269,1 +7269,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1);\n+  effect(TEMP_DEF dst, TEMP tmp);\n@@ -7271,1 +7271,1 @@\n-  format %{ \"vselect_from_two_vectors_SVE_12_13 $dst, $src1, $src2, $index\\t# KILL $tmp1\" %}\n+  format %{ \"vselect_from_two_vectors_SVE_12_13 $dst, $src1, $src2, $index\\t# KILL $tmp\" %}\n@@ -7276,2 +7276,2 @@\n-                                   $src2$$FloatRegister,$index$$FloatRegister,\n-                                   $tmp1$$FloatRegister, bt, length_in_bytes);\n+                                   $src2$$FloatRegister, $index$$FloatRegister,\n+                                   $tmp$$FloatRegister, bt, length_in_bytes);\n@@ -7283,1 +7283,1 @@\n-                                            vReg index, vReg tmp1) %{\n+                                            vReg index, vReg tmp) %{\n@@ -7285,1 +7285,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1);\n+  effect(TEMP_DEF dst, TEMP tmp);\n@@ -7287,1 +7287,1 @@\n-  format %{ \"vselect_from_two_vectors_SVE_17_18 $dst, $src1, $src2, $index\\t# KILL $tmp1\" %}\n+  format %{ \"vselect_from_two_vectors_SVE_17_18 $dst, $src1, $src2, $index\\t# KILL $tmp\" %}\n@@ -7292,2 +7292,2 @@\n-                                   $src2$$FloatRegister,$index$$FloatRegister,\n-                                   $tmp1$$FloatRegister, bt, length_in_bytes);\n+                                   $src2$$FloatRegister, $index$$FloatRegister,\n+                                   $tmp$$FloatRegister, bt, length_in_bytes);\n@@ -7299,1 +7299,1 @@\n-                                            vReg index, vReg tmp1) %{\n+                                            vReg index, vReg tmp) %{\n@@ -7301,1 +7301,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1);\n+  effect(TEMP_DEF dst, TEMP tmp);\n@@ -7303,1 +7303,1 @@\n-  format %{ \"vselect_from_two_vectors_SVE_23_24 $dst, $src1, $src2, $index\\t# KILL $tmp1\" %}\n+  format %{ \"vselect_from_two_vectors_SVE_23_24 $dst, $src1, $src2, $index\\t# KILL $tmp\" %}\n@@ -7308,2 +7308,2 @@\n-                                   $src2$$FloatRegister,$index$$FloatRegister,\n-                                   $tmp1$$FloatRegister, bt, length_in_bytes);\n+                                   $src2$$FloatRegister, $index$$FloatRegister,\n+                                   $tmp$$FloatRegister, bt, length_in_bytes);\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad","additions":40,"deletions":40,"binary":false,"changes":80,"status":"modified"},{"patch":"@@ -5168,1 +5168,1 @@\n-                                             vReg index, vReg tmp1) %{\n+                                             vReg index, vReg tmp) %{\n@@ -5170,1 +5170,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1);\n+  effect(TEMP_DEF dst, TEMP tmp);\n@@ -5172,1 +5172,1 @@\n-  format %{ \"vselect_from_two_vectors_Neon_$1_$2 $dst, $src1, $src2, $index\\t# vector (8B\/16B\/4S\/8S\/2I\/4I\/2F\/4F). KILL $tmp1\" %}\n+  format %{ \"vselect_from_two_vectors_Neon_$1_$2 $dst, $src1, $src2, $index\\t# vector (8B\/16B\/4S\/8S\/2I\/4I\/2F\/4F). KILL $tmp\" %}\n@@ -5177,2 +5177,2 @@\n-                                    $src2$$FloatRegister,$index$$FloatRegister,\n-                                    $tmp1$$FloatRegister, bt, \/* isQ *\/ length_in_bytes == 16);\n+                                    $src2$$FloatRegister, $index$$FloatRegister,\n+                                    $tmp$$FloatRegister, bt, \/* isQ *\/ length_in_bytes == 16);\n@@ -5189,1 +5189,1 @@\n-                                            vReg index, vReg tmp1) %{\n+                                            vReg index, vReg tmp) %{\n@@ -5191,1 +5191,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1);\n+  effect(TEMP_DEF dst, TEMP tmp);\n@@ -5193,1 +5193,1 @@\n-  format %{ \"vselect_from_two_vectors_SVE_$1_$2 $dst, $src1, $src2, $index\\t# KILL $tmp1\" %}\n+  format %{ \"vselect_from_two_vectors_SVE_$1_$2 $dst, $src1, $src2, $index\\t# KILL $tmp\" %}\n@@ -5198,2 +5198,2 @@\n-                                   $src2$$FloatRegister,$index$$FloatRegister,\n-                                   $tmp1$$FloatRegister, bt, length_in_bytes);\n+                                   $src2$$FloatRegister, $index$$FloatRegister,\n+                                   $tmp$$FloatRegister, bt, length_in_bytes);\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4","additions":10,"deletions":10,"binary":false,"changes":20,"status":"modified"},{"patch":"@@ -2859,1 +2859,1 @@\n-                                                     FloatRegister tmp1, BasicType bt, bool isQ) {\n+                                                     FloatRegister tmp, BasicType bt, bool isQ) {\n@@ -2861,1 +2861,1 @@\n-  assert_different_registers(dst, src1, src2, index, tmp1);\n+  assert_different_registers(dst, src1, src2, index, tmp);\n@@ -2877,4 +2877,4 @@\n-  \/\/ Move a constant 0x02 in every byte of tmp1 - tmp1 = [0x0202, 0x0202, 0x0202, 0x0202]\n-  \/\/ Multiply index vector with tmp1 to yield - dst = [0x0404, 0x0a0a, 0x0202, 0x0000]\n-  \/\/ Move a constant 0x0100 in every 2B of tmp1 - tmp1 = [0x0100, 0x0100, 0x0100, 0x0100]\n-  \/\/ Add the multiplied result to the vector in tmp1 to obtain the byte level\n+  \/\/ Move a constant 0x02 in every byte of tmp - tmp = [0x0202, 0x0202, 0x0202, 0x0202]\n+  \/\/ Multiply index vector with tmp to yield - dst = [0x0404, 0x0a0a, 0x0202, 0x0000]\n+  \/\/ Move a constant 0x0100 in every 2B of tmp - tmp = [0x0100, 0x0100, 0x0100, 0x0100]\n+  \/\/ Add the multiplied result to the vector in tmp to obtain the byte level\n@@ -2896,3 +2896,3 @@\n-      ins(tmp1, D, src1, 0, 0);\n-      ins(tmp1, D, src2, 1, 0);\n-      tbl(dst, size1, tmp1, 1, index);\n+      ins(tmp, D, src1, 0, 0);\n+      ins(tmp, D, src2, 1, 0);\n+      tbl(dst, size1, tmp, 1, index);\n@@ -2904,5 +2904,5 @@\n-    mov(tmp1, size1, elemSize);\n-    mulv(dst, size2, index, tmp1);\n-    mov(tmp1, size2, tblOffset);\n-    addv(dst, size1, dst, tmp1); \/\/ \"dst\" now contains the processed index elements\n-                                 \/\/ to select a set of 2B\/4B\n+    mov(tmp, size1, elemSize);\n+    mulv(dst, size2, index, tmp);\n+    mov(tmp, size2, tblOffset);\n+    addv(dst, size1, dst, tmp); \/\/ \"dst\" now contains the processed index elements\n+                                \/\/ to select a set of 2B\/4B\n@@ -2918,3 +2918,3 @@\n-      ins(tmp1, D, src1, 0, 0);\n-      ins(tmp1, D, src2, 1, 0);\n-      tbl(dst, size1, tmp1, 1, dst);\n+      ins(tmp, D, src1, 0, 0);\n+      ins(tmp, D, src2, 1, 0);\n+      tbl(dst, size1, tmp, 1, dst);\n@@ -2927,1 +2927,1 @@\n-                                                    FloatRegister tmp1, BasicType bt,\n+                                                    FloatRegister tmp, BasicType bt,\n@@ -2933,3 +2933,3 @@\n-    ins(tmp1, D, src1, 0, 0);\n-    ins(tmp1, D, src2, 1, 0);\n-    sve_tbl(dst, size, tmp1, 1, index);\n+    ins(tmp, D, src1, 0, 0);\n+    ins(tmp, D, src2, 1, 0);\n+    sve_tbl(dst, size, tmp, 1, index);\n@@ -2937,2 +2937,2 @@\n-  assert(UseSVE == 2, \"must be sve2\");\n-  sve_tbl(dst, size, src1, 2, index);\n+    assert(UseSVE == 2, \"must be sve2\");\n+    sve_tbl(dst, size, src1, 2, index);\n","filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp","additions":23,"deletions":23,"binary":false,"changes":46,"status":"modified"},{"patch":"@@ -198,1 +198,1 @@\n-                                    FloatRegister index, FloatRegister tmp1, BasicType bt,\n+                                    FloatRegister index, FloatRegister tmp, BasicType bt,\n@@ -202,1 +202,1 @@\n-                                   FloatRegister index, FloatRegister tmp1, BasicType bt,\n+                                   FloatRegister index, FloatRegister tmp, BasicType bt,\n","filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.hpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}