<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="sdx.custom.platform.repository.locations" value="D:\desktop\2021-FPGA-Test-Dir\Lab5-DSP_HW\TestInstBRamReach\design_1_wrapper\export\design_1_wrapper;D:\desktop\2021-FPGA-Test-Dir\Lab5-DSP_HW\TestInstBRamReach\design_1_wrapper_1\export\design_1_wrapper_1;D:\desktop\2021-FPGA-Test-Dir\Lab5-DSP_HW\TestInstBRamReach\design_1_wrapper_2\export\design_1_wrapper_2;D:\desktop\2021-FPGA-Test-Dir\Lab5-DSP_HW\TestInstBRamReach\design_1_wrapper_3\export\design_1_wrapper_3"/>
	<item key="sdx.custom.platform.repository.last.directory.dialog.location" value="D:\desktop\2021-FPGA-Test-Dir\Lab5-DSP_HW\TestInstBRamReach\design_1_wrapper_3\export\design_1_wrapper_3"/>
</section>
