Analysis & Synthesis report for hello-adc
Mon Oct 09 14:55:07 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 17. Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 18. Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 19. Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll
 20. Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3
 21. Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 23. Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core
 26. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal
 27. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 28. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 29. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 30. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 31. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 32. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 33. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 34. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller
 35. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001
 38. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. scfifo Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001"
 42. Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 43. Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller"
 44. Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1"
 45. Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll"
 46. Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 47. Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal"
 48. Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 09 14:55:07 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; hello-adc                                   ;
; Top-level Entity Name              ; hello-adc                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 77                                          ;
;     Total combinational functions  ; 48                                          ;
;     Dedicated logic registers      ; 61                                          ;
; Total registers                    ; 61                                          ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; hello-adc          ; hello-adc          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                                                                                     ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                         ; Library   ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------+
; hello-adc.bdf                                                                                                                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/hello-adc.bdf                                                       ;           ;
; ADC_to_8bits.vhd                                                                                                                     ; yes             ; User VHDL File                     ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/ADC_to_8bits.vhd                                                    ;           ;
; adc_sample_to_out.vhd                                                                                                                ; yes             ; User VHDL File                     ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_sample_to_out.vhd                                               ;           ;
; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.vhd                                       ; yes             ; Auto-Found VHDL File               ; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.vhd                                       ; hello_adc ;
; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v             ; yes             ; Auto-Found Verilog HDL File        ; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v             ; hello_adc ;
; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; Auto-Found Verilog HDL File        ; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v   ; hello_adc ;
; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v         ; yes             ; Auto-Found Verilog HDL File        ; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v         ; hello_adc ;
; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_controller.v                ; yes             ; Auto-Found Verilog HDL File        ; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_controller.v                ; hello_adc ;
; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_synchronizer.v              ; yes             ; Auto-Found Verilog HDL File        ; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_synchronizer.v              ; hello_adc ;
; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; Auto-Found Verilog HDL File        ; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v          ; hello_adc ;
; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; Auto-Found Verilog HDL File        ; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; hello_adc ;
; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; Auto-Found Verilog HDL File        ; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; hello_adc ;
; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v             ; yes             ; Auto-Found Verilog HDL File        ; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v             ; hello_adc ;
; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v                       ; yes             ; Auto-Found Verilog HDL File        ; c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v                       ; hello_adc ;
; altera_std_synchronizer.v                                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                     ;           ;
; scfifo.tdf                                                                                                                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                    ;           ;
; a_regfifo.inc                                                                                                                        ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                 ;           ;
; a_dpfifo.inc                                                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                  ;           ;
; a_i2fifo.inc                                                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                  ;           ;
; a_fffifo.inc                                                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                  ;           ;
; a_f2fifo.inc                                                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                  ;           ;
; aglobal181.inc                                                                                                                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                ;           ;
; db/scfifo_ds61.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf                                                  ;           ;
; db/a_dpfifo_3o41.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf                                                ;           ;
; db/a_fefifo_c6e.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_fefifo_c6e.tdf                                                 ;           ;
; db/cntr_337.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/cntr_337.tdf                                                     ;           ;
; db/altsyncram_rqn1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf                                              ;           ;
; db/cntr_n2b.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/cntr_n2b.tdf                                                     ;           ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 77                                                                                                            ;
;                                             ;                                                                                                               ;
; Total combinational functions               ; 48                                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                               ;
;     -- 4 input functions                    ; 18                                                                                                            ;
;     -- 3 input functions                    ; 11                                                                                                            ;
;     -- <=2 input functions                  ; 19                                                                                                            ;
;                                             ;                                                                                                               ;
; Logic elements by mode                      ;                                                                                                               ;
;     -- normal mode                          ; 41                                                                                                            ;
;     -- arithmetic mode                      ; 7                                                                                                             ;
;                                             ;                                                                                                               ;
; Total registers                             ; 61                                                                                                            ;
;     -- Dedicated logic registers            ; 61                                                                                                            ;
;     -- I/O registers                        ; 0                                                                                                             ;
;                                             ;                                                                                                               ;
; I/O pins                                    ; 10                                                                                                            ;
;                                             ;                                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                             ;
;                                             ;                                                                                                               ;
; Total PLLs                                  ; 1                                                                                                             ;
;     -- PLLs                                 ; 1                                                                                                             ;
;                                             ;                                                                                                               ;
; Maximum fan-out node                        ; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 65                                                                                                            ;
; Total fan-out                               ; 367                                                                                                           ;
; Average fan-out                             ; 2.80                                                                                                          ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                       ; Entity Name                            ; Library Name ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |hello-adc                                                                   ; 48 (1)              ; 61 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 10   ; 0            ; 0          ; |hello-adc                                                                                                                                                                                                                                ; hello-adc                              ; work         ;
;    |ADC_to_8bits:inst|                                                       ; 47 (1)              ; 61 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst                                                                                                                                                                                                              ; ADC_to_8bits                           ; work         ;
;       |hello_adc:qsys_u0|                                                    ; 46 (0)              ; 52 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0                                                                                                                                                                                            ; hello_adc                              ; hello_adc    ;
;          |altera_reset_controller:rst_controller|                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller                                                                                                                                                     ; altera_reset_controller                ; hello_adc    ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                          ; altera_reset_synchronizer              ; hello_adc    ;
;          |hello_adc_adc_control_core:adc_control_core|                       ; 46 (0)              ; 49 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core                                                                                                                                                ; hello_adc_adc_control_core             ; hello_adc    ;
;             |altera_modular_adc_control:control_internal|                    ; 46 (0)              ; 49 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; hello_adc    ;
;                |altera_modular_adc_control_fsm:u_control_fsm|                ; 44 (44)             ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; hello_adc    ;
;                   |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;                |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; hello_adc    ;
;                   |chsel_code_converter_sw_to_hw:decoder|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                    ; chsel_code_converter_sw_to_hw          ; hello_adc    ;
;                   |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; hello_adc    ;
;          |hello_adc_altpll:altpll|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll                                                                                                                                                                    ; hello_adc_altpll                       ; hello_adc    ;
;             |hello_adc_altpll_altpll_5b92:sd1|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1                                                                                                                                   ; hello_adc_altpll_altpll_5b92           ; hello_adc    ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                  ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                        ; IP Include File                                                                 ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; N/A    ; Qsys                       ; 18.1    ; N/A          ; N/A          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0                                                                                         ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/hello_adc.qsys ;
; Altera ; altera_modular_adc         ; 18.1    ; N/A          ; N/A          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core                                             ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/hello_adc.qsys ;
; Altera ; altera_modular_adc_control ; 18.1    ; N/A          ; N/A          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/hello_adc.qsys ;
; Altera ; altpll                     ; 18.1    ; N/A          ; N/A          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll                                                                 ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/hello_adc.qsys ;
; Altera ; altera_reset_controller    ; 18.1    ; N/A          ; N/A          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller                                                  ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/hello_adc.qsys ;
; Altera ; altera_reset_controller    ; 18.1    ; N/A          ; N/A          ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001                                              ; C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/hello_adc.qsys ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                     ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                    ; yes                                                              ; yes                                        ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                    ; yes                                                              ; yes                                        ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 6                                                                                                                                                                                        ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[0..3]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|\adc_command:temp[1,2]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2,3]                                                                                                                                                                                   ; Merged with ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]            ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|prev_reset                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|pll_lock_sync                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp     ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Merged with ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready           ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Merged with ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]            ;
; Total Number of Removed Registers = 69                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts ; Stuck at GND              ; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                                                         ; due to stuck port data_in ; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                                                                                                                                                                         ;                           ; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                                                                         ;                           ; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                                                                         ;                           ; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                                         ;                           ; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4]  ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|prev_reset                                                                                                                  ; Stuck at GND              ; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|pll_lock_sync,                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                         ; due to stuck port data_in ; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 61    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 49    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                     ; 49      ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ; 1       ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd  ; 2       ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1] ; 4       ;
; ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                      ; 1       ;
; Total number of inverted registers = 5                                                                                                                                            ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll ;
+----------------+-------+------+----------------------------------------------------+
; Assignment     ; Value ; From ; To                                                 ;
+----------------+-------+------+----------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                         ;
+----------------+-------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core ;
+-----------------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                           ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                 ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                 ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                 ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                 ;
; refsel                          ; 0     ; Signed Integer                                                                                                                 ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                         ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                 ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                 ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                 ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                 ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                 ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                 ;
; simfilename_ch0                 ;       ; String                                                                                                                         ;
; simfilename_ch1                 ;       ; String                                                                                                                         ;
; simfilename_ch2                 ;       ; String                                                                                                                         ;
; simfilename_ch3                 ;       ; String                                                                                                                         ;
; simfilename_ch4                 ;       ; String                                                                                                                         ;
; simfilename_ch5                 ;       ; String                                                                                                                         ;
; simfilename_ch6                 ;       ; String                                                                                                                         ;
; simfilename_ch7                 ;       ; String                                                                                                                         ;
; simfilename_ch8                 ;       ; String                                                                                                                         ;
; simfilename_ch9                 ;       ; String                                                                                                                         ;
; simfilename_ch10                ;       ; String                                                                                                                         ;
; simfilename_ch11                ;       ; String                                                                                                                         ;
; simfilename_ch12                ;       ; String                                                                                                                         ;
; simfilename_ch13                ;       ; String                                                                                                                         ;
; simfilename_ch14                ;       ; String                                                                                                                         ;
; simfilename_ch15                ;       ; String                                                                                                                         ;
; simfilename_ch16                ;       ; String                                                                                                                         ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                  ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                          ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                     ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                           ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                           ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                           ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                           ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                           ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                   ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                           ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                           ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                           ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                           ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                           ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                   ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                   ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                   ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                   ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                   ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                   ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                   ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                   ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                   ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                   ;
; simfilename_ch10                ;       ; String                                                                                                                                                                   ;
; simfilename_ch11                ;       ; String                                                                                                                                                                   ;
; simfilename_ch12                ;       ; String                                                                                                                                                                   ;
; simfilename_ch13                ;       ; String                                                                                                                                                                   ;
; simfilename_ch14                ;       ; String                                                                                                                                                                   ;
; simfilename_ch15                ;       ; String                                                                                                                                                                   ;
; simfilename_ch16                ;       ; String                                                                                                                                                                   ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                           ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                         ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                              ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                            ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                    ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                    ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                            ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                            ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                   ;
+---------------------------+----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                       ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                  ;
; Entity Instance            ; ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001"               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                 ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller"                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll"                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; readdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandone           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandataout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasedone          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                                        ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                                        ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                                        ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                                        ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_8bits:inst|hello_adc:qsys_u0"                                                                                   ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; adc_control_core_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_command_channel[4..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; adc_control_core_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_response_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_control_core_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_control_core_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_reset_n                           ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 61                          ;
;     CLR               ; 33                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 8                           ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 48                          ;
;     arith             ; 7                           ;
;         2 data inputs ; 7                           ;
;     normal            ; 41                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 18                          ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Oct 09 14:54:14 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hello-adc -c hello-adc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "hello_adc.qsys"
Info (12250): 2023.10.09.14:54:39 Progress: Loading hello-adc5/hello_adc.qsys
Info (12250): 2023.10.09.14:54:40 Progress: Reading input file
Info (12250): 2023.10.09.14:54:40 Progress: Adding adc_control_core [altera_modular_adc 21.1]
Warning (12251): Adc_control_core: Used altera_modular_adc 18.1 (instead of 21.1)
Info (12250): 2023.10.09.14:54:41 Progress: Parameterizing module adc_control_core
Info (12250): 2023.10.09.14:54:41 Progress: Adding altpll [altpll 21.1]
Warning (12251): Altpll: Used altpll 18.1 (instead of 21.1)
Info (12250): 2023.10.09.14:54:43 Progress: Parameterizing module altpll
Info (12250): 2023.10.09.14:54:43 Progress: Adding clk_50 [clock_source 21.1]
Warning (12251): Clk_50: Used clock_source 18.1 (instead of 21.1)
Info (12250): 2023.10.09.14:54:43 Progress: Parameterizing module clk_50
Info (12250): 2023.10.09.14:54:43 Progress: Adding clock_bridge [altera_clock_bridge 21.1]
Warning (12251): Clock_bridge: Used altera_clock_bridge 18.1 (instead of 21.1)
Info (12250): 2023.10.09.14:54:43 Progress: Parameterizing module clock_bridge
Info (12250): 2023.10.09.14:54:43 Progress: Building connections
Info (12250): 2023.10.09.14:54:43 Progress: Parameterizing connections
Info (12250): 2023.10.09.14:54:43 Progress: Validating
Info (12250): 2023.10.09.14:54:45 Progress: Done reading input file
Warning (12251): Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master
Info (12250): Hello_adc: Generating hello_adc "hello_adc" for QUARTUS_SYNTH
Info (12250): Adc_control_core: "hello_adc" instantiated altera_modular_adc "adc_control_core"
Info (12250): Altpll: "hello_adc" instantiated altpll "altpll"
Info (12250): Rst_controller: "hello_adc" instantiated altera_reset_controller "rst_controller"
Info (12250): Control_internal: "adc_control_core" instantiated altera_modular_adc_control "control_internal"
Info (12250): Hello_adc: Done "hello_adc" with 5 modules, 13 files
Info (12249): Finished elaborating Platform Designer system entity "hello_adc.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file hello-adc2.bdf
    Info (12023): Found entity 1: hello-adc2
Info (12021): Found 1 design units, including 1 entities, in source file hello-adc.bdf
    Info (12023): Found entity 1: hello-adc
Info (12021): Found 2 design units, including 1 entities, in source file adc_to_8bits.vhd
    Info (12022): Found design unit 1: ADC_to_8bits-A File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/ADC_to_8bits.vhd Line: 24
    Info (12023): Found entity 1: ADC_to_8bits File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/ADC_to_8bits.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adc_sample_to_out.vhd
    Info (12022): Found design unit 1: adc_sample_to_out-A File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_sample_to_out.vhd Line: 15
    Info (12023): Found entity 1: adc_sample_to_out File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_sample_to_out.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/hello_adc/hello_adc.vhd
    Info (12022): Found design unit 1: hello_adc-rtl File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.vhd Line: 27
    Info (12023): Found entity 1: hello_adc File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/hello_adc_adc_control_core.v
    Info (12023): Found entity 1: hello_adc_adc_control_core File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v Line: 9
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/hello_adc/submodules/hello_adc_altpll.v
    Info (12023): Found entity 1: hello_adc_altpll_dffpipe_l2c File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 37
    Info (12023): Found entity 2: hello_adc_altpll_stdsync_sv6 File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 98
    Info (12023): Found entity 3: hello_adc_altpll_altpll_5b92 File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 130
    Info (12023): Found entity 4: hello_adc_altpll File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 217
Info (12127): Elaborating entity "hello-adc" for the top level hierarchy
Info (12128): Elaborating entity "ADC_to_8bits" for hierarchy "ADC_to_8bits:inst"
Warning (10036): Verilog HDL or VHDL warning at ADC_to_8bits.vhd(68): object "cur_channel" assigned a value but never read File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/ADC_to_8bits.vhd Line: 68
Info (12128): Elaborating entity "adc_sample_to_out" for hierarchy "ADC_to_8bits:inst|adc_sample_to_out:adc_sample_to_out_conv" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/ADC_to_8bits.vhd Line: 124
Info (12128): Elaborating entity "hello_adc" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/ADC_to_8bits.vhd Line: 143
Info (12128): Elaborating entity "hello_adc_adc_control_core" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.vhd Line: 155
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_fefifo_c6e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_fefifo_c6e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf Line: 42
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "hello_adc_altpll" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.vhd Line: 176
Info (12128): Elaborating entity "hello_adc_altpll_stdsync_sv6" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 288
Info (12128): Elaborating entity "hello_adc_altpll_dffpipe_l2c" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 116
Info (12128): Elaborating entity "hello_adc_altpll_altpll_5b92" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 294
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.vhd Line: 204
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADC_to_8bits:inst|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_controller.v Line: 220
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 39
        Warning (14320): Synthesized away node "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 69
        Warning (14320): Synthesized away node "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 99
        Warning (14320): Synthesized away node "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 129
        Warning (14320): Synthesized away node "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 159
        Warning (14320): Synthesized away node "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 189
        Warning (14320): Synthesized away node "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 219
        Warning (14320): Synthesized away node "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 249
        Warning (14320): Synthesized away node "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 279
        Warning (14320): Synthesized away node "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 309
        Warning (14320): Synthesized away node "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 339
        Warning (14320): Synthesized away node "ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf Line: 369
Info (13000): Registers with preset signals will power-up high File: C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 53 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 36 assignments for entity "top_level" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CLK_10 -entity top_level was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR0 -entity top_level was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR1 -entity top_level was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR2 -entity top_level was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR3 -entity top_level was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR4 -entity top_level was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR5 -entity top_level was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR6 -entity top_level was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR7 -entity top_level was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR8 -entity top_level was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR9 -entity top_level was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MAX10_CLK1_50 -entity top_level was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_level -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10"
Info (21057): Implemented 96 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 84 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Mon Oct 09 14:55:07 2023
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.map.smsg.


