// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Thu Nov  9 17:34:20 2023
// Host        : DESKTOP-CA1TKI1 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim {c:/Users/raulm/Desktop/Facultate/Master/Anul
//               1/Sem1/SDTR/RISCV-RTDS/work/RISCV-RTDS/RISCV-RTDS.gen/sources_1/bd/RV_RTDS/ip/RV_RTDS_neorv32_integration_0_4/RV_RTDS_neorv32_integration_0_4_sim_netlist.v}
// Design      : RV_RTDS_neorv32_integration_0_4
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "RV_RTDS_neorv32_integration_0_4,neorv32_integration_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "neorv32_integration_top,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module RV_RTDS_neorv32_integration_0_4
   (m_axi_aclk,
    m_axi_aresetn,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    s0_axis_tdata,
    s0_axis_tvalid,
    s0_axis_tready,
    s1_axis_tdata,
    s1_axis_tvalid,
    s1_axis_tready,
    jtag_trst_i,
    jtag_tck_i,
    jtag_tdi_i,
    jtag_tdo_o,
    jtag_tms_i,
    xip_csn_o,
    xip_clk_o,
    xip_dat_i,
    xip_dat_o,
    gpio_o,
    gpio_i,
    uart0_txd_o,
    uart0_rxd_i,
    uart0_rts_o,
    uart0_cts_i,
    uart1_txd_o,
    uart1_rxd_i,
    uart1_rts_o,
    uart1_cts_i,
    spi_clk_o,
    spi_dat_o,
    spi_dat_i,
    spi_csn_o,
    sdi_clk_i,
    sdi_dat_o,
    sdi_dat_i,
    sdi_csn_i,
    twi_sda_i,
    twi_sda_o,
    twi_scl_i,
    twi_scl_o,
    onewire_i,
    onewire_o,
    pwm_o,
    cfs_in_i,
    cfs_out_o,
    neoled_o,
    xirq_i,
    mtime_irq_i,
    msw_irq_i,
    mext_irq_i);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_axi_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_aclk, ASSOCIATED_BUSIF m_axi, ASSOCIATED_RESET m_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input m_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m_axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input m_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWREADY" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WDATA" *) output [31:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WSTRB" *) output [3:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WVALID" *) output m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARADDR" *) output [31:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARPROT" *) output [2:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARVALID" *) output m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARREADY" *) input m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RDATA" *) input [31:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RVALID" *) input m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RREADY" *) output m_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s0_axis TDATA" *) output [31:0]s0_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s0_axis TVALID" *) output s0_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s0_axis TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s0_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) input s0_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s1_axis TDATA" *) input [31:0]s1_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s1_axis TVALID" *) input s1_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s1_axis TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s1_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) output s1_axis_tready;
  input jtag_trst_i;
  input jtag_tck_i;
  input jtag_tdi_i;
  output jtag_tdo_o;
  input jtag_tms_i;
  output xip_csn_o;
  output xip_clk_o;
  input xip_dat_i;
  output xip_dat_o;
  output [31:0]gpio_o;
  input [31:0]gpio_i;
  output uart0_txd_o;
  input uart0_rxd_i;
  output uart0_rts_o;
  input uart0_cts_i;
  output uart1_txd_o;
  input uart1_rxd_i;
  output uart1_rts_o;
  input uart1_cts_i;
  output spi_clk_o;
  output spi_dat_o;
  input spi_dat_i;
  output spi_csn_o;
  input sdi_clk_i;
  output sdi_dat_o;
  input sdi_dat_i;
  input sdi_csn_i;
  input twi_sda_i;
  output twi_sda_o;
  input twi_scl_i;
  output twi_scl_o;
  input onewire_i;
  output onewire_o;
  output pwm_o;
  input cfs_in_i;
  output cfs_out_o;
  output neoled_o;
  input xirq_i;
  input mtime_irq_i;
  input msw_irq_i;
  input mext_irq_i;

  wire \<const0> ;
  wire \<const1> ;
  wire jtag_tdi_i;
  wire m_axi_aclk;
  wire m_axi_aresetn;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]\^m_axi_awprot ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire neoled_o;
  wire spi_clk_o;
  wire spi_csn_o;
  wire spi_dat_i;
  wire spi_dat_o;
  wire twi_scl_i;
  wire twi_scl_o;
  wire twi_sda_i;
  wire twi_sda_o;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire uart1_cts_i;
  wire uart1_rts_o;
  wire uart1_rxd_i;
  wire uart1_txd_o;

  assign cfs_out_o = \<const0> ;
  assign gpio_o[31] = \<const0> ;
  assign gpio_o[30] = \<const0> ;
  assign gpio_o[29] = \<const0> ;
  assign gpio_o[28] = \<const0> ;
  assign gpio_o[27] = \<const0> ;
  assign gpio_o[26] = \<const0> ;
  assign gpio_o[25] = \<const0> ;
  assign gpio_o[24] = \<const0> ;
  assign gpio_o[23] = \<const0> ;
  assign gpio_o[22] = \<const0> ;
  assign gpio_o[21] = \<const0> ;
  assign gpio_o[20] = \<const0> ;
  assign gpio_o[19] = \<const0> ;
  assign gpio_o[18] = \<const0> ;
  assign gpio_o[17] = \<const0> ;
  assign gpio_o[16] = \<const0> ;
  assign gpio_o[15] = \<const0> ;
  assign gpio_o[14] = \<const0> ;
  assign gpio_o[13] = \<const0> ;
  assign gpio_o[12] = \<const0> ;
  assign gpio_o[11] = \<const0> ;
  assign gpio_o[10] = \<const0> ;
  assign gpio_o[9] = \<const0> ;
  assign gpio_o[8] = \<const0> ;
  assign gpio_o[7] = \<const0> ;
  assign gpio_o[6] = \<const0> ;
  assign gpio_o[5] = \<const0> ;
  assign gpio_o[4] = \<const0> ;
  assign gpio_o[3] = \<const0> ;
  assign gpio_o[2] = \<const0> ;
  assign gpio_o[1] = \<const0> ;
  assign gpio_o[0] = \<const0> ;
  assign jtag_tdo_o = jtag_tdi_i;
  assign m_axi_araddr[31:0] = m_axi_awaddr;
  assign m_axi_arprot[2] = \^m_axi_awprot [2];
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \^m_axi_awprot [0];
  assign m_axi_awprot[2] = \^m_axi_awprot [2];
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \^m_axi_awprot [0];
  assign onewire_o = \<const1> ;
  assign pwm_o = \<const0> ;
  assign s0_axis_tdata[31] = \<const0> ;
  assign s0_axis_tdata[30] = \<const0> ;
  assign s0_axis_tdata[29] = \<const0> ;
  assign s0_axis_tdata[28] = \<const0> ;
  assign s0_axis_tdata[27] = \<const0> ;
  assign s0_axis_tdata[26] = \<const0> ;
  assign s0_axis_tdata[25] = \<const0> ;
  assign s0_axis_tdata[24] = \<const0> ;
  assign s0_axis_tdata[23] = \<const0> ;
  assign s0_axis_tdata[22] = \<const0> ;
  assign s0_axis_tdata[21] = \<const0> ;
  assign s0_axis_tdata[20] = \<const0> ;
  assign s0_axis_tdata[19] = \<const0> ;
  assign s0_axis_tdata[18] = \<const0> ;
  assign s0_axis_tdata[17] = \<const0> ;
  assign s0_axis_tdata[16] = \<const0> ;
  assign s0_axis_tdata[15] = \<const0> ;
  assign s0_axis_tdata[14] = \<const0> ;
  assign s0_axis_tdata[13] = \<const0> ;
  assign s0_axis_tdata[12] = \<const0> ;
  assign s0_axis_tdata[11] = \<const0> ;
  assign s0_axis_tdata[10] = \<const0> ;
  assign s0_axis_tdata[9] = \<const0> ;
  assign s0_axis_tdata[8] = \<const0> ;
  assign s0_axis_tdata[7] = \<const0> ;
  assign s0_axis_tdata[6] = \<const0> ;
  assign s0_axis_tdata[5] = \<const0> ;
  assign s0_axis_tdata[4] = \<const0> ;
  assign s0_axis_tdata[3] = \<const0> ;
  assign s0_axis_tdata[2] = \<const0> ;
  assign s0_axis_tdata[1] = \<const0> ;
  assign s0_axis_tdata[0] = \<const0> ;
  assign s0_axis_tvalid = \<const0> ;
  assign s1_axis_tready = \<const0> ;
  assign sdi_dat_o = \<const0> ;
  assign xip_clk_o = \<const0> ;
  assign xip_csn_o = \<const1> ;
  assign xip_dat_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  RV_RTDS_neorv32_integration_0_4_neorv32_integration_top inst
       (.m_axi_aclk(m_axi_aclk),
        .m_axi_aresetn(m_axi_aresetn),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot({\^m_axi_awprot [2],\^m_axi_awprot [0]}),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .mext_irq_i(mext_irq_i),
        .msw_irq_i(msw_irq_i),
        .neoled_o(neoled_o),
        .spi_clk_o(spi_clk_o),
        .spi_csn_o(spi_csn_o),
        .spi_dat_i(spi_dat_i),
        .spi_dat_o(spi_dat_o),
        .twi_scl_i(twi_scl_i),
        .twi_scl_o(twi_scl_o),
        .twi_sda_i(twi_sda_i),
        .twi_sda_o(twi_sda_o),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .uart1_cts_i(uart1_cts_i),
        .uart1_rts_o(uart1_rts_o),
        .uart1_rxd_i(uart1_rxd_i),
        .uart1_txd_o(uart1_txd_o));
endmodule

(* ORIG_REF_NAME = "neoTRNG" *) 
module RV_RTDS_neorv32_integration_0_4_neoTRNG
   (\fifo[we] ,
    Q,
    enable,
    m_axi_aclk,
    rstn_sys);
  output \fifo[we] ;
  output [7:0]Q;
  input enable;
  input m_axi_aclk;
  input rstn_sys;

  wire [7:0]Q;
  wire \cell_array[output]_2 ;
  wire \db_reg[sreg_n_0_][0] ;
  wire \db_reg[sreg_n_0_][1] ;
  wire \db_reg[state]0 ;
  wire \db_reg[state_n_0_] ;
  wire enable;
  wire enable_o;
  wire \fifo[we] ;
  wire [0:0]inv_chain_l;
  wire [0:0]inv_chain_s;
  wire m_axi_aclk;
  wire \neoTRNG_cell_inst[0].neoTRNG_cell_inst_i_n_0 ;
  wire \neoTRNG_cell_inst[0].neoTRNG_cell_inst_i_n_2 ;
  wire \neoTRNG_cell_inst[1].neoTRNG_cell_inst_i_n_0 ;
  wire \neoTRNG_cell_inst[1].neoTRNG_cell_inst_i_n_1 ;
  wire \neoTRNG_cell_inst[2].neoTRNG_cell_inst_i_n_0 ;
  wire \neoTRNG_cell_inst[2].neoTRNG_cell_inst_i_n_1 ;
  wire [7:0]p_1_in;
  wire [7:0]\post[buf]0 ;
  wire \post[buf]0_carry__0_i_1_n_0 ;
  wire \post[buf]0_carry__0_i_2_n_0 ;
  wire \post[buf]0_carry__0_i_3_n_0 ;
  wire \post[buf]0_carry__0_i_4_n_0 ;
  wire \post[buf]0_carry__0_n_1 ;
  wire \post[buf]0_carry__0_n_2 ;
  wire \post[buf]0_carry__0_n_3 ;
  wire \post[buf]0_carry_i_1_n_0 ;
  wire \post[buf]0_carry_i_2_n_0 ;
  wire \post[buf]0_carry_i_3_n_0 ;
  wire \post[buf]0_carry_i_4_n_0 ;
  wire \post[buf]0_carry_n_0 ;
  wire \post[buf]0_carry_n_1 ;
  wire \post[buf]0_carry_n_2 ;
  wire \post[buf]0_carry_n_3 ;
  wire \post_processing_enable.post[cnt][0]_i_1_n_0 ;
  wire \post_processing_enable.post[cnt][1]_i_1_n_0 ;
  wire \post_processing_enable.post[cnt][2]_i_1_n_0 ;
  wire \post_processing_enable.post[cnt][3]_i_1_n_0 ;
  wire \post_processing_enable.post[cnt][3]_i_2_n_0 ;
  wire \post_processing_enable.post[state][0]_i_1_n_0 ;
  wire \post_processing_enable.post[valid]_i_1_n_0 ;
  wire [3:0]\post_processing_enable.post_reg[cnt] ;
  wire \post_processing_enable.post_reg[state_n_0_][0] ;
  wire \post_processing_enable.post_reg[state_n_0_][1] ;
  wire [0:0]rnd_sync;
  wire \rnd_sync_reg_n_0_[1] ;
  wire rstn_sys;
  wire \sample[cnt][0]_i_1_n_0 ;
  wire \sample[cnt][1]_i_1_n_0 ;
  wire \sample[cnt][2]_i_1_n_0 ;
  wire \sample[run] ;
  wire \sample[run]_i_1_n_0 ;
  wire \sample[sreg][7]_i_1_n_0 ;
  wire \sample_reg[cnt_n_0_][0] ;
  wire \sample_reg[cnt_n_0_][1] ;
  wire \sample_reg[cnt_n_0_][2] ;
  wire \sample_reg[enable]__0 ;
  wire \sample_reg[run]__0 ;
  wire [7:0]\sample_reg[sreg] ;
  wire \sample_reg[valid]0 ;
  wire \sample_reg[valid_n_0_] ;
  wire [3:3]\NLW_post[buf]0_carry__0_CO_UNCONNECTED ;

  FDCE \db_reg[sreg][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rnd_sync_reg_n_0_[1] ),
        .Q(\db_reg[sreg_n_0_][0] ));
  FDCE \db_reg[sreg][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\db_reg[sreg_n_0_][0] ),
        .Q(\db_reg[sreg_n_0_][1] ));
  FDCE \db_reg[state] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\db_reg[state]0 ),
        .Q(\db_reg[state_n_0_] ));
  RV_RTDS_neorv32_integration_0_4_neoTRNG_cell \neoTRNG_cell_inst[0].neoTRNG_cell_inst_i 
       (.AR(\neoTRNG_cell_inst[0].neoTRNG_cell_inst_i_n_0 ),
        .Q(enable_o),
        .\enable_sreg_l_reg[0]_0 (\neoTRNG_cell_inst[0].neoTRNG_cell_inst_i_n_2 ),
        .m_axi_aclk(m_axi_aclk),
        .\rnd_sync_reg[0] (\neoTRNG_cell_inst[2].neoTRNG_cell_inst_i_n_1 ),
        .rstn_sys(rstn_sys),
        .\sample_reg[enable]__0 (\sample_reg[enable]__0 ));
  RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized1 \neoTRNG_cell_inst[1].neoTRNG_cell_inst_i 
       (.AR(\neoTRNG_cell_inst[1].neoTRNG_cell_inst_i_n_0 ),
        .D(\neoTRNG_cell_inst[2].neoTRNG_cell_inst_i_n_0 ),
        .Q(\neoTRNG_cell_inst[1].neoTRNG_cell_inst_i_n_1 ),
        .\enable_sreg_l_reg[0]_0 (inv_chain_l),
        .\enable_sreg_s_reg[0]_0 (inv_chain_s),
        .\enable_sreg_s_reg[0]_1 (enable_o),
        .m_axi_aclk(m_axi_aclk),
        .\rnd_sync_reg[0] (\neoTRNG_cell_inst[0].neoTRNG_cell_inst_i_n_0 ),
        .rstn_sys(rstn_sys));
  RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized3 \neoTRNG_cell_inst[2].neoTRNG_cell_inst_i 
       (.AR(\neoTRNG_cell_inst[1].neoTRNG_cell_inst_i_n_0 ),
        .D(\neoTRNG_cell_inst[2].neoTRNG_cell_inst_i_n_0 ),
        .Q(rnd_sync),
        .\db_reg[state] (\db_reg[state_n_0_] ),
        .\db_reg[state]0 (\db_reg[state]0 ),
        .\enable_sreg_s_reg[0]_0 (\neoTRNG_cell_inst[1].neoTRNG_cell_inst_i_n_1 ),
        .m_axi_aclk(m_axi_aclk),
        .\rnd_sync_reg[0] (\neoTRNG_cell_inst[2].neoTRNG_cell_inst_i_n_1 ),
        .\rnd_sync_reg[0]_0 (\cell_array[output]_2 ),
        .\rnd_sync_reg[0]_1 (inv_chain_s),
        .\rnd_sync_reg[0]_2 (\neoTRNG_cell_inst[0].neoTRNG_cell_inst_i_n_2 ),
        .\rnd_sync_reg[0]_3 (inv_chain_l),
        .rstn_sys(rstn_sys));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \post[buf]0_carry 
       (.CI(1'b0),
        .CO({\post[buf]0_carry_n_0 ,\post[buf]0_carry_n_1 ,\post[buf]0_carry_n_2 ,\post[buf]0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[4:1]),
        .O(\post[buf]0 [3:0]),
        .S({\post[buf]0_carry_i_1_n_0 ,\post[buf]0_carry_i_2_n_0 ,\post[buf]0_carry_i_3_n_0 ,\post[buf]0_carry_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \post[buf]0_carry__0 
       (.CI(\post[buf]0_carry_n_0 ),
        .CO({\NLW_post[buf]0_carry__0_CO_UNCONNECTED [3],\post[buf]0_carry__0_n_1 ,\post[buf]0_carry__0_n_2 ,\post[buf]0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[7:5]}),
        .O(\post[buf]0 [7:4]),
        .S({\post[buf]0_carry__0_i_1_n_0 ,\post[buf]0_carry__0_i_2_n_0 ,\post[buf]0_carry__0_i_3_n_0 ,\post[buf]0_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \post[buf]0_carry__0_i_1 
       (.I0(Q[0]),
        .I1(\sample_reg[sreg] [7]),
        .O(\post[buf]0_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \post[buf]0_carry__0_i_2 
       (.I0(Q[7]),
        .I1(\sample_reg[sreg] [6]),
        .O(\post[buf]0_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \post[buf]0_carry__0_i_3 
       (.I0(Q[6]),
        .I1(\sample_reg[sreg] [5]),
        .O(\post[buf]0_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \post[buf]0_carry__0_i_4 
       (.I0(Q[5]),
        .I1(\sample_reg[sreg] [4]),
        .O(\post[buf]0_carry__0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \post[buf]0_carry_i_1 
       (.I0(Q[4]),
        .I1(\sample_reg[sreg] [3]),
        .O(\post[buf]0_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \post[buf]0_carry_i_2 
       (.I0(Q[3]),
        .I1(\sample_reg[sreg] [2]),
        .O(\post[buf]0_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \post[buf]0_carry_i_3 
       (.I0(Q[2]),
        .I1(\sample_reg[sreg] [1]),
        .O(\post[buf]0_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \post[buf]0_carry_i_4 
       (.I0(Q[1]),
        .I1(\sample_reg[sreg] [0]),
        .O(\post[buf]0_carry_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \post_processing_enable.post[buf][0]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post[buf]0 [0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \post_processing_enable.post[buf][1]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post[buf]0 [1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \post_processing_enable.post[buf][2]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post[buf]0 [2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \post_processing_enable.post[buf][3]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post[buf]0 [3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \post_processing_enable.post[buf][4]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post[buf]0 [4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \post_processing_enable.post[buf][5]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post[buf]0 [5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \post_processing_enable.post[buf][6]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post[buf]0 [6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \post_processing_enable.post[buf][7]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post[buf]0 [7]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \post_processing_enable.post[cnt][0]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post_processing_enable.post_reg[cnt] [0]),
        .O(\post_processing_enable.post[cnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \post_processing_enable.post[cnt][1]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post_processing_enable.post_reg[cnt] [1]),
        .I2(\post_processing_enable.post_reg[cnt] [0]),
        .O(\post_processing_enable.post[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \post_processing_enable.post[cnt][2]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post_processing_enable.post_reg[cnt] [2]),
        .I2(\post_processing_enable.post_reg[cnt] [1]),
        .I3(\post_processing_enable.post_reg[cnt] [0]),
        .O(\post_processing_enable.post[cnt][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \post_processing_enable.post[cnt][3]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][1] ),
        .I1(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I2(\sample_reg[valid_n_0_] ),
        .O(\post_processing_enable.post[cnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \post_processing_enable.post[cnt][3]_i_2 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post_processing_enable.post_reg[cnt] [3]),
        .I2(\post_processing_enable.post_reg[cnt] [2]),
        .I3(\post_processing_enable.post_reg[cnt] [0]),
        .I4(\post_processing_enable.post_reg[cnt] [1]),
        .O(\post_processing_enable.post[cnt][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \post_processing_enable.post[state][0]_i_1 
       (.I0(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I1(\post_processing_enable.post_reg[cnt] [3]),
        .I2(\post_processing_enable.post_reg[state_n_0_][1] ),
        .O(\post_processing_enable.post[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \post_processing_enable.post[valid]_i_1 
       (.I0(\post_processing_enable.post_reg[cnt] [3]),
        .I1(\post_processing_enable.post_reg[state_n_0_][0] ),
        .I2(\post_processing_enable.post_reg[state_n_0_][1] ),
        .O(\post_processing_enable.post[valid]_i_1_n_0 ));
  FDCE \post_processing_enable.post_reg[buf][0] 
       (.C(m_axi_aclk),
        .CE(\post_processing_enable.post[cnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[0]),
        .Q(Q[0]));
  FDCE \post_processing_enable.post_reg[buf][1] 
       (.C(m_axi_aclk),
        .CE(\post_processing_enable.post[cnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[1]),
        .Q(Q[1]));
  FDCE \post_processing_enable.post_reg[buf][2] 
       (.C(m_axi_aclk),
        .CE(\post_processing_enable.post[cnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[2]),
        .Q(Q[2]));
  FDCE \post_processing_enable.post_reg[buf][3] 
       (.C(m_axi_aclk),
        .CE(\post_processing_enable.post[cnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[3]),
        .Q(Q[3]));
  FDCE \post_processing_enable.post_reg[buf][4] 
       (.C(m_axi_aclk),
        .CE(\post_processing_enable.post[cnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[4]),
        .Q(Q[4]));
  FDCE \post_processing_enable.post_reg[buf][5] 
       (.C(m_axi_aclk),
        .CE(\post_processing_enable.post[cnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[5]),
        .Q(Q[5]));
  FDCE \post_processing_enable.post_reg[buf][6] 
       (.C(m_axi_aclk),
        .CE(\post_processing_enable.post[cnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[6]),
        .Q(Q[6]));
  FDCE \post_processing_enable.post_reg[buf][7] 
       (.C(m_axi_aclk),
        .CE(\post_processing_enable.post[cnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[7]),
        .Q(Q[7]));
  FDCE \post_processing_enable.post_reg[cnt][0] 
       (.C(m_axi_aclk),
        .CE(\post_processing_enable.post[cnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\post_processing_enable.post[cnt][0]_i_1_n_0 ),
        .Q(\post_processing_enable.post_reg[cnt] [0]));
  FDCE \post_processing_enable.post_reg[cnt][1] 
       (.C(m_axi_aclk),
        .CE(\post_processing_enable.post[cnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\post_processing_enable.post[cnt][1]_i_1_n_0 ),
        .Q(\post_processing_enable.post_reg[cnt] [1]));
  FDCE \post_processing_enable.post_reg[cnt][2] 
       (.C(m_axi_aclk),
        .CE(\post_processing_enable.post[cnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\post_processing_enable.post[cnt][2]_i_1_n_0 ),
        .Q(\post_processing_enable.post_reg[cnt] [2]));
  FDCE \post_processing_enable.post_reg[cnt][3] 
       (.C(m_axi_aclk),
        .CE(\post_processing_enable.post[cnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\post_processing_enable.post[cnt][3]_i_2_n_0 ),
        .Q(\post_processing_enable.post_reg[cnt] [3]));
  FDCE \post_processing_enable.post_reg[state][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\post_processing_enable.post[state][0]_i_1_n_0 ),
        .Q(\post_processing_enable.post_reg[state_n_0_][0] ));
  FDCE \post_processing_enable.post_reg[state][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\sample_reg[run]__0 ),
        .Q(\post_processing_enable.post_reg[state_n_0_][1] ));
  FDCE \post_processing_enable.post_reg[valid] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\post_processing_enable.post[valid]_i_1_n_0 ),
        .Q(\fifo[we] ));
  FDCE \rnd_sync_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cell_array[output]_2 ),
        .Q(rnd_sync));
  FDCE \rnd_sync_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rnd_sync),
        .Q(\rnd_sync_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sample[cnt][0]_i_1 
       (.I0(\sample_reg[enable]__0 ),
        .I1(\sample_reg[cnt_n_0_][0] ),
        .O(\sample[cnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \sample[cnt][1]_i_1 
       (.I0(\sample_reg[enable]__0 ),
        .I1(\sample_reg[cnt_n_0_][1] ),
        .I2(\sample_reg[cnt_n_0_][0] ),
        .O(\sample[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \sample[cnt][2]_i_1 
       (.I0(\sample_reg[enable]__0 ),
        .I1(\sample_reg[cnt_n_0_][2] ),
        .I2(\sample_reg[cnt_n_0_][1] ),
        .I3(\sample_reg[cnt_n_0_][0] ),
        .O(\sample[cnt][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h60FF)) 
    \sample[run]_i_1 
       (.I0(\db_reg[sreg_n_0_][0] ),
        .I1(\db_reg[sreg_n_0_][1] ),
        .I2(\db_reg[state_n_0_] ),
        .I3(\sample_reg[enable]__0 ),
        .O(\sample[run]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \sample[run]_i_2 
       (.I0(\sample_reg[enable]__0 ),
        .I1(\db_reg[sreg_n_0_][0] ),
        .I2(\db_reg[sreg_n_0_][1] ),
        .I3(\db_reg[state_n_0_] ),
        .O(\sample[run] ));
  LUT3 #(
    .INIT(8'h28)) 
    \sample[sreg][7]_i_1 
       (.I0(\db_reg[state_n_0_] ),
        .I1(\db_reg[sreg_n_0_][1] ),
        .I2(\db_reg[sreg_n_0_][0] ),
        .O(\sample[sreg][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \sample[valid]_i_1 
       (.I0(\sample_reg[cnt_n_0_][2] ),
        .I1(\sample_reg[cnt_n_0_][0] ),
        .I2(\sample_reg[cnt_n_0_][1] ),
        .I3(\sample_reg[run]__0 ),
        .I4(\sample[sreg][7]_i_1_n_0 ),
        .O(\sample_reg[valid]0 ));
  FDCE \sample_reg[cnt][0] 
       (.C(m_axi_aclk),
        .CE(\sample[run]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\sample[cnt][0]_i_1_n_0 ),
        .Q(\sample_reg[cnt_n_0_][0] ));
  FDCE \sample_reg[cnt][1] 
       (.C(m_axi_aclk),
        .CE(\sample[run]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\sample[cnt][1]_i_1_n_0 ),
        .Q(\sample_reg[cnt_n_0_][1] ));
  FDCE \sample_reg[cnt][2] 
       (.C(m_axi_aclk),
        .CE(\sample[run]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\sample[cnt][2]_i_1_n_0 ),
        .Q(\sample_reg[cnt_n_0_][2] ));
  FDCE \sample_reg[enable] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(enable),
        .Q(\sample_reg[enable]__0 ));
  FDCE \sample_reg[run] 
       (.C(m_axi_aclk),
        .CE(\sample[run]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\sample[run] ),
        .Q(\sample_reg[run]__0 ));
  FDCE \sample_reg[sreg][0] 
       (.C(m_axi_aclk),
        .CE(\sample[sreg][7]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\db_reg[sreg_n_0_][0] ),
        .Q(\sample_reg[sreg] [0]));
  FDCE \sample_reg[sreg][1] 
       (.C(m_axi_aclk),
        .CE(\sample[sreg][7]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\sample_reg[sreg] [0]),
        .Q(\sample_reg[sreg] [1]));
  FDCE \sample_reg[sreg][2] 
       (.C(m_axi_aclk),
        .CE(\sample[sreg][7]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\sample_reg[sreg] [1]),
        .Q(\sample_reg[sreg] [2]));
  FDCE \sample_reg[sreg][3] 
       (.C(m_axi_aclk),
        .CE(\sample[sreg][7]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\sample_reg[sreg] [2]),
        .Q(\sample_reg[sreg] [3]));
  FDCE \sample_reg[sreg][4] 
       (.C(m_axi_aclk),
        .CE(\sample[sreg][7]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\sample_reg[sreg] [3]),
        .Q(\sample_reg[sreg] [4]));
  FDCE \sample_reg[sreg][5] 
       (.C(m_axi_aclk),
        .CE(\sample[sreg][7]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\sample_reg[sreg] [4]),
        .Q(\sample_reg[sreg] [5]));
  FDCE \sample_reg[sreg][6] 
       (.C(m_axi_aclk),
        .CE(\sample[sreg][7]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\sample_reg[sreg] [5]),
        .Q(\sample_reg[sreg] [6]));
  FDCE \sample_reg[sreg][7] 
       (.C(m_axi_aclk),
        .CE(\sample[sreg][7]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\sample_reg[sreg] [6]),
        .Q(\sample_reg[sreg] [7]));
  FDCE \sample_reg[valid] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\sample_reg[valid]0 ),
        .Q(\sample_reg[valid_n_0_] ));
endmodule

(* ORIG_REF_NAME = "neoTRNG_cell" *) 
module RV_RTDS_neorv32_integration_0_4_neoTRNG_cell
   (AR,
    Q,
    \enable_sreg_l_reg[0]_0 ,
    \rnd_sync_reg[0] ,
    \sample_reg[enable]__0 ,
    m_axi_aclk,
    rstn_sys);
  output [0:0]AR;
  output [0:0]Q;
  output \enable_sreg_l_reg[0]_0 ;
  input \rnd_sync_reg[0] ;
  input \sample_reg[enable]__0 ;
  input m_axi_aclk;
  input rstn_sys;

  wire [0:0]AR;
  wire [0:0]Q;
  wire \enable_sreg_l_reg[0]_0 ;
  wire \enable_sreg_s_reg_n_0_[0] ;
  wire \enable_sreg_s_reg_n_0_[1] ;
  wire [4:0]inv_chain_l;
  wire [2:0]inv_chain_s;
  wire m_axi_aclk;
  wire p_0_in;
  wire [3:0]p_0_out;
  wire [1:0]p_1_out;
  wire [3:0]p_4_out;
  wire \real_hardware.inv_chain_s_reg[2]_i_2_n_0 ;
  wire \rnd_sync_reg[0] ;
  wire rstn_sys;
  wire \sample_reg[enable]__0 ;

  FDCE \enable_sreg_l_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(p_0_out[0]));
  FDCE \enable_sreg_l_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[0]),
        .Q(p_0_out[1]));
  FDCE \enable_sreg_l_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[1]),
        .Q(p_0_out[2]));
  FDCE \enable_sreg_l_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[2]),
        .Q(p_0_out[3]));
  FDCE \enable_sreg_l_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[3]),
        .Q(Q));
  FDCE \enable_sreg_s_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\sample_reg[enable]__0 ),
        .Q(\enable_sreg_s_reg_n_0_[0] ));
  FDCE \enable_sreg_s_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg_n_0_[0] ),
        .Q(\enable_sreg_s_reg_n_0_[1] ));
  FDCE \enable_sreg_s_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg_n_0_[1] ),
        .Q(p_0_in));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[0] 
       (.CLR(\real_hardware.inv_chain_s_reg[2]_i_2_n_0 ),
        .D(p_4_out[0]),
        .G(p_0_out[0]),
        .GE(1'b1),
        .Q(inv_chain_l[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[0]_i_1 
       (.I0(inv_chain_l[1]),
        .O(p_4_out[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[1] 
       (.CLR(\real_hardware.inv_chain_s_reg[2]_i_2_n_0 ),
        .D(p_4_out[1]),
        .G(p_0_out[1]),
        .GE(1'b1),
        .Q(inv_chain_l[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[1]_i_1 
       (.I0(inv_chain_l[2]),
        .O(p_4_out[1]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[2] 
       (.CLR(\real_hardware.inv_chain_s_reg[2]_i_2_n_0 ),
        .D(p_4_out[2]),
        .G(p_0_out[2]),
        .GE(1'b1),
        .Q(inv_chain_l[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[2]_i_1 
       (.I0(inv_chain_l[3]),
        .O(p_4_out[2]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[3] 
       (.CLR(\real_hardware.inv_chain_s_reg[2]_i_2_n_0 ),
        .D(p_4_out[3]),
        .G(p_0_out[3]),
        .GE(1'b1),
        .Q(inv_chain_l[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[3]_i_1 
       (.I0(inv_chain_l[4]),
        .O(p_4_out[3]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[4] 
       (.CLR(\real_hardware.inv_chain_s_reg[2]_i_2_n_0 ),
        .D(\enable_sreg_l_reg[0]_0 ),
        .G(Q),
        .GE(1'b1),
        .Q(inv_chain_l[4]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[0] 
       (.CLR(\real_hardware.inv_chain_s_reg[2]_i_2_n_0 ),
        .D(p_1_out[0]),
        .G(\enable_sreg_s_reg_n_0_[0] ),
        .GE(1'b1),
        .Q(inv_chain_s[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[0]_i_1 
       (.I0(inv_chain_s[1]),
        .O(p_1_out[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[1] 
       (.CLR(\real_hardware.inv_chain_s_reg[2]_i_2_n_0 ),
        .D(p_1_out[1]),
        .G(\enable_sreg_s_reg_n_0_[1] ),
        .GE(1'b1),
        .Q(inv_chain_s[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[1]_i_1 
       (.I0(inv_chain_s[2]),
        .O(p_1_out[1]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[2] 
       (.CLR(\real_hardware.inv_chain_s_reg[2]_i_2_n_0 ),
        .D(\enable_sreg_l_reg[0]_0 ),
        .G(p_0_in),
        .GE(1'b1),
        .Q(inv_chain_s[2]));
  LUT3 #(
    .INIT(8'h47)) 
    \real_hardware.inv_chain_s_reg[2]_i_1 
       (.I0(inv_chain_l[0]),
        .I1(\rnd_sync_reg[0] ),
        .I2(inv_chain_s[0]),
        .O(\enable_sreg_l_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[2]_i_2 
       (.I0(\sample_reg[enable]__0 ),
        .O(\real_hardware.inv_chain_s_reg[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[4]_i_2 
       (.I0(Q),
        .O(AR));
endmodule

(* ORIG_REF_NAME = "neoTRNG_cell" *) 
module RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized1
   (AR,
    Q,
    \enable_sreg_s_reg[0]_0 ,
    \enable_sreg_l_reg[0]_0 ,
    D,
    \rnd_sync_reg[0] ,
    m_axi_aclk,
    rstn_sys,
    \enable_sreg_s_reg[0]_1 );
  output [0:0]AR;
  output [0:0]Q;
  output [0:0]\enable_sreg_s_reg[0]_0 ;
  output [0:0]\enable_sreg_l_reg[0]_0 ;
  input [0:0]D;
  input [0:0]\rnd_sync_reg[0] ;
  input m_axi_aclk;
  input rstn_sys;
  input [0:0]\enable_sreg_s_reg[0]_1 ;

  wire [0:0]AR;
  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\enable_sreg_l_reg[0]_0 ;
  wire [0:0]\enable_sreg_s_reg[0]_0 ;
  wire [0:0]\enable_sreg_s_reg[0]_1 ;
  wire \enable_sreg_s_reg_n_0_[0] ;
  wire \enable_sreg_s_reg_n_0_[1] ;
  wire \enable_sreg_s_reg_n_0_[2] ;
  wire \enable_sreg_s_reg_n_0_[3] ;
  wire [6:1]inv_chain_l;
  wire [4:1]inv_chain_s;
  wire m_axi_aclk;
  wire p_0_in;
  wire [5:0]p_0_out;
  wire [3:0]p_3_out;
  wire [5:0]p_6_out;
  wire [0:0]\rnd_sync_reg[0] ;
  wire rstn_sys;

  FDCE \enable_sreg_l_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(p_0_out[0]));
  FDCE \enable_sreg_l_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[0]),
        .Q(p_0_out[1]));
  FDCE \enable_sreg_l_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[1]),
        .Q(p_0_out[2]));
  FDCE \enable_sreg_l_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[2]),
        .Q(p_0_out[3]));
  FDCE \enable_sreg_l_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[3]),
        .Q(p_0_out[4]));
  FDCE \enable_sreg_l_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[4]),
        .Q(p_0_out[5]));
  FDCE \enable_sreg_l_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[5]),
        .Q(Q));
  FDCE \enable_sreg_s_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg[0]_1 ),
        .Q(\enable_sreg_s_reg_n_0_[0] ));
  FDCE \enable_sreg_s_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg_n_0_[0] ),
        .Q(\enable_sreg_s_reg_n_0_[1] ));
  FDCE \enable_sreg_s_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg_n_0_[1] ),
        .Q(\enable_sreg_s_reg_n_0_[2] ));
  FDCE \enable_sreg_s_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg_n_0_[2] ),
        .Q(\enable_sreg_s_reg_n_0_[3] ));
  FDCE \enable_sreg_s_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg_n_0_[3] ),
        .Q(p_0_in));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[0] 
       (.CLR(\rnd_sync_reg[0] ),
        .D(p_6_out[0]),
        .G(p_0_out[0]),
        .GE(1'b1),
        .Q(\enable_sreg_l_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[0]_i_1 
       (.I0(inv_chain_l[1]),
        .O(p_6_out[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[1] 
       (.CLR(\rnd_sync_reg[0] ),
        .D(p_6_out[1]),
        .G(p_0_out[1]),
        .GE(1'b1),
        .Q(inv_chain_l[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[1]_i_1 
       (.I0(inv_chain_l[2]),
        .O(p_6_out[1]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[2] 
       (.CLR(\rnd_sync_reg[0] ),
        .D(p_6_out[2]),
        .G(p_0_out[2]),
        .GE(1'b1),
        .Q(inv_chain_l[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[2]_i_1 
       (.I0(inv_chain_l[3]),
        .O(p_6_out[2]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[3] 
       (.CLR(\rnd_sync_reg[0] ),
        .D(p_6_out[3]),
        .G(p_0_out[3]),
        .GE(1'b1),
        .Q(inv_chain_l[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[3]_i_1 
       (.I0(inv_chain_l[4]),
        .O(p_6_out[3]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[4] 
       (.CLR(\rnd_sync_reg[0] ),
        .D(p_6_out[4]),
        .G(p_0_out[4]),
        .GE(1'b1),
        .Q(inv_chain_l[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[4]_i_1 
       (.I0(inv_chain_l[5]),
        .O(p_6_out[4]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[5] 
       (.CLR(\rnd_sync_reg[0] ),
        .D(p_6_out[5]),
        .G(p_0_out[5]),
        .GE(1'b1),
        .Q(inv_chain_l[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[5]_i_1 
       (.I0(inv_chain_l[6]),
        .O(p_6_out[5]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[6] 
       (.CLR(\rnd_sync_reg[0] ),
        .D(D),
        .G(Q),
        .GE(1'b1),
        .Q(inv_chain_l[6]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[0] 
       (.CLR(\rnd_sync_reg[0] ),
        .D(p_3_out[0]),
        .G(\enable_sreg_s_reg_n_0_[0] ),
        .GE(1'b1),
        .Q(\enable_sreg_s_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[0]_i_1 
       (.I0(inv_chain_s[1]),
        .O(p_3_out[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[1] 
       (.CLR(\rnd_sync_reg[0] ),
        .D(p_3_out[1]),
        .G(\enable_sreg_s_reg_n_0_[1] ),
        .GE(1'b1),
        .Q(inv_chain_s[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[1]_i_1 
       (.I0(inv_chain_s[2]),
        .O(p_3_out[1]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[2] 
       (.CLR(\rnd_sync_reg[0] ),
        .D(p_3_out[2]),
        .G(\enable_sreg_s_reg_n_0_[2] ),
        .GE(1'b1),
        .Q(inv_chain_s[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[2]_i_1 
       (.I0(inv_chain_s[3]),
        .O(p_3_out[2]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[3] 
       (.CLR(\rnd_sync_reg[0] ),
        .D(p_3_out[3]),
        .G(\enable_sreg_s_reg_n_0_[3] ),
        .GE(1'b1),
        .Q(inv_chain_s[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[3]_i_1 
       (.I0(inv_chain_s[4]),
        .O(p_3_out[3]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[4] 
       (.CLR(\rnd_sync_reg[0] ),
        .D(D),
        .G(p_0_in),
        .GE(1'b1),
        .Q(inv_chain_s[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[6]_i_2 
       (.I0(Q),
        .O(AR));
endmodule

(* ORIG_REF_NAME = "neoTRNG_cell" *) 
module RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized3
   (D,
    \rnd_sync_reg[0] ,
    \rnd_sync_reg[0]_0 ,
    \db_reg[state]0 ,
    Q,
    \rnd_sync_reg[0]_1 ,
    \rnd_sync_reg[0]_2 ,
    \rnd_sync_reg[0]_3 ,
    \db_reg[state] ,
    AR,
    m_axi_aclk,
    rstn_sys,
    \enable_sreg_s_reg[0]_0 );
  output [0:0]D;
  output \rnd_sync_reg[0] ;
  output [0:0]\rnd_sync_reg[0]_0 ;
  output \db_reg[state]0 ;
  input [0:0]Q;
  input [0:0]\rnd_sync_reg[0]_1 ;
  input \rnd_sync_reg[0]_2 ;
  input [0:0]\rnd_sync_reg[0]_3 ;
  input \db_reg[state] ;
  input [0:0]AR;
  input m_axi_aclk;
  input rstn_sys;
  input [0:0]\enable_sreg_s_reg[0]_0 ;

  wire [0:0]AR;
  wire [0:0]D;
  wire [0:0]Q;
  wire \cell_array[en_out]_2 ;
  wire \db_reg[state] ;
  wire \db_reg[state]0 ;
  wire [0:0]\enable_sreg_s_reg[0]_0 ;
  wire \enable_sreg_s_reg_n_0_[0] ;
  wire \enable_sreg_s_reg_n_0_[1] ;
  wire \enable_sreg_s_reg_n_0_[2] ;
  wire \enable_sreg_s_reg_n_0_[3] ;
  wire \enable_sreg_s_reg_n_0_[4] ;
  wire \enable_sreg_s_reg_n_0_[5] ;
  wire [8:0]inv_chain_l;
  wire [6:0]inv_chain_s;
  wire m_axi_aclk;
  wire p_0_in;
  wire [7:0]p_0_out;
  wire [5:0]p_5_out;
  wire [7:0]p_8_out;
  wire \real_hardware.inv_chain_s_reg[6]_i_1_n_0 ;
  wire \rnd_sync_reg[0] ;
  wire [0:0]\rnd_sync_reg[0]_0 ;
  wire [0:0]\rnd_sync_reg[0]_1 ;
  wire \rnd_sync_reg[0]_2 ;
  wire [0:0]\rnd_sync_reg[0]_3 ;
  wire rstn_sys;

  LUT2 #(
    .INIT(4'h2)) 
    \db[state]_i_1 
       (.I0(\cell_array[en_out]_2 ),
        .I1(\db_reg[state] ),
        .O(\db_reg[state]0 ));
  FDCE \enable_sreg_l_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(p_0_out[0]));
  FDCE \enable_sreg_l_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[0]),
        .Q(p_0_out[1]));
  FDCE \enable_sreg_l_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[1]),
        .Q(p_0_out[2]));
  FDCE \enable_sreg_l_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[2]),
        .Q(p_0_out[3]));
  FDCE \enable_sreg_l_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[3]),
        .Q(p_0_out[4]));
  FDCE \enable_sreg_l_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[4]),
        .Q(p_0_out[5]));
  FDCE \enable_sreg_l_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[5]),
        .Q(p_0_out[6]));
  FDCE \enable_sreg_l_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[6]),
        .Q(p_0_out[7]));
  FDCE \enable_sreg_l_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_out[7]),
        .Q(\cell_array[en_out]_2 ));
  FDCE \enable_sreg_s_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg[0]_0 ),
        .Q(\enable_sreg_s_reg_n_0_[0] ));
  FDCE \enable_sreg_s_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg_n_0_[0] ),
        .Q(\enable_sreg_s_reg_n_0_[1] ));
  FDCE \enable_sreg_s_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg_n_0_[1] ),
        .Q(\enable_sreg_s_reg_n_0_[2] ));
  FDCE \enable_sreg_s_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg_n_0_[2] ),
        .Q(\enable_sreg_s_reg_n_0_[3] ));
  FDCE \enable_sreg_s_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg_n_0_[3] ),
        .Q(\enable_sreg_s_reg_n_0_[4] ));
  FDCE \enable_sreg_s_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg_n_0_[4] ),
        .Q(\enable_sreg_s_reg_n_0_[5] ));
  FDCE \enable_sreg_s_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\enable_sreg_s_reg_n_0_[5] ),
        .Q(p_0_in));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[0] 
       (.CLR(AR),
        .D(p_8_out[0]),
        .G(p_0_out[0]),
        .GE(1'b1),
        .Q(inv_chain_l[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[0]_i_1 
       (.I0(inv_chain_l[1]),
        .O(p_8_out[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[1] 
       (.CLR(AR),
        .D(p_8_out[1]),
        .G(p_0_out[1]),
        .GE(1'b1),
        .Q(inv_chain_l[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[1]_i_1 
       (.I0(inv_chain_l[2]),
        .O(p_8_out[1]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[2] 
       (.CLR(AR),
        .D(p_8_out[2]),
        .G(p_0_out[2]),
        .GE(1'b1),
        .Q(inv_chain_l[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[2]_i_1 
       (.I0(inv_chain_l[3]),
        .O(p_8_out[2]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[3] 
       (.CLR(AR),
        .D(p_8_out[3]),
        .G(p_0_out[3]),
        .GE(1'b1),
        .Q(inv_chain_l[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[3]_i_1 
       (.I0(inv_chain_l[4]),
        .O(p_8_out[3]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[4] 
       (.CLR(AR),
        .D(p_8_out[4]),
        .G(p_0_out[4]),
        .GE(1'b1),
        .Q(inv_chain_l[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[4]_i_1 
       (.I0(inv_chain_l[5]),
        .O(p_8_out[4]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[5] 
       (.CLR(AR),
        .D(p_8_out[5]),
        .G(p_0_out[5]),
        .GE(1'b1),
        .Q(inv_chain_l[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[5]_i_1 
       (.I0(inv_chain_l[6]),
        .O(p_8_out[5]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[6] 
       (.CLR(AR),
        .D(p_8_out[6]),
        .G(p_0_out[6]),
        .GE(1'b1),
        .Q(inv_chain_l[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[6]_i_1 
       (.I0(inv_chain_l[7]),
        .O(p_8_out[6]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[7] 
       (.CLR(AR),
        .D(p_8_out[7]),
        .G(p_0_out[7]),
        .GE(1'b1),
        .Q(inv_chain_l[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_l_reg[7]_i_1 
       (.I0(inv_chain_l[8]),
        .O(p_8_out[7]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_l_reg[8] 
       (.CLR(AR),
        .D(\real_hardware.inv_chain_s_reg[6]_i_1_n_0 ),
        .G(\cell_array[en_out]_2 ),
        .GE(1'b1),
        .Q(inv_chain_l[8]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[0] 
       (.CLR(AR),
        .D(p_5_out[0]),
        .G(\enable_sreg_s_reg_n_0_[0] ),
        .GE(1'b1),
        .Q(inv_chain_s[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[0]_i_1 
       (.I0(inv_chain_s[1]),
        .O(p_5_out[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[1] 
       (.CLR(AR),
        .D(p_5_out[1]),
        .G(\enable_sreg_s_reg_n_0_[1] ),
        .GE(1'b1),
        .Q(inv_chain_s[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[1]_i_1 
       (.I0(inv_chain_s[2]),
        .O(p_5_out[1]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[2] 
       (.CLR(AR),
        .D(p_5_out[2]),
        .G(\enable_sreg_s_reg_n_0_[2] ),
        .GE(1'b1),
        .Q(inv_chain_s[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[2]_i_1 
       (.I0(inv_chain_s[3]),
        .O(p_5_out[2]));
  LUT6 #(
    .INIT(64'hEFEC4575E0ECE020)) 
    \real_hardware.inv_chain_s_reg[2]_i_3 
       (.I0(Q),
        .I1(inv_chain_l[0]),
        .I2(\rnd_sync_reg[0]_1 ),
        .I3(\rnd_sync_reg[0]_2 ),
        .I4(\rnd_sync_reg[0]_3 ),
        .I5(inv_chain_s[0]),
        .O(\rnd_sync_reg[0] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[3] 
       (.CLR(AR),
        .D(p_5_out[3]),
        .G(\enable_sreg_s_reg_n_0_[3] ),
        .GE(1'b1),
        .Q(inv_chain_s[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[3]_i_1 
       (.I0(inv_chain_s[4]),
        .O(p_5_out[3]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[4] 
       (.CLR(AR),
        .D(p_5_out[4]),
        .G(\enable_sreg_s_reg_n_0_[4] ),
        .GE(1'b1),
        .Q(inv_chain_s[4]));
  LUT6 #(
    .INIT(64'h005F0030A0FFCFFF)) 
    \real_hardware.inv_chain_s_reg[4]_i_1 
       (.I0(inv_chain_s[0]),
        .I1(inv_chain_l[0]),
        .I2(Q),
        .I3(\rnd_sync_reg[0]_1 ),
        .I4(\rnd_sync_reg[0]_2 ),
        .I5(\rnd_sync_reg[0]_3 ),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[4]_i_1__0 
       (.I0(inv_chain_s[5]),
        .O(p_5_out[4]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[5] 
       (.CLR(AR),
        .D(p_5_out[5]),
        .G(\enable_sreg_s_reg_n_0_[5] ),
        .GE(1'b1),
        .Q(inv_chain_s[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \real_hardware.inv_chain_s_reg[5]_i_1 
       (.I0(inv_chain_s[6]),
        .O(p_5_out[5]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \real_hardware.inv_chain_s_reg[6] 
       (.CLR(AR),
        .D(\real_hardware.inv_chain_s_reg[6]_i_1_n_0 ),
        .G(p_0_in),
        .GE(1'b1),
        .Q(inv_chain_s[6]));
  LUT6 #(
    .INIT(64'h500155015FFD55FD)) 
    \real_hardware.inv_chain_s_reg[6]_i_1 
       (.I0(inv_chain_s[0]),
        .I1(\rnd_sync_reg[0]_3 ),
        .I2(Q),
        .I3(\rnd_sync_reg[0]_2 ),
        .I4(\rnd_sync_reg[0]_1 ),
        .I5(inv_chain_l[0]),
        .O(\real_hardware.inv_chain_s_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFABAFABF0A8A0A80)) 
    \rnd_sync[0]_i_1 
       (.I0(inv_chain_l[0]),
        .I1(\rnd_sync_reg[0]_1 ),
        .I2(\rnd_sync_reg[0]_2 ),
        .I3(Q),
        .I4(\rnd_sync_reg[0]_3 ),
        .I5(inv_chain_s[0]),
        .O(\rnd_sync_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "neorv32_SystemTop_axi4lite" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_SystemTop_axi4lite
   (spi_csn_o,
    m_axi_rready,
    m_axi_awaddr,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_awprot,
    uart0_txd_o,
    uart0_rts_o,
    uart1_txd_o,
    uart1_rts_o,
    spi_dat_o,
    spi_clk_o,
    twi_scl_o,
    twi_sda_o,
    neoled_o,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_aclk,
    mext_irq_i,
    msw_irq_i,
    m_axi_bvalid,
    m_axi_rvalid,
    m_axi_rdata,
    uart0_cts_i,
    uart0_rxd_i,
    uart1_cts_i,
    uart1_rxd_i,
    spi_dat_i,
    twi_scl_i,
    twi_sda_i,
    m_axi_aresetn,
    m_axi_rresp,
    m_axi_bresp,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready);
  output spi_csn_o;
  output m_axi_rready;
  output [31:0]m_axi_awaddr;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output [1:0]m_axi_awprot;
  output uart0_txd_o;
  output uart0_rts_o;
  output uart1_txd_o;
  output uart1_rts_o;
  output spi_dat_o;
  output spi_clk_o;
  output twi_scl_o;
  output twi_sda_o;
  output neoled_o;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_arvalid;
  input m_axi_aclk;
  input mext_irq_i;
  input msw_irq_i;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [31:0]m_axi_rdata;
  input uart0_cts_i;
  input uart0_rxd_i;
  input uart1_cts_i;
  input uart1_rxd_i;
  input spi_dat_i;
  input twi_scl_i;
  input twi_sda_i;
  input m_axi_aresetn;
  input [1:0]m_axi_rresp;
  input [1:0]m_axi_bresp;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;

  wire and_reduce_f;
  wire \bus_rsp_o[data][25]_i_2_n_0 ;
  wire \core_req[src] ;
  wire [3:2]\cpu_d_req[addr] ;
  wire [3:2]\cpu_i_req[addr] ;
  wire \ctrl_reg[radr_received_n_0_] ;
  wire \ctrl_reg[wadr_received_n_0_] ;
  wire \ctrl_reg[wdat_received_n_0_] ;
  wire \generators.rstn_sys_sreg[3]_i_2_n_0 ;
  wire m_axi_aclk;
  wire m_axi_aresetn;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire mtime_hi_we_i_2_n_0;
  wire neoled_o;
  wire neorv32_top_inst_n_11;
  wire neorv32_top_inst_n_12;
  wire neorv32_top_inst_n_13;
  wire neorv32_top_inst_n_6;
  wire [3:1]p_0_in;
  wire spi_clk_o;
  wire spi_csn_o;
  wire spi_dat_i;
  wire spi_dat_o;
  wire twi_scl_i;
  wire twi_scl_o;
  wire twi_sda_i;
  wire twi_sda_o;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire uart1_cts_i;
  wire uart1_rts_o;
  wire uart1_rxd_i;
  wire uart1_txd_o;
  wire wb_err_i;

  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \bus_rsp_o[data][25]_i_2 
       (.I0(\cpu_d_req[addr] [2]),
        .I1(\cpu_i_req[addr] [2]),
        .I2(\core_req[src] ),
        .I3(\cpu_d_req[addr] [3]),
        .I4(\cpu_i_req[addr] [3]),
        .O(\bus_rsp_o[data][25]_i_2_n_0 ));
  FDCE \ctrl_reg[radr_received] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(\generators.rstn_sys_sreg[3]_i_2_n_0 ),
        .D(neorv32_top_inst_n_13),
        .Q(\ctrl_reg[radr_received_n_0_] ));
  FDCE \ctrl_reg[wadr_received] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(\generators.rstn_sys_sreg[3]_i_2_n_0 ),
        .D(neorv32_top_inst_n_11),
        .Q(\ctrl_reg[wadr_received_n_0_] ));
  FDCE \ctrl_reg[wdat_received] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(\generators.rstn_sys_sreg[3]_i_2_n_0 ),
        .D(neorv32_top_inst_n_12),
        .Q(\ctrl_reg[wdat_received_n_0_] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \generators.rstn_sys_inv_i_1 
       (.I0(p_0_in[1]),
        .I1(neorv32_top_inst_n_6),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(and_reduce_f));
  LUT1 #(
    .INIT(2'h1)) 
    \generators.rstn_sys_sreg[3]_i_2 
       (.I0(m_axi_aresetn),
        .O(\generators.rstn_sys_sreg[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h000AC0CA)) 
    mtime_hi_we_i_2
       (.I0(\cpu_d_req[addr] [2]),
        .I1(\cpu_i_req[addr] [2]),
        .I2(\core_req[src] ),
        .I3(\cpu_d_req[addr] [3]),
        .I4(\cpu_i_req[addr] [3]),
        .O(mtime_hi_we_i_2_n_0));
  RV_RTDS_neorv32_integration_0_4_neorv32_top neorv32_top_inst
       (.Q({neorv32_top_inst_n_6,p_0_in}),
        .and_reduce_f(and_reduce_f),
        .\bus_rsp_o_reg[data][11] (mtime_hi_we_i_2_n_0),
        .\bus_rsp_o_reg[data][25] (\bus_rsp_o[data][25]_i_2_n_0 ),
        .\core_req[src] (\core_req[src] ),
        .\ctrl_reg[we] (neorv32_top_inst_n_13),
        .\dbus_req_o[addr] (\cpu_d_req[addr] ),
        .\generators.rstn_ext_sreg_reg[0]_0 (\generators.rstn_sys_sreg[3]_i_2_n_0 ),
        .\ibus_req_o[addr] (\cpu_i_req[addr] ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_0(\ctrl_reg[radr_received_n_0_] ),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(neorv32_top_inst_n_11),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_0(\ctrl_reg[wadr_received_n_0_] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(neorv32_top_inst_n_12),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_0(\ctrl_reg[wdat_received_n_0_] ),
        .mext_irq_i(mext_irq_i),
        .msw_irq_i(msw_irq_i),
        .neoled_o(neoled_o),
        .spi_clk_o(spi_clk_o),
        .spi_csn_o(spi_csn_o),
        .spi_dat_i(spi_dat_i),
        .spi_dat_o(spi_dat_o),
        .twi_scl_i(twi_scl_i),
        .twi_scl_o(twi_scl_o),
        .twi_sda_i(twi_sda_i),
        .twi_sda_o(twi_sda_o),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .uart1_cts_i(uart1_cts_i),
        .uart1_rts_o(uart1_rts_o),
        .uart1_rxd_i(uart1_rxd_i),
        .uart1_txd_o(uart1_txd_o),
        .wb_err_i(wb_err_i));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \wb_core[err] 
       (.I0(m_axi_rresp[0]),
        .I1(m_axi_rresp[1]),
        .I2(m_axi_rvalid),
        .I3(m_axi_bresp[0]),
        .I4(m_axi_bresp[1]),
        .I5(m_axi_bvalid),
        .O(wb_err_i));
endmodule

(* ORIG_REF_NAME = "neorv32_boot_rom" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_boot_rom
   (DOADO,
    \boot_rsp[ack] ,
    m_axi_aclk,
    \bus_req_i[addr] ,
    rden_reg_0,
    \boot_req[stb] );
  output [31:0]DOADO;
  output \boot_rsp[ack] ;
  input m_axi_aclk;
  input [9:0]\bus_req_i[addr] ;
  input rden_reg_0;
  input \boot_req[stb] ;

  wire [31:0]DOADO;
  wire \boot_req[stb] ;
  wire \boot_rsp[ack] ;
  wire [9:0]\bus_req_i[addr] ;
  wire m_axi_aclk;
  wire rden_reg_0;
  wire NLW_rdata_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_rdata_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_rdata_reg_DBITERR_UNCONNECTED;
  wire NLW_rdata_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_rdata_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_rdata_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_rdata_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_rdata_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_rdata_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_rdata_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_rdata_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/rv_top/neorv32_top_inst/memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h800041971E8101138000411730401073305090730E4080930000009730005073),
    .INIT_01(256'h000008130000049300000413000003930000031300000293000002137E418193),
    .INIT_02(256'h00000C1300000B9300000B1300000A9300000A13000009930000091300000893),
    .INIT_03(256'h0000159700000F9300000F1300000E9300000E1300000D9300000D1300000C93),
    .INIT_04(256'h0005A70300D65C6300C58E63F746869380004697F7C6061380004617F4058593),
    .INIT_05(256'h00F7586380818793F507071380004717FEDFF06F004606130045859300E62023),
    .INIT_06(256'h3405107330401073050000EF0000059300000513FF5FF06F0047071300072023),
    .INIT_07(256'h341410730024041334102473020446633420247334041073FFDFF06F10500073),
    .INIT_08(256'h3400247334141073002404133410247300040863FFD404130034741334A02473),
    .INIT_09(256'hFFFFD7B70007A023800007B70004A223800004B702912A23FC01011330200073),
    .INIT_0A(256'h01712E23036120230351222303412423033126230321282302812C2302112E23),
    .INIT_0B(256'h00D79713E0802783305790739F87879301B1262301A1282301912A2301812C23),
    .INIT_0C(256'hFFFFF7B706075C6300279713E080278380F02023101007938000202300075863),
    .INIT_0D(256'hF0078793F007A423F0E7A02320570713F007A62300006737F007A423F007A023),
    .INIT_0E(256'h00E7A02300D76733002006B70007A703FE06CCE3001716930007A7030007A623),
    .INIT_0F(256'h00D7773343F68693FFFFE6B70007A70300E7A02300D76733008006B70007A703),
    .INIT_10(256'h001007930007586301079713E080278300E7A02300D7673360068693000016B7),
    .INIT_11(256'h00000793FFFF763700009737E00026835007A023FFFFF7B7C0002623C0F02423),
    .INIT_12(256'h000106B7FFF787931EF66A633FE00613000007131ED76A63A00606135FF70713),
    .INIT_13(256'hFFFFF7370017E79300E7E7B300D7F7B30187771300371713FC06869300679793),
    .INIT_14(256'hE00027034007A2234007A023FFFFF7B70207586300F79713E080278350F72023),
    .INIT_15(256'hFFFFD5373007A0730080079330479073080007934007A62340E7A42300275713),
    .INIT_16(256'hE0002503670000EFDB450513FFFFD537608000EFF1302573684000EFD7C50513),
    .INIT_17(256'hDC450513FFFFD5375E0000EF3010257365C000EFDBC50513FFFFD5375F4000EF),
    .INIT_18(256'h00100413E0802503634000EFDCC50513FFFFD5375CC000EFFC002573648000EF),
    .INIT_19(256'hFFC5751300A41533E0404503618000EFDD450513FFFFD5375B0000EFFFFFD9B7),
    .INIT_1A(256'h578000EFFFC5751300F41533E05047835FC000EFDDC50513FFFFD537594000EF),
    .INIT_1B(256'h5CC000EFDE450513FFFFD53704075C6300F79713E08027835E4000EFD7898513),
    .INIT_1C(256'h00B404330089343300A4093300341413500A0A13FFFFFA37E00024032A8000EF),
    .INIT_1D(256'h004A2783FFFFD5370A075A6300F79713000A27830C07506300E79713E0802783),
    .INIT_1E(256'h50090913570000EFFFFFDA37FFFFF937E1CA8513FFFFDAB7584000EFE1050513),
    .INIT_1F(256'h00F7971300092783554000EFE9C78513FFFFD7B7F48A0A1301300C1303F00B93),
    .INIT_20(256'h1F740A63530000EFD78985134A8000EF000405130FF4741300492403FE075CE3),
    .INIT_21(256'h00C686B3000780670004278301440433002414131E8C6A630FF47413F9B40413),
    .INIT_22(256'hDF9FF06F001707130037D79300069863FFD6F693FFE70693E05FF06F00178793),
    .INIT_23(256'h6F4000EF00100513F32566E300B41463F285EAE31C0000EFFF5FF06F0017D793),
    .INIT_24(256'h4AC000EFE1CA851300028067FFFFC2B7039000EF000005134C4000EFD7898513),
    .INIT_25(256'hEA450513FFFFD537000418630044A403F41FF06F6C8000EF00000513F4DFF06F),
    .INIT_26(256'hEC850513FFFFD537400000EF0004051347C000EFEC050513FFFFD537FDDFF06F),
    .INIT_27(256'h50078793FFFFF7B7454000EFEE050513FFFFD5373EC000EF00400537468000EF),
    .INIT_28(256'h079007933A0000EF000C85130FFCFC930047AC83FE06DCE300F716930007A703),
    .INIT_29(256'h40C000EFEEC50513FFFFD537470000EF00300513000506632AC000EFECFC96E3),
    .INIT_2A(256'h0FC000EF0D800513158000EF22C000EFFFF00D1300010DB700400CB701045B13),
    .INIT_2B(256'h01BC8CB3FFFB0B13FE051CE300157513230000EF0DC000EF10C000EF000C8513),
    .INIT_2C(256'h01BC85330007A583000C879300CD8D9300000C9300000D1300400DB7FDAB18E3),
    .INIT_2D(256'h268000EF00400537AFE585934788D5B7FE8CE4E327C000EF00BD0D33004C8C93),
    .INIT_2E(256'h248000EF41A005B30085051300400537258000EF004505130004059300400537),
    .INIT_2F(256'hFFFFD537E80798E30044A783EB9FF06F00100513EB5FF06FD6050513FFFFD537),
    .INIT_30(256'hFFFFD537E85FF06FF0C50513FFFFD537E81FF06F00100513E99FF06FEFC50513),
    .INIT_31(256'hFEE59AE30047A7030007A5030047A58340078793FFFFF7B7E79FF06FF3C50513),
    .INIT_32(256'h8000278380A022230000806700F72023FBF7F793000727838000071300008067),
    .INIT_33(256'h010555130005041300812423FF010113000080670FF5751380402503FE07CEE3),
    .INIT_34(256'h008124030FF47513FC5FF0EF0FF5751300845513FD1FF0EF001126230FF57513),
    .INIT_35(256'h00F720230407E793F877F7930007278380000713FB1FF06F0101011300C12083),
    .INIT_36(256'h01512A2301412C2301312E2302912223FFFFF93703212023FD01011300008067),
    .INIT_37(256'h04099A6300400A93500909130000049300058A13000509930281242302112623),
    .INIT_38(256'h00878023009787B300C107930FF4741300492403FE075CE300F7971300092783),
    .INIT_39(256'h01C12983020129030241248300C125030281240302C12083FD549CE300148493),
    .INIT_3A(256'hEFDFF0EF009A043300300513F5DFF0EF000080670301011301412A8301812A03),
    .INIT_3B(256'hFF010113F9DFF06FED1FF0EF00050413EEDFF0EF00000513F0DFF0EF00040513),
    .INIT_3C(256'hFE010113EADFF06F0101011300C12083ECDFF0EF00600513F29FF0EF00112623),
    .INIT_3D(256'hE89FF0EF00A12623EA5FF0EF00000513EADFF0EF00500513F09FF0EF00112E23),
    .INIT_3E(256'h0AB00513ED5FF0EF00112623FF010113000080670201011300C1250301C12083),
    .INIT_3F(256'hEB1FF0EF02078063FFF0051300257793FB1FF0EFF95FF0EFE61FF0EFE79FF0EF),
    .INIT_40(256'h0101011300C1208341F5551301E51513F91FF0EFE3DFF0EFE55FF0EF00400513),
    .INIT_41(256'h01412C23032120230211262301312E230291222302812423FD01011300008067),
    .INIT_42(256'hF21FF0EF0007CA03008787B300C10793004009930000041300B1262300050493),
    .INIT_43(256'hDDDFF0EF000A0513DFDFF0EF0009051300848933DF1FF0EF00200513E4DFF0EF),
    .INIT_44(256'h0281240302C12083FB341EE300140413FE051CE300157513F19FF0EFDC5FF0EF),
    .INIT_45(256'h50078793FFFFF7B7000080670301011301812A0301C129830201290302412483),
    .INIT_46(256'h0005091301212823FE0101130000806700A7A223FE06CCE300A716930007A703),
    .INIT_47(256'hFFFFD4B707800513FC5FF0EF0131262300912A2300812C2300112E2303000513),
    .INIT_48(256'h0007C50300F487B300F7F793008957B3FFC00993F984849301C00413FB9FF0EF),
    .INIT_49(256'h00C1298301012903014124830181240301C12083FF3414E3F95FF0EFFFC40413),
    .INIT_4A(256'h0005041300912223001126230121202300812423FF0101130000806702010113),
    .INIT_4B(256'h00012903004124830081240300C1208300049E63001404130004448300A00913),
    .INIT_4C(256'hFC9FF06FF21FF0EF00048513F29FF0EF00D00513012496630000806701010113),
    .INIT_4D(256'h00241793F91FF0EF00112623D1850513FFFFD5370005041300812423FF010113),
    .INIT_4E(256'hE08027833007B07300800793F79FF0EF00F50533FA850513008787B3FFFFD537),
    .INIT_4F(256'h04112623FB0101130000006FC0002623C0F02423001007930007586301079713),
    .INIT_50(256'h02C1262302B1282302A12A2302912C2302812E23047120230461222304512423),
    .INIT_51(256'h01E1262301D1282301C12A2301112C2301012E2302F1202302E1222302D12423),
    .INIT_52(256'h0007586301079713E08027830AF4946300778793800007B7342024F301F12423),
    .INIT_53(256'hE0002783BB1FF0EF02075A6300F79713E0802783C0F024230017C793C0802783),
    .INIT_54(256'h40F7262300B787B340D7242300F537B300A785330027D793FFF00693FFFFF737),
    .INIT_55(256'h0381248304012383044123030481228304C1208303C124030000001340A72423),
    .INIT_56(256'h0181288301C1280302012783024127030281268302C126030301258303412503),
    .INIT_57(256'h00F49C6300700793302000730501011300812F8300C12F0301012E8301412E03),
    .INIT_58(256'h00E79713E080278334102473E91FF0EF00100513000786630007A783800007B7),
    .INIT_59(256'hD7DFF0EF02000513DA1FF0EF00048513E1DFF0EFD2050513FFFFD53704075263),
    .INIT_5A(256'hD7850513FFFFD537D81FF0EF34302573D6DFF0EF02000513D91FF0EF00040513),
    .INIT_5B(256'h80000B370010079301612823FD010113F3DFF06F3414107300440413DE9FF0EF),
    .INIT_5C(256'h0171262301512A2301412C2301312E2303212023029122230211262302812423),
    .INIT_5D(256'h00040513004005B7D95FF0EFD2C50513FFFFD537020518630005041300FB2023),
    .INIT_5E(256'hD4C50513FFFFD5370340006F0000051304F50663AFE787934788D7B7B05FF0EF),
    .INIT_5F(256'h00D79713E0802783D55FF0EFD5850513FFFFD537CEDFF0EF00400537D69FF0EF),
    .INIT_60(256'h00458593004005B7FF1FF06FFA0504E3BC5FF0EFD99FF0EF0030051300074663),
    .INIT_61(256'h00400AB7A8DFF0EF000405130085859300050993004005B7AA1FF0EF00040513),
    .INIT_62(256'h014484B305791A63015905B300CA8A930000049300000913FFC9FB9300050A13),
    .INIT_63(256'h800007B70281240302C12083CD9FF0EFD6050513FFFFD537FA0492E300200513),
    .INIT_64(256'h01012B0301412A8301812A0301C129830201290302412483000B20230137A223),
    .INIT_65(256'h0049091300A484B300A92023A15FF0EF00040513000080670301011300C12B83),
    .INIT_66(256'h00050463000004133007B073008007930081242300112623FF010113F95FF06F),
    .INIT_67(256'hD7450513FFFFD537BE1FF0EF00040513C5DFF0EFD6450513FFFFD537E0400437),
    .INIT_68(256'h00005F5252450A07000400E7FE074EE30007A70350078793FFFFF7B7C49FF0EF),
    .INIT_69(256'h6578655F323376726F656E20676E697469617741000000204358455F5252450A),
    .INIT_6A(256'h0000000A2E2E2E290000402820676E6964616F4C00000000202E2E2E6E69622E),
    .INIT_6B(256'h3C0A0A0A0000000A0A2E2E2E000000206D6F726620676E69746F6F4200004B4F),
    .INIT_6C(256'h4F203A56444C420A0A3E3E20726564616F6C746F6F4220323356524F454E203C),
    .INIT_6D(256'h53494D0A0020203A4B4C430A00000020203A5657480A33323032203133207463),
    .INIT_6E(256'h454D440A00203A4D454D490A0020203A434F530A00203A415349580A00203A41),
    .INIT_6F(256'h6B20796E61207373657250202E7338206E6920746F6F626F7475410A00203A4D),
    .INIT_70(256'h6961764100000A0A2E646574726F62410000000A2E74726F6261206F74207965),
    .INIT_71(256'h74726174736552203A72200A706C6548203A68200A3A73444D4320656C62616C),
    .INIT_72(256'h200A6873616C66206F742065726F7453203A73200A64616F6C7055203A75200A),
    .INIT_73(256'h6D6F726620746F6F42203A78200A6873616C66206D6F72662064616F4C203A6C),
    .INIT_74(256'h444D430A0000000065747563657845203A65200A2950495828206873616C6620),
    .INIT_75(256'h000000002E656C62616C6961766120656C6261747563657865206F4E00203E3A),
    .INIT_76(256'h00002040206873616C6620495053206F74207365747962200000206574697257),
    .INIT_77(256'h65206F4E000000202E2E2E676E696873616C460A0000000020296E2F7928203F),
    .INIT_78(256'h670A676E69746C6F4E206E61687065745320796200002E656C62617475636578),
    .INIT_79(256'h61766E4900323376726F656E2F676E69746C6F6E74732F6D6F632E6275687469),
    .INIT_7A(256'hFFFFC61CFFFFC61CFFFFC498FFFFC61CFFFFC61CFFFFC5F400444D432064696C),
    .INIT_7B(256'hFFFFC490FFFFC61CFFFFC61CFFFFC61CFFFFC61CFFFFC61CFFFFC5ECFFFFC61C),
    .INIT_7C(256'h3736353433323130FFFFC608FFFFC61CFFFFC61CFFFFC4A4FFFFC61CFFFFC4B0),
    .INIT_7D(256'h000000000048534C4600534B484300455A495300004558456665646362613938),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    rdata_reg
       (.ADDRARDADDR({1'b1,\bus_req_i[addr] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_rdata_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_rdata_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(m_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_rdata_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_rdata_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_rdata_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_rdata_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_rdata_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_rdata_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_rdata_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_rdata_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_rdata_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE rden_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\boot_req[stb] ),
        .Q(\boot_rsp[ack] ),
        .R(rden_reg_0));
endmodule

(* ORIG_REF_NAME = "neorv32_bus_gateway" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_bus_gateway
   (\main_rsp_o[err] ,
    \keeper_reg[err]_0 ,
    \keeper_reg[busy]_0 ,
    \main_rsp[data] ,
    \ctrl_reg[rdat][7] ,
    rden_reg,
    \ctrl_reg[rdat][23] ,
    rden_reg_0,
    p_0_in1_in,
    m_axi_aclk,
    rstn_sys,
    \bus_req_i[src] ,
    \xbus_rsp[err] ,
    rdata,
    rden,
    rden_0,
    rdata_1,
    \boot_rsp[ack] ,
    DOADO,
    Q,
    \fifo_memory.fifo[data][1][0]_i_2_0 ,
    \iodev_rsp[4][data] ,
    \fifo_memory.fifo[data][1][15]_i_3__0_0 ,
    \iodev_rsp[9][data] ,
    \fifo_memory.fifo[data][1][1]_i_2_0 ,
    \fifo_memory.fifo[data][1][2]_i_2_0 ,
    \iodev_rsp[2][data] ,
    \iodev_rsp[7][data] ,
    \fifo_memory.fifo[data][1][3]_i_2_0 ,
    \fifo_memory.fifo[data][1][4]_i_2_0 ,
    \iodev_rsp[5][data] ,
    \fifo_memory.fifo[data][1][5]_i_2_0 ,
    \fifo_memory.fifo[data][1][6]_i_2_0 ,
    \io_rsp[data] ,
    \fifo_memory.fifo[data][1][8]_i_2_0 ,
    \iodev_rsp[1][data] ,
    \fifo_memory.fifo[data][1][10]_i_2_0 ,
    \iodev_rsp[6][data] ,
    \fifo_memory.fifo[data][1][11]_i_2_0 ,
    \iodev_rsp[10][data] ,
    \fifo_memory.fifo[data][1][5]_i_2__0_0 ,
    \fifo_memory.fifo[data][1][14]_i_2__0_0 ,
    \fifo_memory.fifo[data][1][15]_i_3__0_1 ,
    \core_req[stb] ,
    \keeper_reg[busy]_1 );
  output \main_rsp_o[err] ;
  output \keeper_reg[err]_0 ;
  output \keeper_reg[busy]_0 ;
  output [31:0]\main_rsp[data] ;
  output \ctrl_reg[rdat][7] ;
  output rden_reg;
  output \ctrl_reg[rdat][23] ;
  output rden_reg_0;
  input p_0_in1_in;
  input m_axi_aclk;
  input rstn_sys;
  input \bus_req_i[src] ;
  input \xbus_rsp[err] ;
  input [31:0]rdata;
  input rden;
  input rden_0;
  input [31:0]rdata_1;
  input \boot_rsp[ack] ;
  input [31:0]DOADO;
  input [31:0]Q;
  input \fifo_memory.fifo[data][1][0]_i_2_0 ;
  input [9:0]\iodev_rsp[4][data] ;
  input [14:0]\fifo_memory.fifo[data][1][15]_i_3__0_0 ;
  input [11:0]\iodev_rsp[9][data] ;
  input \fifo_memory.fifo[data][1][1]_i_2_0 ;
  input \fifo_memory.fifo[data][1][2]_i_2_0 ;
  input [10:0]\iodev_rsp[2][data] ;
  input [6:0]\iodev_rsp[7][data] ;
  input \fifo_memory.fifo[data][1][3]_i_2_0 ;
  input \fifo_memory.fifo[data][1][4]_i_2_0 ;
  input [2:0]\iodev_rsp[5][data] ;
  input \fifo_memory.fifo[data][1][5]_i_2_0 ;
  input \fifo_memory.fifo[data][1][6]_i_2_0 ;
  input [12:0]\io_rsp[data] ;
  input \fifo_memory.fifo[data][1][8]_i_2_0 ;
  input [0:0]\iodev_rsp[1][data] ;
  input \fifo_memory.fifo[data][1][10]_i_2_0 ;
  input [3:0]\iodev_rsp[6][data] ;
  input \fifo_memory.fifo[data][1][11]_i_2_0 ;
  input [3:0]\iodev_rsp[10][data] ;
  input \fifo_memory.fifo[data][1][5]_i_2__0_0 ;
  input \fifo_memory.fifo[data][1][14]_i_2__0_0 ;
  input \fifo_memory.fifo[data][1][15]_i_3__0_1 ;
  input \core_req[stb] ;
  input \keeper_reg[busy]_1 ;

  wire [31:0]DOADO;
  wire [31:0]Q;
  wire \boot_rsp[ack] ;
  wire \bus_req_i[src] ;
  wire \core_req[stb] ;
  wire \ctrl_reg[rdat][23] ;
  wire \ctrl_reg[rdat][7] ;
  wire \fifo_memory.fifo[data][1][0]_i_2_0 ;
  wire \fifo_memory.fifo[data][1][0]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][0]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][0]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][10]_i_2_0 ;
  wire \fifo_memory.fifo[data][1][10]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][10]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][10]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][11]_i_2_0 ;
  wire \fifo_memory.fifo[data][1][11]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][11]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][11]_i_3__0_n_0 ;
  wire \fifo_memory.fifo[data][1][11]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][12]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][12]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][12]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][13]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][13]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][13]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][14]_i_2__0_0 ;
  wire \fifo_memory.fifo[data][1][14]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][14]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][14]_i_3__0_n_0 ;
  wire \fifo_memory.fifo[data][1][14]_i_3_n_0 ;
  wire [14:0]\fifo_memory.fifo[data][1][15]_i_3__0_0 ;
  wire \fifo_memory.fifo[data][1][15]_i_3__0_1 ;
  wire \fifo_memory.fifo[data][1][15]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][15]_i_4_n_0 ;
  wire \fifo_memory.fifo[data][1][1]_i_2_0 ;
  wire \fifo_memory.fifo[data][1][1]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][1]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][1]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][2]_i_2_0 ;
  wire \fifo_memory.fifo[data][1][2]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][2]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][2]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][3]_i_2_0 ;
  wire \fifo_memory.fifo[data][1][3]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][3]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][3]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][4]_i_2_0 ;
  wire \fifo_memory.fifo[data][1][4]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][4]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][4]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][5]_i_2_0 ;
  wire \fifo_memory.fifo[data][1][5]_i_2__0_0 ;
  wire \fifo_memory.fifo[data][1][5]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][5]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][5]_i_3__0_n_0 ;
  wire \fifo_memory.fifo[data][1][5]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][6]_i_2_0 ;
  wire \fifo_memory.fifo[data][1][6]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][6]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][6]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][8]_i_2_0 ;
  wire \fifo_memory.fifo[data][1][8]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][8]_i_2_n_0 ;
  wire \fifo_memory.fifo[data][1][8]_i_3__0_n_0 ;
  wire \fifo_memory.fifo[data][1][8]_i_3_n_0 ;
  wire \fifo_memory.fifo[data][1][9]_i_2__0_n_0 ;
  wire \fifo_memory.fifo[data][1][9]_i_2_n_0 ;
  wire [12:0]\io_rsp[data] ;
  wire [3:0]\iodev_rsp[10][data] ;
  wire [0:0]\iodev_rsp[1][data] ;
  wire [10:0]\iodev_rsp[2][data] ;
  wire [9:0]\iodev_rsp[4][data] ;
  wire [2:0]\iodev_rsp[5][data] ;
  wire [3:0]\iodev_rsp[6][data] ;
  wire [6:0]\iodev_rsp[7][data] ;
  wire [11:0]\iodev_rsp[9][data] ;
  wire \keeper[busy]_i_1_n_0 ;
  wire \keeper[busy]_i_3_n_0 ;
  wire \keeper[cnt][0]_i_1_n_0 ;
  wire \keeper[err] ;
  wire \keeper[err]_i_2_n_0 ;
  wire \keeper_reg[busy]_0 ;
  wire \keeper_reg[busy]_1 ;
  wire [4:0]\keeper_reg[cnt] ;
  wire \keeper_reg[err]_0 ;
  wire \keeper_reg[halt_n_0_] ;
  wire m_axi_aclk;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp_o[err] ;
  wire [4:1]p_0_in;
  wire p_0_in1_in;
  wire [31:0]rdata;
  wire [31:0]rdata_1;
  wire rden;
  wire rden_0;
  wire rden_reg;
  wire rden_reg_0;
  wire rstn_sys;
  wire \xbus_rsp[err] ;

  LUT2 #(
    .INIT(4'h2)) 
    arbiter_err_i_1
       (.I0(\main_rsp_o[err] ),
        .I1(\bus_req_i[src] ),
        .O(\keeper_reg[err]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][0]_i_1 
       (.I0(rdata[0]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][0]_i_2_n_0 ),
        .O(\main_rsp[data] [0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][0]_i_1__0 
       (.I0(rdata[16]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][0]_i_2__0_n_0 ),
        .O(\main_rsp[data] [16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][0]_i_2 
       (.I0(\fifo_memory.fifo[data][1][0]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[0]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[0]),
        .O(\fifo_memory.fifo[data][1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][0]_i_2__0 
       (.I0(\io_rsp[data] [4]),
        .I1(Q[16]),
        .I2(rden_0),
        .I3(rdata_1[16]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[16]),
        .O(\fifo_memory.fifo[data][1][0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_memory.fifo[data][1][0]_i_3 
       (.I0(Q[0]),
        .I1(\fifo_memory.fifo[data][1][0]_i_2_0 ),
        .I2(\iodev_rsp[4][data] [0]),
        .I3(\fifo_memory.fifo[data][1][15]_i_3__0_0 [0]),
        .I4(\iodev_rsp[9][data] [0]),
        .O(\fifo_memory.fifo[data][1][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][10]_i_1 
       (.I0(rdata[10]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][10]_i_2_n_0 ),
        .O(\main_rsp[data] [10]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][10]_i_1__0 
       (.I0(rdata[26]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][10]_i_2__0_n_0 ),
        .O(\main_rsp[data] [26]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][10]_i_2 
       (.I0(\fifo_memory.fifo[data][1][10]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[10]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[10]),
        .O(\fifo_memory.fifo[data][1][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][10]_i_2__0 
       (.I0(\io_rsp[data] [12]),
        .I1(Q[26]),
        .I2(rden_0),
        .I3(rdata_1[26]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[26]),
        .O(\fifo_memory.fifo[data][1][10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][10]_i_3 
       (.I0(Q[10]),
        .I1(\fifo_memory.fifo[data][1][10]_i_2_0 ),
        .I2(\iodev_rsp[9][data] [5]),
        .I3(\iodev_rsp[7][data] [4]),
        .I4(\iodev_rsp[6][data] [0]),
        .I5(\iodev_rsp[1][data] ),
        .O(\fifo_memory.fifo[data][1][10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][11]_i_1 
       (.I0(rdata[11]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][11]_i_2_n_0 ),
        .O(\main_rsp[data] [11]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][11]_i_1__0 
       (.I0(rdata[27]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][11]_i_2__0_n_0 ),
        .O(\main_rsp[data] [27]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][11]_i_2 
       (.I0(\fifo_memory.fifo[data][1][11]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[11]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[11]),
        .O(\fifo_memory.fifo[data][1][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][11]_i_2__0 
       (.I0(\fifo_memory.fifo[data][1][11]_i_3__0_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[27]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[27]),
        .O(\fifo_memory.fifo[data][1][11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][11]_i_3 
       (.I0(Q[11]),
        .I1(\fifo_memory.fifo[data][1][11]_i_2_0 ),
        .I2(\iodev_rsp[9][data] [6]),
        .I3(\iodev_rsp[7][data] [5]),
        .I4(\iodev_rsp[6][data] [1]),
        .I5(\iodev_rsp[1][data] ),
        .O(\fifo_memory.fifo[data][1][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_memory.fifo[data][1][11]_i_3__0 
       (.I0(Q[27]),
        .I1(\iodev_rsp[4][data] [7]),
        .I2(\iodev_rsp[5][data] [1]),
        .I3(\iodev_rsp[2][data] [7]),
        .I4(\fifo_memory.fifo[data][1][15]_i_3__0_0 [10]),
        .O(\fifo_memory.fifo[data][1][11]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][12]_i_1 
       (.I0(rdata[12]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][12]_i_2_n_0 ),
        .O(\main_rsp[data] [12]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][12]_i_1__0 
       (.I0(rdata[28]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][12]_i_2__0_n_0 ),
        .O(\main_rsp[data] [28]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][12]_i_2 
       (.I0(\io_rsp[data] [2]),
        .I1(Q[12]),
        .I2(rden_0),
        .I3(rdata_1[12]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[12]),
        .O(\fifo_memory.fifo[data][1][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][12]_i_2__0 
       (.I0(\fifo_memory.fifo[data][1][12]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[28]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[28]),
        .O(\fifo_memory.fifo[data][1][12]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_memory.fifo[data][1][12]_i_3 
       (.I0(Q[28]),
        .I1(\iodev_rsp[2][data] [8]),
        .I2(\iodev_rsp[4][data] [8]),
        .I3(\fifo_memory.fifo[data][1][15]_i_3__0_0 [11]),
        .O(\fifo_memory.fifo[data][1][12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][13]_i_1 
       (.I0(rdata[13]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][13]_i_2_n_0 ),
        .O(\main_rsp[data] [13]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][13]_i_1__0 
       (.I0(rdata[29]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][13]_i_2__0_n_0 ),
        .O(\main_rsp[data] [29]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][13]_i_2 
       (.I0(\io_rsp[data] [3]),
        .I1(Q[13]),
        .I2(rden_0),
        .I3(rdata_1[13]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[13]),
        .O(\fifo_memory.fifo[data][1][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][13]_i_2__0 
       (.I0(\fifo_memory.fifo[data][1][13]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[29]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[29]),
        .O(\fifo_memory.fifo[data][1][13]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_memory.fifo[data][1][13]_i_3 
       (.I0(Q[29]),
        .I1(\iodev_rsp[4][data] [9]),
        .I2(\iodev_rsp[6][data] [2]),
        .I3(\iodev_rsp[2][data] [9]),
        .I4(\fifo_memory.fifo[data][1][15]_i_3__0_0 [12]),
        .O(\fifo_memory.fifo[data][1][13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][14]_i_1 
       (.I0(rdata[14]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][14]_i_2_n_0 ),
        .O(\main_rsp[data] [14]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][14]_i_1__0 
       (.I0(rdata[30]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][14]_i_2__0_n_0 ),
        .O(\main_rsp[data] [30]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][14]_i_2 
       (.I0(\fifo_memory.fifo[data][1][14]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[14]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[14]),
        .O(\fifo_memory.fifo[data][1][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][14]_i_2__0 
       (.I0(\fifo_memory.fifo[data][1][14]_i_3__0_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[30]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[30]),
        .O(\fifo_memory.fifo[data][1][14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][14]_i_3 
       (.I0(Q[14]),
        .I1(\iodev_rsp[9][data] [7]),
        .I2(\fifo_memory.fifo[data][1][15]_i_3__0_0 [6]),
        .I3(\iodev_rsp[10][data] [0]),
        .I4(\iodev_rsp[2][data] [4]),
        .I5(\iodev_rsp[4][data] [4]),
        .O(\fifo_memory.fifo[data][1][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_memory.fifo[data][1][14]_i_3__0 
       (.I0(Q[30]),
        .I1(\fifo_memory.fifo[data][1][14]_i_2__0_0 ),
        .I2(\iodev_rsp[10][data] [3]),
        .I3(\fifo_memory.fifo[data][1][15]_i_3__0_0 [13]),
        .I4(\iodev_rsp[6][data] [3]),
        .O(\fifo_memory.fifo[data][1][14]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][15]_i_1 
       (.I0(rdata[15]),
        .I1(rden),
        .I2(rden_reg),
        .O(\main_rsp[data] [15]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][15]_i_2 
       (.I0(\fifo_memory.fifo[data][1][15]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[15]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[15]),
        .O(rden_reg));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][15]_i_2__0 
       (.I0(rdata[31]),
        .I1(rden),
        .I2(rden_reg_0),
        .O(\main_rsp[data] [31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][15]_i_3 
       (.I0(Q[15]),
        .I1(\iodev_rsp[9][data] [8]),
        .I2(\fifo_memory.fifo[data][1][15]_i_3__0_0 [7]),
        .I3(\iodev_rsp[10][data] [1]),
        .I4(\iodev_rsp[2][data] [5]),
        .I5(\iodev_rsp[4][data] [5]),
        .O(\fifo_memory.fifo[data][1][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][15]_i_3__0 
       (.I0(\fifo_memory.fifo[data][1][15]_i_4_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[31]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[31]),
        .O(rden_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][15]_i_4 
       (.I0(Q[31]),
        .I1(\fifo_memory.fifo[data][1][15]_i_3__0_1 ),
        .I2(\fifo_memory.fifo[data][1][15]_i_3__0_0 [14]),
        .I3(\iodev_rsp[9][data] [11]),
        .I4(\iodev_rsp[5][data] [2]),
        .I5(\iodev_rsp[2][data] [10]),
        .O(\fifo_memory.fifo[data][1][15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][1]_i_1 
       (.I0(rdata[1]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][1]_i_2_n_0 ),
        .O(\main_rsp[data] [1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][1]_i_1__0 
       (.I0(rdata[17]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][1]_i_2__0_n_0 ),
        .O(\main_rsp[data] [17]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][1]_i_2 
       (.I0(\fifo_memory.fifo[data][1][1]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[1]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[1]),
        .O(\fifo_memory.fifo[data][1][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][1]_i_2__0 
       (.I0(\io_rsp[data] [5]),
        .I1(Q[17]),
        .I2(rden_0),
        .I3(rdata_1[17]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[17]),
        .O(\fifo_memory.fifo[data][1][1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_memory.fifo[data][1][1]_i_3 
       (.I0(Q[1]),
        .I1(\fifo_memory.fifo[data][1][1]_i_2_0 ),
        .I2(\iodev_rsp[4][data] [1]),
        .I3(\fifo_memory.fifo[data][1][15]_i_3__0_0 [1]),
        .I4(\iodev_rsp[9][data] [1]),
        .O(\fifo_memory.fifo[data][1][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][2]_i_1 
       (.I0(rdata[2]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][2]_i_2_n_0 ),
        .O(\main_rsp[data] [2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][2]_i_1__0 
       (.I0(rdata[18]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][2]_i_2__0_n_0 ),
        .O(\main_rsp[data] [18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][2]_i_2 
       (.I0(\fifo_memory.fifo[data][1][2]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[2]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[2]),
        .O(\fifo_memory.fifo[data][1][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][2]_i_2__0 
       (.I0(\io_rsp[data] [6]),
        .I1(Q[18]),
        .I2(rden_0),
        .I3(rdata_1[18]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[18]),
        .O(\fifo_memory.fifo[data][1][2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_memory.fifo[data][1][2]_i_3 
       (.I0(Q[2]),
        .I1(\fifo_memory.fifo[data][1][2]_i_2_0 ),
        .I2(\iodev_rsp[2][data] [0]),
        .I3(\iodev_rsp[9][data] [2]),
        .I4(\iodev_rsp[7][data] [0]),
        .O(\fifo_memory.fifo[data][1][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][3]_i_1 
       (.I0(rdata[3]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][3]_i_2_n_0 ),
        .O(\main_rsp[data] [3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][3]_i_1__0 
       (.I0(rdata[19]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][3]_i_2__0_n_0 ),
        .O(\main_rsp[data] [19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][3]_i_2 
       (.I0(\fifo_memory.fifo[data][1][3]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[3]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[3]),
        .O(\fifo_memory.fifo[data][1][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][3]_i_2__0 
       (.I0(\io_rsp[data] [7]),
        .I1(Q[19]),
        .I2(rden_0),
        .I3(rdata_1[19]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[19]),
        .O(\fifo_memory.fifo[data][1][3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_memory.fifo[data][1][3]_i_3 
       (.I0(Q[3]),
        .I1(\fifo_memory.fifo[data][1][3]_i_2_0 ),
        .I2(\iodev_rsp[2][data] [1]),
        .I3(\iodev_rsp[9][data] [3]),
        .I4(\iodev_rsp[7][data] [1]),
        .O(\fifo_memory.fifo[data][1][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][4]_i_1 
       (.I0(rdata[4]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][4]_i_2_n_0 ),
        .O(\main_rsp[data] [4]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][4]_i_1__0 
       (.I0(rdata[20]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][4]_i_2__0_n_0 ),
        .O(\main_rsp[data] [20]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][4]_i_2 
       (.I0(\fifo_memory.fifo[data][1][4]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[4]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[4]),
        .O(\fifo_memory.fifo[data][1][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][4]_i_2__0 
       (.I0(\io_rsp[data] [8]),
        .I1(Q[20]),
        .I2(rden_0),
        .I3(rdata_1[20]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[20]),
        .O(\fifo_memory.fifo[data][1][4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][4]_i_3 
       (.I0(Q[4]),
        .I1(\fifo_memory.fifo[data][1][4]_i_2_0 ),
        .I2(\fifo_memory.fifo[data][1][15]_i_3__0_0 [2]),
        .I3(\iodev_rsp[9][data] [4]),
        .I4(\iodev_rsp[5][data] [0]),
        .I5(\iodev_rsp[2][data] [2]),
        .O(\fifo_memory.fifo[data][1][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][5]_i_1 
       (.I0(rdata[5]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][5]_i_2_n_0 ),
        .O(\main_rsp[data] [5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][5]_i_1__0 
       (.I0(rdata[21]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][5]_i_2__0_n_0 ),
        .O(\main_rsp[data] [21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][5]_i_2 
       (.I0(\fifo_memory.fifo[data][1][5]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[5]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[5]),
        .O(\fifo_memory.fifo[data][1][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][5]_i_2__0 
       (.I0(\fifo_memory.fifo[data][1][5]_i_3__0_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[21]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[21]),
        .O(\fifo_memory.fifo[data][1][5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_memory.fifo[data][1][5]_i_3 
       (.I0(Q[5]),
        .I1(\fifo_memory.fifo[data][1][5]_i_2_0 ),
        .I2(\iodev_rsp[7][data] [2]),
        .I3(\iodev_rsp[2][data] [3]),
        .I4(\fifo_memory.fifo[data][1][15]_i_3__0_0 [3]),
        .O(\fifo_memory.fifo[data][1][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_memory.fifo[data][1][5]_i_3__0 
       (.I0(Q[21]),
        .I1(\fifo_memory.fifo[data][1][5]_i_2__0_0 ),
        .I2(\fifo_memory.fifo[data][1][15]_i_3__0_0 [8]),
        .I3(\iodev_rsp[9][data] [9]),
        .I4(\iodev_rsp[7][data] [6]),
        .O(\fifo_memory.fifo[data][1][5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][6]_i_1 
       (.I0(rdata[6]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][6]_i_2_n_0 ),
        .O(\main_rsp[data] [6]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][6]_i_1__0 
       (.I0(rdata[22]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][6]_i_2__0_n_0 ),
        .O(\main_rsp[data] [22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][6]_i_2 
       (.I0(\fifo_memory.fifo[data][1][6]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[6]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[6]),
        .O(\fifo_memory.fifo[data][1][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][6]_i_2__0 
       (.I0(\io_rsp[data] [9]),
        .I1(Q[22]),
        .I2(rden_0),
        .I3(rdata_1[22]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[22]),
        .O(\fifo_memory.fifo[data][1][6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_memory.fifo[data][1][6]_i_3 
       (.I0(Q[6]),
        .I1(\fifo_memory.fifo[data][1][6]_i_2_0 ),
        .I2(\iodev_rsp[7][data] [3]),
        .I3(\iodev_rsp[4][data] [2]),
        .I4(\fifo_memory.fifo[data][1][15]_i_3__0_0 [4]),
        .O(\fifo_memory.fifo[data][1][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][7]_i_1 
       (.I0(rdata[7]),
        .I1(rden),
        .I2(\ctrl_reg[rdat][7] ),
        .O(\main_rsp[data] [7]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][7]_i_1__0 
       (.I0(rdata[23]),
        .I1(rden),
        .I2(\ctrl_reg[rdat][23] ),
        .O(\main_rsp[data] [23]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][7]_i_2 
       (.I0(\io_rsp[data] [0]),
        .I1(Q[7]),
        .I2(rden_0),
        .I3(rdata_1[7]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[7]),
        .O(\ctrl_reg[rdat][7] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][7]_i_2__0 
       (.I0(\io_rsp[data] [10]),
        .I1(Q[23]),
        .I2(rden_0),
        .I3(rdata_1[23]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[23]),
        .O(\ctrl_reg[rdat][23] ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][8]_i_1 
       (.I0(rdata[8]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][8]_i_2_n_0 ),
        .O(\main_rsp[data] [8]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][8]_i_1__0 
       (.I0(rdata[24]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][8]_i_2__0_n_0 ),
        .O(\main_rsp[data] [24]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][8]_i_2 
       (.I0(\fifo_memory.fifo[data][1][8]_i_3_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[8]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[8]),
        .O(\fifo_memory.fifo[data][1][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fifo_memory.fifo[data][1][8]_i_2__0 
       (.I0(\fifo_memory.fifo[data][1][8]_i_3__0_n_0 ),
        .I1(rden_0),
        .I2(rdata_1[24]),
        .I3(\boot_rsp[ack] ),
        .I4(DOADO[24]),
        .O(\fifo_memory.fifo[data][1][8]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_memory.fifo[data][1][8]_i_3 
       (.I0(Q[8]),
        .I1(\fifo_memory.fifo[data][1][8]_i_2_0 ),
        .I2(\iodev_rsp[1][data] ),
        .I3(\iodev_rsp[4][data] [3]),
        .I4(\fifo_memory.fifo[data][1][15]_i_3__0_0 [5]),
        .O(\fifo_memory.fifo[data][1][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][8]_i_3__0 
       (.I0(Q[24]),
        .I1(\iodev_rsp[9][data] [10]),
        .I2(\fifo_memory.fifo[data][1][15]_i_3__0_0 [9]),
        .I3(\iodev_rsp[10][data] [2]),
        .I4(\iodev_rsp[2][data] [6]),
        .I5(\iodev_rsp[4][data] [6]),
        .O(\fifo_memory.fifo[data][1][8]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][9]_i_1 
       (.I0(rdata[9]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][9]_i_2_n_0 ),
        .O(\main_rsp[data] [9]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \fifo_memory.fifo[data][1][9]_i_1__0 
       (.I0(rdata[25]),
        .I1(rden),
        .I2(\fifo_memory.fifo[data][1][9]_i_2__0_n_0 ),
        .O(\main_rsp[data] [25]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][9]_i_2 
       (.I0(\io_rsp[data] [1]),
        .I1(Q[9]),
        .I2(rden_0),
        .I3(rdata_1[9]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[9]),
        .O(\fifo_memory.fifo[data][1][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \fifo_memory.fifo[data][1][9]_i_2__0 
       (.I0(\io_rsp[data] [11]),
        .I1(Q[25]),
        .I2(rden_0),
        .I3(rdata_1[25]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[25]),
        .O(\fifo_memory.fifo[data][1][9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h03A8)) 
    \keeper[busy]_i_1 
       (.I0(\core_req[stb] ),
        .I1(\keeper_reg[busy]_1 ),
        .I2(\keeper[busy]_i_3_n_0 ),
        .I3(\keeper_reg[busy]_0 ),
        .O(\keeper[busy]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hFF01)) 
    \keeper[busy]_i_3 
       (.I0(\keeper[err]_i_2_n_0 ),
        .I1(\keeper_reg[halt_n_0_] ),
        .I2(\keeper_reg[cnt] [4]),
        .I3(\xbus_rsp[err] ),
        .O(\keeper[busy]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \keeper[cnt][0]_i_1 
       (.I0(\keeper_reg[busy]_0 ),
        .I1(\keeper_reg[cnt] [0]),
        .O(\keeper[cnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \keeper[cnt][1]_i_1 
       (.I0(\keeper_reg[busy]_0 ),
        .I1(\keeper_reg[cnt] [1]),
        .I2(\keeper_reg[cnt] [0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hDDD7)) 
    \keeper[cnt][2]_i_1 
       (.I0(\keeper_reg[busy]_0 ),
        .I1(\keeper_reg[cnt] [2]),
        .I2(\keeper_reg[cnt] [0]),
        .I3(\keeper_reg[cnt] [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hDDDDDDD7)) 
    \keeper[cnt][3]_i_1 
       (.I0(\keeper_reg[busy]_0 ),
        .I1(\keeper_reg[cnt] [3]),
        .I2(\keeper_reg[cnt] [1]),
        .I3(\keeper_reg[cnt] [0]),
        .I4(\keeper_reg[cnt] [2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFFE000000010000)) 
    \keeper[cnt][4]_i_1 
       (.I0(\keeper_reg[cnt] [2]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[cnt] [1]),
        .I3(\keeper_reg[cnt] [3]),
        .I4(\keeper_reg[busy]_0 ),
        .I5(\keeper_reg[cnt] [4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hAAAB0000)) 
    \keeper[err]_i_1 
       (.I0(\xbus_rsp[err] ),
        .I1(\keeper_reg[cnt] [4]),
        .I2(\keeper_reg[halt_n_0_] ),
        .I3(\keeper[err]_i_2_n_0 ),
        .I4(\keeper_reg[busy]_0 ),
        .O(\keeper[err] ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \keeper[err]_i_2 
       (.I0(\keeper_reg[cnt] [2]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[cnt] [1]),
        .I3(\keeper_reg[cnt] [3]),
        .O(\keeper[err]_i_2_n_0 ));
  FDCE \keeper_reg[busy] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[busy]_i_1_n_0 ),
        .Q(\keeper_reg[busy]_0 ));
  FDCE \keeper_reg[cnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][0]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [0]));
  FDCE \keeper_reg[cnt][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\keeper_reg[cnt] [1]));
  FDCE \keeper_reg[cnt][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\keeper_reg[cnt] [2]));
  FDCE \keeper_reg[cnt][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\keeper_reg[cnt] [3]));
  FDCE \keeper_reg[cnt][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\keeper_reg[cnt] [4]));
  FDCE \keeper_reg[err] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[err] ),
        .Q(\main_rsp_o[err] ));
  FDCE \keeper_reg[halt] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in1_in),
        .Q(\keeper_reg[halt_n_0_] ));
endmodule

(* ORIG_REF_NAME = "neorv32_bus_io_switch" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_bus_io_switch
   (\bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][30] ,
    \io_rsp[data] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][6] ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][3] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][0] ,
    \io_rsp[ack] ,
    \iodev_rsp[6][data] ,
    \iodev_rsp[4][data] ,
    \iodev_rsp[10][data] ,
    \iodev_rsp[7][data] ,
    \iodev_rsp[5][data] ,
    \iodev_rsp[2][data] ,
    \iodev_rsp[9][data] ,
    \iodev_rsp[1][data] ,
    Q,
    \iodev_rsp[1][ack] ,
    \iodev_rsp[10][ack] ,
    \iodev_rsp[11][ack] ,
    \iodev_rsp[7][ack] ,
    \iodev_rsp[9][ack] ,
    \iodev_rsp[5][ack] ,
    \iodev_rsp[6][ack] ,
    \iodev_rsp[2][ack] ,
    \iodev_rsp[4][ack] );
  output \bus_rsp_o_reg[data][31] ;
  output \bus_rsp_o_reg[data][30] ;
  output [12:0]\io_rsp[data] ;
  output \bus_rsp_o_reg[data][21] ;
  output \bus_rsp_o_reg[data][11] ;
  output \bus_rsp_o_reg[data][10] ;
  output \bus_rsp_o_reg[data][8] ;
  output \bus_rsp_o_reg[data][6] ;
  output \bus_rsp_o_reg[data][5] ;
  output \bus_rsp_o_reg[data][4] ;
  output \bus_rsp_o_reg[data][3] ;
  output \bus_rsp_o_reg[data][2] ;
  output \bus_rsp_o_reg[data][1] ;
  output \bus_rsp_o_reg[data][0] ;
  output \io_rsp[ack] ;
  input [10:0]\iodev_rsp[6][data] ;
  input [19:0]\iodev_rsp[4][data] ;
  input [22:0]\iodev_rsp[10][data] ;
  input [13:0]\iodev_rsp[7][data] ;
  input [9:0]\iodev_rsp[5][data] ;
  input [14:0]\iodev_rsp[2][data] ;
  input [14:0]\iodev_rsp[9][data] ;
  input [1:0]\iodev_rsp[1][data] ;
  input [16:0]Q;
  input \iodev_rsp[1][ack] ;
  input \iodev_rsp[10][ack] ;
  input \iodev_rsp[11][ack] ;
  input \iodev_rsp[7][ack] ;
  input \iodev_rsp[9][ack] ;
  input \iodev_rsp[5][ack] ;
  input \iodev_rsp[6][ack] ;
  input \iodev_rsp[2][ack] ;
  input \iodev_rsp[4][ack] ;

  wire [16:0]Q;
  wire \arbiter[b_req]_i_4_n_0 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][3] ;
  wire \bus_rsp_o_reg[data][4] ;
  wire \bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][6] ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \fifo_memory.fifo[data][1][1]_i_4_n_0 ;
  wire \fifo_memory.fifo[data][1][2]_i_4_n_0 ;
  wire \fifo_memory.fifo[data][1][3]_i_4_n_0 ;
  wire \io_rsp[ack] ;
  wire [12:0]\io_rsp[data] ;
  wire \iodev_rsp[10][ack] ;
  wire [22:0]\iodev_rsp[10][data] ;
  wire \iodev_rsp[11][ack] ;
  wire \iodev_rsp[1][ack] ;
  wire [1:0]\iodev_rsp[1][data] ;
  wire \iodev_rsp[2][ack] ;
  wire [14:0]\iodev_rsp[2][data] ;
  wire \iodev_rsp[4][ack] ;
  wire [19:0]\iodev_rsp[4][data] ;
  wire \iodev_rsp[5][ack] ;
  wire [9:0]\iodev_rsp[5][data] ;
  wire \iodev_rsp[6][ack] ;
  wire [10:0]\iodev_rsp[6][data] ;
  wire \iodev_rsp[7][ack] ;
  wire [13:0]\iodev_rsp[7][data] ;
  wire \iodev_rsp[9][ack] ;
  wire [14:0]\iodev_rsp[9][data] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \arbiter[b_req]_i_3 
       (.I0(\iodev_rsp[1][ack] ),
        .I1(\arbiter[b_req]_i_4_n_0 ),
        .I2(\iodev_rsp[10][ack] ),
        .I3(\iodev_rsp[11][ack] ),
        .I4(\iodev_rsp[7][ack] ),
        .I5(\iodev_rsp[9][ack] ),
        .O(\io_rsp[ack] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \arbiter[b_req]_i_4 
       (.I0(\iodev_rsp[5][ack] ),
        .I1(\iodev_rsp[6][ack] ),
        .I2(\iodev_rsp[2][ack] ),
        .I3(\iodev_rsp[4][ack] ),
        .O(\arbiter[b_req]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][0]_i_3 
       (.I0(\iodev_rsp[1][data] [0]),
        .I1(\iodev_rsp[2][data] [6]),
        .I2(Q[8]),
        .I3(\iodev_rsp[4][data] [8]),
        .I4(\iodev_rsp[7][data] [8]),
        .I5(\fifo_memory.fifo[data][1][1]_i_4_n_0 ),
        .O(\io_rsp[data] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][0]_i_4 
       (.I0(\iodev_rsp[10][data] [0]),
        .I1(\iodev_rsp[5][data] [0]),
        .I2(\iodev_rsp[2][data] [0]),
        .I3(\iodev_rsp[1][data] [0]),
        .I4(\iodev_rsp[6][data] [0]),
        .I5(\iodev_rsp[7][data] [0]),
        .O(\bus_rsp_o_reg[data][0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][10]_i_3 
       (.I0(\iodev_rsp[9][data] [13]),
        .I1(\iodev_rsp[4][data] [17]),
        .I2(\iodev_rsp[1][data] [0]),
        .I3(\iodev_rsp[5][data] [8]),
        .I4(\iodev_rsp[10][data] [21]),
        .I5(Q[16]),
        .O(\io_rsp[data] [12]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_memory.fifo[data][1][10]_i_4 
       (.I0(\iodev_rsp[4][data] [4]),
        .I1(\iodev_rsp[2][data] [2]),
        .I2(Q[4]),
        .I3(\iodev_rsp[10][data] [10]),
        .O(\bus_rsp_o_reg[data][10] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_memory.fifo[data][1][11]_i_4 
       (.I0(\iodev_rsp[4][data] [5]),
        .I1(\iodev_rsp[2][data] [3]),
        .I2(Q[5]),
        .I3(\iodev_rsp[10][data] [11]),
        .O(\bus_rsp_o_reg[data][11] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][12]_i_3 
       (.I0(\iodev_rsp[10][data] [12]),
        .I1(\iodev_rsp[9][data] [5]),
        .I2(\iodev_rsp[2][data] [4]),
        .I3(Q[6]),
        .I4(\iodev_rsp[4][data] [6]),
        .I5(\iodev_rsp[7][data] [6]),
        .O(\io_rsp[data] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][13]_i_3 
       (.I0(\iodev_rsp[10][data] [13]),
        .I1(\iodev_rsp[9][data] [6]),
        .I2(\iodev_rsp[2][data] [5]),
        .I3(Q[7]),
        .I4(\iodev_rsp[4][data] [7]),
        .I5(\iodev_rsp[7][data] [7]),
        .O(\io_rsp[data] [3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_memory.fifo[data][1][14]_i_4 
       (.I0(\iodev_rsp[5][data] [9]),
        .I1(\iodev_rsp[2][data] [14]),
        .I2(\iodev_rsp[9][data] [14]),
        .I3(\iodev_rsp[4][data] [18]),
        .O(\bus_rsp_o_reg[data][30] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_memory.fifo[data][1][15]_i_5 
       (.I0(\iodev_rsp[6][data] [10]),
        .I1(\iodev_rsp[4][data] [19]),
        .I2(\iodev_rsp[10][data] [22]),
        .I3(\iodev_rsp[7][data] [13]),
        .O(\bus_rsp_o_reg[data][31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][1]_i_3 
       (.I0(\iodev_rsp[4][data] [9]),
        .I1(Q[9]),
        .I2(\iodev_rsp[2][data] [7]),
        .I3(\fifo_memory.fifo[data][1][1]_i_4_n_0 ),
        .I4(\iodev_rsp[1][data] [0]),
        .I5(\iodev_rsp[7][data] [9]),
        .O(\io_rsp[data] [5]));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_memory.fifo[data][1][1]_i_4 
       (.I0(\iodev_rsp[9][data] [7]),
        .I1(\iodev_rsp[10][data] [14]),
        .O(\fifo_memory.fifo[data][1][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][1]_i_4__0 
       (.I0(\iodev_rsp[10][data] [1]),
        .I1(\iodev_rsp[5][data] [1]),
        .I2(\iodev_rsp[2][data] [1]),
        .I3(\iodev_rsp[1][data] [1]),
        .I4(\iodev_rsp[6][data] [1]),
        .I5(\iodev_rsp[7][data] [1]),
        .O(\bus_rsp_o_reg[data][1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][2]_i_3 
       (.I0(\iodev_rsp[2][data] [8]),
        .I1(\iodev_rsp[4][data] [10]),
        .I2(\iodev_rsp[10][data] [15]),
        .I3(\iodev_rsp[9][data] [8]),
        .I4(Q[10]),
        .I5(\fifo_memory.fifo[data][1][2]_i_4_n_0 ),
        .O(\io_rsp[data] [6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_memory.fifo[data][1][2]_i_4 
       (.I0(\iodev_rsp[1][data] [0]),
        .I1(\iodev_rsp[7][data] [9]),
        .O(\fifo_memory.fifo[data][1][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][2]_i_4__0 
       (.I0(Q[0]),
        .I1(\iodev_rsp[5][data] [2]),
        .I2(\iodev_rsp[1][data] [1]),
        .I3(\iodev_rsp[10][data] [2]),
        .I4(\iodev_rsp[4][data] [0]),
        .I5(\iodev_rsp[6][data] [2]),
        .O(\bus_rsp_o_reg[data][2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][3]_i_3 
       (.I0(\iodev_rsp[1][data] [0]),
        .I1(\iodev_rsp[2][data] [9]),
        .I2(Q[11]),
        .I3(\iodev_rsp[4][data] [11]),
        .I4(\iodev_rsp[7][data] [10]),
        .I5(\fifo_memory.fifo[data][1][3]_i_4_n_0 ),
        .O(\io_rsp[data] [7]));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_memory.fifo[data][1][3]_i_4 
       (.I0(\iodev_rsp[9][data] [9]),
        .I1(\iodev_rsp[10][data] [16]),
        .O(\fifo_memory.fifo[data][1][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][3]_i_4__0 
       (.I0(Q[1]),
        .I1(\iodev_rsp[5][data] [3]),
        .I2(\iodev_rsp[1][data] [1]),
        .I3(\iodev_rsp[10][data] [3]),
        .I4(\iodev_rsp[4][data] [1]),
        .I5(\iodev_rsp[6][data] [3]),
        .O(\bus_rsp_o_reg[data][3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][4]_i_3 
       (.I0(\iodev_rsp[10][data] [16]),
        .I1(\iodev_rsp[9][data] [9]),
        .I2(\iodev_rsp[7][data] [11]),
        .I3(Q[12]),
        .I4(\iodev_rsp[2][data] [10]),
        .I5(\iodev_rsp[4][data] [12]),
        .O(\io_rsp[data] [8]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_memory.fifo[data][1][4]_i_4 
       (.I0(\iodev_rsp[6][data] [4]),
        .I1(\iodev_rsp[4][data] [2]),
        .I2(\iodev_rsp[10][data] [4]),
        .I3(\iodev_rsp[7][data] [2]),
        .O(\bus_rsp_o_reg[data][4] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_memory.fifo[data][1][5]_i_4 
       (.I0(\iodev_rsp[4][data] [13]),
        .I1(\iodev_rsp[1][data] [0]),
        .I2(\iodev_rsp[10][data] [17]),
        .I3(\iodev_rsp[2][data] [11]),
        .O(\bus_rsp_o_reg[data][21] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_memory.fifo[data][1][5]_i_4__0 
       (.I0(\iodev_rsp[9][data] [0]),
        .I1(\iodev_rsp[5][data] [4]),
        .I2(\iodev_rsp[10][data] [5]),
        .I3(\iodev_rsp[6][data] [5]),
        .O(\bus_rsp_o_reg[data][5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][6]_i_3 
       (.I0(\iodev_rsp[10][data] [18]),
        .I1(\iodev_rsp[9][data] [10]),
        .I2(\iodev_rsp[2][data] [12]),
        .I3(Q[13]),
        .I4(\iodev_rsp[4][data] [14]),
        .I5(\iodev_rsp[7][data] [12]),
        .O(\io_rsp[data] [9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_memory.fifo[data][1][6]_i_4 
       (.I0(\iodev_rsp[9][data] [1]),
        .I1(\iodev_rsp[5][data] [5]),
        .I2(\iodev_rsp[10][data] [6]),
        .I3(\iodev_rsp[6][data] [6]),
        .O(\bus_rsp_o_reg[data][6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][7]_i_3 
       (.I0(\iodev_rsp[9][data] [11]),
        .I1(\iodev_rsp[10][data] [19]),
        .I2(\iodev_rsp[1][data] [0]),
        .I3(Q[14]),
        .I4(\iodev_rsp[2][data] [13]),
        .I5(\iodev_rsp[4][data] [15]),
        .O(\io_rsp[data] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][7]_i_3__0 
       (.I0(\iodev_rsp[10][data] [7]),
        .I1(\iodev_rsp[9][data] [2]),
        .I2(\iodev_rsp[5][data] [6]),
        .I3(Q[2]),
        .I4(\iodev_rsp[6][data] [7]),
        .I5(\iodev_rsp[7][data] [3]),
        .O(\io_rsp[data] [0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_memory.fifo[data][1][8]_i_4 
       (.I0(\iodev_rsp[10][data] [8]),
        .I1(\iodev_rsp[7][data] [4]),
        .I2(\iodev_rsp[6][data] [8]),
        .I3(\iodev_rsp[9][data] [3]),
        .O(\bus_rsp_o_reg[data][8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][9]_i_3 
       (.I0(\iodev_rsp[9][data] [12]),
        .I1(\iodev_rsp[4][data] [16]),
        .I2(\iodev_rsp[1][data] [1]),
        .I3(\iodev_rsp[5][data] [7]),
        .I4(\iodev_rsp[10][data] [20]),
        .I5(Q[15]),
        .O(\io_rsp[data] [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_memory.fifo[data][1][9]_i_3__0 
       (.I0(\iodev_rsp[6][data] [9]),
        .I1(\iodev_rsp[4][data] [3]),
        .I2(\iodev_rsp[7][data] [5]),
        .I3(\iodev_rsp[9][data] [4]),
        .I4(\iodev_rsp[10][data] [9]),
        .I5(Q[3]),
        .O(\io_rsp[data] [1]));
endmodule

(* ORIG_REF_NAME = "neorv32_bus_switch" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_bus_switch
   (\arbiter_reg[a_req]_0 ,
    \arbiter_reg[b_req]_0 ,
    D,
    \bus_req_i[src] ,
    \arbiter_reg[state] ,
    \arbiter_reg[a_req]0 ,
    m_axi_aclk,
    rstn_sys,
    \arbiter_reg[b_req]0 ,
    \main_rsp_o[err] ,
    \arbiter[state_nxt]00_out ,
    \ctrl[lsu_req] ,
    misaligned,
    \FSM_sequential_arbiter_reg[state][1]_0 ,
    \main_rsp[ack] );
  output \arbiter_reg[a_req]_0 ;
  output \arbiter_reg[b_req]_0 ;
  output [0:0]D;
  output \bus_req_i[src] ;
  output [1:0]\arbiter_reg[state] ;
  input \arbiter_reg[a_req]0 ;
  input m_axi_aclk;
  input rstn_sys;
  input \arbiter_reg[b_req]0 ;
  input \main_rsp_o[err] ;
  input \arbiter[state_nxt]00_out ;
  input \ctrl[lsu_req] ;
  input misaligned;
  input \FSM_sequential_arbiter_reg[state][1]_0 ;
  input \main_rsp[ack] ;

  wire [0:0]D;
  wire \FSM_sequential_arbiter[state][0]_i_1_n_0 ;
  wire \FSM_sequential_arbiter[state][1]_i_1_n_0 ;
  wire \FSM_sequential_arbiter[state][1]_i_2_n_0 ;
  wire \FSM_sequential_arbiter_reg[state][1]_0 ;
  wire \arbiter[state_nxt]00_out ;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]_0 ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]_0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire \bus_req_i[src] ;
  wire \ctrl[lsu_req] ;
  wire m_axi_aclk;
  wire \main_rsp[ack] ;
  wire \main_rsp_o[err] ;
  wire misaligned;
  wire rstn_sys;

  LUT6 #(
    .INIT(64'h0000FFFF00F20000)) 
    \FSM_sequential_arbiter[state][0]_i_1 
       (.I0(\ctrl[lsu_req] ),
        .I1(misaligned),
        .I2(\arbiter_reg[a_req]_0 ),
        .I3(\arbiter_reg[state] [1]),
        .I4(\FSM_sequential_arbiter[state][1]_i_2_n_0 ),
        .I5(\arbiter_reg[state] [0]),
        .O(\FSM_sequential_arbiter[state][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00510000)) 
    \FSM_sequential_arbiter[state][1]_i_1 
       (.I0(\arbiter_reg[state] [0]),
        .I1(\ctrl[lsu_req] ),
        .I2(misaligned),
        .I3(\arbiter_reg[a_req]_0 ),
        .I4(\FSM_sequential_arbiter[state][1]_i_2_n_0 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\FSM_sequential_arbiter[state][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00FCFCAA)) 
    \FSM_sequential_arbiter[state][1]_i_2 
       (.I0(\FSM_sequential_arbiter_reg[state][1]_0 ),
        .I1(\main_rsp[ack] ),
        .I2(\main_rsp_o[err] ),
        .I3(\arbiter_reg[state] [0]),
        .I4(\arbiter_reg[state] [1]),
        .O(\FSM_sequential_arbiter[state][1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "idle:00,busy_b:10,busy_a:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_arbiter_reg[state][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_sequential_arbiter[state][0]_i_1_n_0 ),
        .Q(\arbiter_reg[state] [0]));
  (* FSM_ENCODED_STATES = "idle:00,busy_b:10,busy_a:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_arbiter_reg[state][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_sequential_arbiter[state][1]_i_1_n_0 ),
        .Q(\arbiter_reg[state] [1]));
  FDCE \arbiter_reg[a_req] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[a_req]0 ),
        .Q(\arbiter_reg[a_req]_0 ));
  FDCE \arbiter_reg[b_req] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[b_req]0 ),
        .Q(\arbiter_reg[b_req]_0 ));
  LUT6 #(
    .INIT(64'h5555555500004404)) 
    \ctrl[src]_i_1 
       (.I0(\arbiter_reg[state] [0]),
        .I1(\arbiter[state_nxt]00_out ),
        .I2(\ctrl[lsu_req] ),
        .I3(misaligned),
        .I4(\arbiter_reg[a_req]_0 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\bus_req_i[src] ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_memory.fifo[data][1][17]_i_2 
       (.I0(\bus_req_i[src] ),
        .I1(\main_rsp_o[err] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "neorv32_cpu" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_cpu
   (\ctrl[lsu_req] ,
    misaligned,
    Q,
    D,
    \mar_reg[3] ,
    \bus_req_o_reg[priv] ,
    \bus_req_o_reg[rw] ,
    \bus_req_o_reg[rw]_0 ,
    E,
    \core_req[stb] ,
    \execute_engine_reg[ir][14] ,
    \mar_reg[2] ,
    \mar_reg[3]_0 ,
    \mar_reg[2]_0 ,
    WEA,
    \bus_req_o_reg[ben][3] ,
    \bus_req_o_reg[ben][1] ,
    \bus_req_o_reg[ben][2] ,
    \bus_req_o_reg[ben][3]_0 ,
    \bus_req_o_reg[ben][0] ,
    \bus_req_o_reg[ben][1]_0 ,
    \bus_req_o_reg[ben][2]_0 ,
    \bus_req_o_reg[ben][3]_1 ,
    \arbiter_reg[a_req]0 ,
    \arbiter[state_nxt]00_out ,
    \arbiter_reg[b_req]0 ,
    \ctrl_reg[lsu_req] ,
    \FSM_onehot_execute_engine_reg[state][5] ,
    \fetch_engine_reg[pc][2] ,
    \fetch_engine_reg[pc][2]_0 ,
    \ctrl[prsc] ,
    \fifo_read_sync.rdata_o_reg[0] ,
    \iodev_req[10][stb] ,
    \fifo_read_sync.rdata_o_reg[1] ,
    \fifo_read_sync.rdata_o_reg[2] ,
    \fifo_read_sync.rdata_o_reg[3] ,
    \fifo_read_sync.rdata_o_reg[4] ,
    \fifo_read_sync.rdata_o_reg[5] ,
    \fifo_read_sync.rdata_o_reg[6] ,
    \fifo_read_sync.rdata_o_reg[7] ,
    \ctrl_reg[enable] ,
    \fetch_engine_reg[pc][2]_1 ,
    \fetch_engine_reg[pc][2]_2 ,
    \ctrl[prsc]_0 ,
    \fifo_read_sync.rdata_o_reg[0]_0 ,
    \iodev_req[9][stb] ,
    \fifo_read_sync.rdata_o_reg[1]_0 ,
    \fifo_read_sync.rdata_o_reg[2]_0 ,
    \fifo_read_sync.rdata_o_reg[3]_0 ,
    \fifo_read_sync.rdata_o_reg[4]_0 ,
    \fifo_read_sync.rdata_o_reg[5]_0 ,
    \fifo_read_sync.rdata_o_reg[6]_0 ,
    \fifo_read_sync.rdata_o_reg[7]_0 ,
    \ctrl_reg[enable]_0 ,
    \bus_req_o_reg[rw]_1 ,
    \fetch_engine_reg[pc][2]_3 ,
    \fetch_engine_reg[pc][2]_4 ,
    \arbiter_reg[rtx_sreg][1] ,
    \iodev_req[6][stb] ,
    \arbiter_reg[rtx_sreg][2] ,
    \arbiter_reg[rtx_sreg][3] ,
    \arbiter_reg[rtx_sreg][4] ,
    \arbiter_reg[rtx_sreg][5] ,
    \arbiter_reg[rtx_sreg][6] ,
    \arbiter_reg[rtx_sreg][7] ,
    \arbiter_reg[rtx_sreg][8] ,
    trig_start,
    trig_stop,
    trig_data,
    \bus_req_o_reg[rw]_2 ,
    \bus_req_o_reg[data][31] ,
    \bus_req_o_reg[rw]_3 ,
    \fetch_engine_reg[pc][2]_5 ,
    \bus_req_o_reg[rw]_4 ,
    \serial_reg[state][1] ,
    \bus_rsp_o[data]1 ,
    \bus_req_i[stb] ,
    \boot_req[stb] ,
    p_0_in1_in,
    \fetch_engine_reg[pc][31] ,
    \ctrl_reg[state] ,
    \bus_req_o_reg[rw]_5 ,
    reset_wdt4_out,
    \ctrl_reg[lock] ,
    reset_force1_out,
    mtime_lo_we0,
    mtime_hi_we0,
    \bus_req_o_reg[rw]_6 ,
    \bus_req_o_reg[rw]_7 ,
    SR,
    \bus_req_o_reg[rw]_8 ,
    fifo_clr,
    fifo_clr1,
    \iodev_req[1][stb] ,
    \iodev_req[2][stb] ,
    \iodev_req[4][stb] ,
    \iodev_req[5][stb] ,
    \iodev_req[7][stb] ,
    \iodev_req[11][stb] ,
    m_axi_aclk,
    rstn_sys,
    arbiter_err_reg,
    \bus_req_i[src] ,
    \wb_core[cyc] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][25] ,
    \arbiter_reg[a_req] ,
    arbiter_req_reg,
    \main_rsp_o[err] ,
    \arbiter_reg[state] ,
    \main_rsp[ack] ,
    \ctrl_reg[adr][14] ,
    cpu_firq,
    \main_rsp[data] ,
    \rdata_o_reg[7] ,
    \rdata_o_reg[16] ,
    \rdata_o_reg[8] ,
    \rdata_o_reg[8]_0 ,
    rdata,
    rden,
    \rdata_o[31]_i_2 ,
    \rdata_o[31]_i_2_0 ,
    \rdata_o[31]_i_2_1 ,
    \rdata_o[31]_i_2_2 ,
    \fifo[empty] ,
    \bus_rsp_o_reg[data][7] ,
    \cg_en[uart0] ,
    \ctrl_reg[sim_mode]__0 ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][7]_0 ,
    \rx_engine_reg[over] ,
    \fifo[empty]_1 ,
    \bus_rsp_o_reg[data][7]_1 ,
    \cg_en[uart1] ,
    \ctrl_reg[sim_mode]__0_2 ,
    \bus_rsp_o_reg[data][2]_0 ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][7]_2 ,
    \rx_engine_reg[over]_0 ,
    \fifo[empty]_3 ,
    \bus_rsp_o_reg[data][7]_3 ,
    \cg_en[twi] ,
    p_2_in,
    \fifo[empty]_4 ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    \ctrl_reg[state]_0 ,
    reset_force_reg,
    \fifo_memory.fifo_reg[data][1][17] ,
    \trap_ctrl_reg[irq_pnd][2] );
  output \ctrl[lsu_req] ;
  output misaligned;
  output [1:0]Q;
  output [31:0]D;
  output [3:0]\mar_reg[3] ;
  output \bus_req_o_reg[priv] ;
  output \bus_req_o_reg[rw] ;
  output \bus_req_o_reg[rw]_0 ;
  output [0:0]E;
  output \core_req[stb] ;
  output [0:0]\execute_engine_reg[ir][14] ;
  output \mar_reg[2] ;
  output \mar_reg[3]_0 ;
  output \mar_reg[2]_0 ;
  output [0:0]WEA;
  output [3:0]\bus_req_o_reg[ben][3] ;
  output [0:0]\bus_req_o_reg[ben][1] ;
  output [0:0]\bus_req_o_reg[ben][2] ;
  output [0:0]\bus_req_o_reg[ben][3]_0 ;
  output [0:0]\bus_req_o_reg[ben][0] ;
  output [0:0]\bus_req_o_reg[ben][1]_0 ;
  output [0:0]\bus_req_o_reg[ben][2]_0 ;
  output [0:0]\bus_req_o_reg[ben][3]_1 ;
  output \arbiter_reg[a_req]0 ;
  output \arbiter[state_nxt]00_out ;
  output \arbiter_reg[b_req]0 ;
  output \ctrl_reg[lsu_req] ;
  output [0:0]\FSM_onehot_execute_engine_reg[state][5] ;
  output \fetch_engine_reg[pc][2] ;
  output [0:0]\fetch_engine_reg[pc][2]_0 ;
  output \ctrl[prsc] ;
  output \fifo_read_sync.rdata_o_reg[0] ;
  output \iodev_req[10][stb] ;
  output \fifo_read_sync.rdata_o_reg[1] ;
  output \fifo_read_sync.rdata_o_reg[2] ;
  output \fifo_read_sync.rdata_o_reg[3] ;
  output \fifo_read_sync.rdata_o_reg[4] ;
  output \fifo_read_sync.rdata_o_reg[5] ;
  output \fifo_read_sync.rdata_o_reg[6] ;
  output \fifo_read_sync.rdata_o_reg[7] ;
  output \ctrl_reg[enable] ;
  output \fetch_engine_reg[pc][2]_1 ;
  output [0:0]\fetch_engine_reg[pc][2]_2 ;
  output \ctrl[prsc]_0 ;
  output \fifo_read_sync.rdata_o_reg[0]_0 ;
  output \iodev_req[9][stb] ;
  output \fifo_read_sync.rdata_o_reg[1]_0 ;
  output \fifo_read_sync.rdata_o_reg[2]_0 ;
  output \fifo_read_sync.rdata_o_reg[3]_0 ;
  output \fifo_read_sync.rdata_o_reg[4]_0 ;
  output \fifo_read_sync.rdata_o_reg[5]_0 ;
  output \fifo_read_sync.rdata_o_reg[6]_0 ;
  output \fifo_read_sync.rdata_o_reg[7]_0 ;
  output \ctrl_reg[enable]_0 ;
  output \bus_req_o_reg[rw]_1 ;
  output [0:0]\fetch_engine_reg[pc][2]_3 ;
  output \fetch_engine_reg[pc][2]_4 ;
  output \arbiter_reg[rtx_sreg][1] ;
  output \iodev_req[6][stb] ;
  output \arbiter_reg[rtx_sreg][2] ;
  output \arbiter_reg[rtx_sreg][3] ;
  output \arbiter_reg[rtx_sreg][4] ;
  output \arbiter_reg[rtx_sreg][5] ;
  output \arbiter_reg[rtx_sreg][6] ;
  output \arbiter_reg[rtx_sreg][7] ;
  output \arbiter_reg[rtx_sreg][8] ;
  output trig_start;
  output trig_stop;
  output trig_data;
  output [0:0]\bus_req_o_reg[rw]_2 ;
  output [31:0]\bus_req_o_reg[data][31] ;
  output \bus_req_o_reg[rw]_3 ;
  output [0:0]\fetch_engine_reg[pc][2]_5 ;
  output [0:0]\bus_req_o_reg[rw]_4 ;
  output \serial_reg[state][1] ;
  output \bus_rsp_o[data]1 ;
  output \bus_req_i[stb] ;
  output \boot_req[stb] ;
  output p_0_in1_in;
  output \fetch_engine_reg[pc][31] ;
  output \ctrl_reg[state] ;
  output \bus_req_o_reg[rw]_5 ;
  output reset_wdt4_out;
  output [0:0]\ctrl_reg[lock] ;
  output reset_force1_out;
  output mtime_lo_we0;
  output mtime_hi_we0;
  output [0:0]\bus_req_o_reg[rw]_6 ;
  output [0:0]\bus_req_o_reg[rw]_7 ;
  output [0:0]SR;
  output \bus_req_o_reg[rw]_8 ;
  output fifo_clr;
  output fifo_clr1;
  output \iodev_req[1][stb] ;
  output \iodev_req[2][stb] ;
  output \iodev_req[4][stb] ;
  output \iodev_req[5][stb] ;
  output \iodev_req[7][stb] ;
  output \iodev_req[11][stb] ;
  input m_axi_aclk;
  input rstn_sys;
  input arbiter_err_reg;
  input \bus_req_i[src] ;
  input \wb_core[cyc] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][25] ;
  input \arbiter_reg[a_req] ;
  input arbiter_req_reg;
  input \main_rsp_o[err] ;
  input [1:0]\arbiter_reg[state] ;
  input \main_rsp[ack] ;
  input \ctrl_reg[adr][14] ;
  input [8:0]cpu_firq;
  input [31:0]\main_rsp[data] ;
  input [7:0]\rdata_o_reg[7] ;
  input \rdata_o_reg[16] ;
  input \rdata_o_reg[8] ;
  input \rdata_o_reg[8]_0 ;
  input [3:0]rdata;
  input rden;
  input \rdata_o[31]_i_2 ;
  input \rdata_o[31]_i_2_0 ;
  input \rdata_o[31]_i_2_1 ;
  input \rdata_o[31]_i_2_2 ;
  input \fifo[empty] ;
  input [7:0]\bus_rsp_o_reg[data][7] ;
  input \cg_en[uart0] ;
  input \ctrl_reg[sim_mode]__0 ;
  input \bus_rsp_o_reg[data][2] ;
  input [2:0]\bus_rsp_o_reg[data][5] ;
  input [1:0]\bus_rsp_o_reg[data][7]_0 ;
  input \rx_engine_reg[over] ;
  input \fifo[empty]_1 ;
  input [7:0]\bus_rsp_o_reg[data][7]_1 ;
  input \cg_en[uart1] ;
  input \ctrl_reg[sim_mode]__0_2 ;
  input \bus_rsp_o_reg[data][2]_0 ;
  input [2:0]\bus_rsp_o_reg[data][5]_0 ;
  input [1:0]\bus_rsp_o_reg[data][7]_2 ;
  input \rx_engine_reg[over]_0 ;
  input \fifo[empty]_3 ;
  input [7:0]\bus_rsp_o_reg[data][7]_3 ;
  input \cg_en[twi] ;
  input [4:0]p_2_in;
  input \fifo[empty]_4 ;
  input \bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \ctrl_reg[state]_0 ;
  input reset_force_reg;
  input [0:0]\fifo_memory.fifo_reg[data][1][17] ;
  input [2:0]\trap_ctrl_reg[irq_pnd][2] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_execute_engine_reg[state][5] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire \arbiter[state_nxt]00_out ;
  wire arbiter_err;
  wire arbiter_err_reg;
  wire \arbiter_reg[a_req] ;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[rtx_sreg][1] ;
  wire \arbiter_reg[rtx_sreg][2] ;
  wire \arbiter_reg[rtx_sreg][3] ;
  wire \arbiter_reg[rtx_sreg][4] ;
  wire \arbiter_reg[rtx_sreg][5] ;
  wire \arbiter_reg[rtx_sreg][6] ;
  wire \arbiter_reg[rtx_sreg][7] ;
  wire \arbiter_reg[rtx_sreg][8] ;
  wire [1:0]\arbiter_reg[state] ;
  wire arbiter_req_reg;
  wire \boot_req[stb] ;
  wire \bus_req_i[src] ;
  wire \bus_req_i[stb] ;
  wire [0:0]\bus_req_o_reg[ben][0] ;
  wire [0:0]\bus_req_o_reg[ben][1] ;
  wire [0:0]\bus_req_o_reg[ben][1]_0 ;
  wire [0:0]\bus_req_o_reg[ben][2] ;
  wire [0:0]\bus_req_o_reg[ben][2]_0 ;
  wire [3:0]\bus_req_o_reg[ben][3] ;
  wire [0:0]\bus_req_o_reg[ben][3]_0 ;
  wire [0:0]\bus_req_o_reg[ben][3]_1 ;
  wire [31:0]\bus_req_o_reg[data][31] ;
  wire \bus_req_o_reg[priv] ;
  wire \bus_req_o_reg[rw] ;
  wire \bus_req_o_reg[rw]_0 ;
  wire \bus_req_o_reg[rw]_1 ;
  wire [0:0]\bus_req_o_reg[rw]_2 ;
  wire \bus_req_o_reg[rw]_3 ;
  wire [0:0]\bus_req_o_reg[rw]_4 ;
  wire \bus_req_o_reg[rw]_5 ;
  wire [0:0]\bus_req_o_reg[rw]_6 ;
  wire [0:0]\bus_req_o_reg[rw]_7 ;
  wire \bus_req_o_reg[rw]_8 ;
  wire \bus_rsp_o[data]1 ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][2]_0 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire [2:0]\bus_rsp_o_reg[data][5] ;
  wire [2:0]\bus_rsp_o_reg[data][5]_0 ;
  wire [7:0]\bus_rsp_o_reg[data][7] ;
  wire [1:0]\bus_rsp_o_reg[data][7]_0 ;
  wire [7:0]\bus_rsp_o_reg[data][7]_1 ;
  wire [1:0]\bus_rsp_o_reg[data][7]_2 ;
  wire [7:0]\bus_rsp_o_reg[data][7]_3 ;
  wire \cg_en[twi] ;
  wire \cg_en[uart0] ;
  wire \cg_en[uart1] ;
  wire \core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1 ;
  wire \core_req[stb] ;
  wire [31:4]\cpu_d_req[addr] ;
  wire \cpu_d_req[rw] ;
  wire [8:0]cpu_firq;
  wire [31:8]\cpu_i_req[addr] ;
  wire [0:0]\ctrl[alu_cp_trig] ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire [1:0]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_mo_we] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl[lsu_rw] ;
  wire \ctrl[prsc] ;
  wire \ctrl[prsc]_0 ;
  wire \ctrl_nxt[rf_wb_en]0__0 ;
  wire \ctrl_reg[adr][14] ;
  wire \ctrl_reg[enable] ;
  wire \ctrl_reg[enable]_0 ;
  wire [0:0]\ctrl_reg[lock] ;
  wire \ctrl_reg[lsu_req] ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \ctrl_reg[sim_mode]__0_2 ;
  wire \ctrl_reg[state] ;
  wire \ctrl_reg[state]_0 ;
  wire [0:0]\execute_engine_reg[ir][14] ;
  wire \fetch_engine_reg[pc][2] ;
  wire [0:0]\fetch_engine_reg[pc][2]_0 ;
  wire \fetch_engine_reg[pc][2]_1 ;
  wire [0:0]\fetch_engine_reg[pc][2]_2 ;
  wire [0:0]\fetch_engine_reg[pc][2]_3 ;
  wire \fetch_engine_reg[pc][2]_4 ;
  wire [0:0]\fetch_engine_reg[pc][2]_5 ;
  wire \fetch_engine_reg[pc][31] ;
  wire \fifo[empty] ;
  wire \fifo[empty]_1 ;
  wire \fifo[empty]_3 ;
  wire \fifo[empty]_4 ;
  wire fifo_clr;
  wire fifo_clr1;
  wire [0:0]\fifo_memory.fifo_reg[data][1][17] ;
  wire \fifo_read_sync.rdata_o_reg[0] ;
  wire \fifo_read_sync.rdata_o_reg[0]_0 ;
  wire \fifo_read_sync.rdata_o_reg[1] ;
  wire \fifo_read_sync.rdata_o_reg[1]_0 ;
  wire \fifo_read_sync.rdata_o_reg[2] ;
  wire \fifo_read_sync.rdata_o_reg[2]_0 ;
  wire \fifo_read_sync.rdata_o_reg[3] ;
  wire \fifo_read_sync.rdata_o_reg[3]_0 ;
  wire \fifo_read_sync.rdata_o_reg[4] ;
  wire \fifo_read_sync.rdata_o_reg[4]_0 ;
  wire \fifo_read_sync.rdata_o_reg[5] ;
  wire \fifo_read_sync.rdata_o_reg[5]_0 ;
  wire \fifo_read_sync.rdata_o_reg[6] ;
  wire \fifo_read_sync.rdata_o_reg[6]_0 ;
  wire \fifo_read_sync.rdata_o_reg[7] ;
  wire \fifo_read_sync.rdata_o_reg[7]_0 ;
  wire \io_req[stb] ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[1][stb] ;
  wire \iodev_req[2][stb] ;
  wire \iodev_req[4][stb] ;
  wire \iodev_req[5][stb] ;
  wire \iodev_req[6][stb] ;
  wire \iodev_req[7][stb] ;
  wire \iodev_req[9][stb] ;
  wire m_axi_aclk;
  wire \main_rsp[ack] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp_o[err] ;
  wire \mar_reg[2] ;
  wire \mar_reg[2]_0 ;
  wire [3:0]\mar_reg[3] ;
  wire \mar_reg[3]_0 ;
  wire misaligned;
  wire mtime_hi_we0;
  wire mtime_lo_we0;
  wire neorv32_cpu_control_inst_n_116;
  wire neorv32_cpu_control_inst_n_155;
  wire neorv32_cpu_control_inst_n_156;
  wire neorv32_cpu_control_inst_n_157;
  wire neorv32_cpu_control_inst_n_158;
  wire neorv32_cpu_control_inst_n_159;
  wire neorv32_cpu_control_inst_n_160;
  wire neorv32_cpu_control_inst_n_161;
  wire neorv32_cpu_control_inst_n_162;
  wire neorv32_cpu_control_inst_n_163;
  wire neorv32_cpu_control_inst_n_164;
  wire neorv32_cpu_control_inst_n_165;
  wire neorv32_cpu_control_inst_n_166;
  wire neorv32_cpu_control_inst_n_167;
  wire neorv32_cpu_control_inst_n_168;
  wire neorv32_cpu_control_inst_n_169;
  wire neorv32_cpu_control_inst_n_170;
  wire neorv32_cpu_control_inst_n_171;
  wire neorv32_cpu_control_inst_n_172;
  wire neorv32_cpu_control_inst_n_173;
  wire neorv32_cpu_control_inst_n_174;
  wire neorv32_cpu_control_inst_n_175;
  wire neorv32_cpu_control_inst_n_176;
  wire neorv32_cpu_control_inst_n_177;
  wire neorv32_cpu_control_inst_n_178;
  wire neorv32_cpu_control_inst_n_179;
  wire neorv32_cpu_control_inst_n_180;
  wire neorv32_cpu_control_inst_n_181;
  wire neorv32_cpu_control_inst_n_182;
  wire neorv32_cpu_control_inst_n_183;
  wire neorv32_cpu_control_inst_n_184;
  wire neorv32_cpu_control_inst_n_185;
  wire neorv32_cpu_control_inst_n_186;
  wire neorv32_cpu_control_inst_n_187;
  wire neorv32_cpu_control_inst_n_188;
  wire neorv32_cpu_control_inst_n_189;
  wire neorv32_cpu_control_inst_n_190;
  wire neorv32_cpu_control_inst_n_191;
  wire neorv32_cpu_control_inst_n_192;
  wire neorv32_cpu_control_inst_n_193;
  wire neorv32_cpu_control_inst_n_194;
  wire neorv32_cpu_control_inst_n_195;
  wire neorv32_cpu_control_inst_n_196;
  wire neorv32_cpu_control_inst_n_197;
  wire neorv32_cpu_control_inst_n_198;
  wire neorv32_cpu_control_inst_n_199;
  wire neorv32_cpu_control_inst_n_200;
  wire neorv32_cpu_control_inst_n_201;
  wire neorv32_cpu_control_inst_n_202;
  wire neorv32_cpu_control_inst_n_203;
  wire neorv32_cpu_control_inst_n_204;
  wire neorv32_cpu_control_inst_n_205;
  wire neorv32_cpu_control_inst_n_206;
  wire neorv32_cpu_control_inst_n_207;
  wire neorv32_cpu_control_inst_n_208;
  wire neorv32_cpu_control_inst_n_209;
  wire neorv32_cpu_control_inst_n_210;
  wire neorv32_cpu_control_inst_n_211;
  wire neorv32_cpu_control_inst_n_212;
  wire neorv32_cpu_control_inst_n_213;
  wire neorv32_cpu_control_inst_n_214;
  wire neorv32_cpu_control_inst_n_215;
  wire neorv32_cpu_control_inst_n_216;
  wire neorv32_cpu_control_inst_n_217;
  wire neorv32_cpu_control_inst_n_218;
  wire neorv32_cpu_control_inst_n_219;
  wire neorv32_cpu_control_inst_n_220;
  wire neorv32_cpu_control_inst_n_221;
  wire neorv32_cpu_control_inst_n_222;
  wire neorv32_cpu_control_inst_n_223;
  wire neorv32_cpu_control_inst_n_224;
  wire neorv32_cpu_control_inst_n_225;
  wire neorv32_cpu_control_inst_n_226;
  wire neorv32_cpu_control_inst_n_262;
  wire neorv32_cpu_control_inst_n_266;
  wire neorv32_cpu_control_inst_n_267;
  wire neorv32_cpu_control_inst_n_268;
  wire neorv32_cpu_control_inst_n_280;
  wire neorv32_cpu_control_inst_n_281;
  wire neorv32_cpu_control_inst_n_282;
  wire neorv32_cpu_control_inst_n_30;
  wire neorv32_cpu_control_inst_n_80;
  wire neorv32_cpu_control_inst_n_81;
  wire neorv32_cpu_control_inst_n_82;
  wire neorv32_cpu_control_inst_n_83;
  wire [1:0]\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ;
  wire neorv32_cpu_lsu_inst_n_116;
  wire neorv32_cpu_lsu_inst_n_117;
  wire neorv32_cpu_lsu_inst_n_118;
  wire neorv32_cpu_lsu_inst_n_119;
  wire neorv32_cpu_lsu_inst_n_120;
  wire neorv32_cpu_lsu_inst_n_122;
  wire neorv32_cpu_lsu_inst_n_130;
  wire neorv32_cpu_lsu_inst_n_40;
  wire neorv32_cpu_lsu_inst_n_41;
  wire neorv32_cpu_lsu_inst_n_42;
  wire neorv32_cpu_lsu_inst_n_43;
  wire neorv32_cpu_lsu_inst_n_44;
  wire neorv32_cpu_lsu_inst_n_45;
  wire neorv32_cpu_lsu_inst_n_46;
  wire neorv32_cpu_lsu_inst_n_47;
  wire neorv32_cpu_lsu_inst_n_49;
  wire neorv32_cpu_lsu_inst_n_57;
  wire neorv32_cpu_lsu_inst_n_66;
  wire neorv32_cpu_lsu_inst_n_69;
  wire neorv32_cpu_lsu_inst_n_75;
  wire neorv32_cpu_regfile_inst_n_100;
  wire neorv32_cpu_regfile_inst_n_101;
  wire neorv32_cpu_regfile_inst_n_102;
  wire neorv32_cpu_regfile_inst_n_103;
  wire neorv32_cpu_regfile_inst_n_104;
  wire neorv32_cpu_regfile_inst_n_105;
  wire neorv32_cpu_regfile_inst_n_106;
  wire neorv32_cpu_regfile_inst_n_107;
  wire neorv32_cpu_regfile_inst_n_108;
  wire neorv32_cpu_regfile_inst_n_109;
  wire neorv32_cpu_regfile_inst_n_110;
  wire neorv32_cpu_regfile_inst_n_111;
  wire neorv32_cpu_regfile_inst_n_112;
  wire neorv32_cpu_regfile_inst_n_113;
  wire neorv32_cpu_regfile_inst_n_114;
  wire neorv32_cpu_regfile_inst_n_115;
  wire neorv32_cpu_regfile_inst_n_116;
  wire neorv32_cpu_regfile_inst_n_117;
  wire neorv32_cpu_regfile_inst_n_118;
  wire neorv32_cpu_regfile_inst_n_119;
  wire neorv32_cpu_regfile_inst_n_120;
  wire neorv32_cpu_regfile_inst_n_121;
  wire neorv32_cpu_regfile_inst_n_122;
  wire neorv32_cpu_regfile_inst_n_123;
  wire neorv32_cpu_regfile_inst_n_124;
  wire neorv32_cpu_regfile_inst_n_125;
  wire neorv32_cpu_regfile_inst_n_64;
  wire neorv32_cpu_regfile_inst_n_65;
  wire neorv32_cpu_regfile_inst_n_66;
  wire neorv32_cpu_regfile_inst_n_67;
  wire neorv32_cpu_regfile_inst_n_68;
  wire neorv32_cpu_regfile_inst_n_69;
  wire neorv32_cpu_regfile_inst_n_70;
  wire neorv32_cpu_regfile_inst_n_71;
  wire neorv32_cpu_regfile_inst_n_72;
  wire neorv32_cpu_regfile_inst_n_73;
  wire neorv32_cpu_regfile_inst_n_74;
  wire neorv32_cpu_regfile_inst_n_75;
  wire neorv32_cpu_regfile_inst_n_76;
  wire neorv32_cpu_regfile_inst_n_77;
  wire neorv32_cpu_regfile_inst_n_78;
  wire neorv32_cpu_regfile_inst_n_79;
  wire neorv32_cpu_regfile_inst_n_80;
  wire neorv32_cpu_regfile_inst_n_81;
  wire neorv32_cpu_regfile_inst_n_82;
  wire neorv32_cpu_regfile_inst_n_83;
  wire neorv32_cpu_regfile_inst_n_84;
  wire neorv32_cpu_regfile_inst_n_85;
  wire neorv32_cpu_regfile_inst_n_86;
  wire neorv32_cpu_regfile_inst_n_87;
  wire neorv32_cpu_regfile_inst_n_88;
  wire neorv32_cpu_regfile_inst_n_89;
  wire neorv32_cpu_regfile_inst_n_90;
  wire neorv32_cpu_regfile_inst_n_91;
  wire neorv32_cpu_regfile_inst_n_92;
  wire neorv32_cpu_regfile_inst_n_93;
  wire neorv32_cpu_regfile_inst_n_94;
  wire neorv32_cpu_regfile_inst_n_95;
  wire neorv32_cpu_regfile_inst_n_96;
  wire neorv32_cpu_regfile_inst_n_97;
  wire neorv32_cpu_regfile_inst_n_98;
  wire neorv32_cpu_regfile_inst_n_99;
  wire [4:0]opa_addr;
  wire [4:2]opb__95;
  wire [1:0]p_0_in;
  wire p_0_in1_in;
  wire [4:0]p_2_in;
  wire p_8_in8_in;
  wire [3:0]rdata;
  wire [31:0]rdata_o;
  wire \rdata_o[31]_i_2 ;
  wire \rdata_o[31]_i_2_0 ;
  wire \rdata_o[31]_i_2_1 ;
  wire \rdata_o[31]_i_2_2 ;
  wire [31:31]rdata_o__0;
  wire \rdata_o_reg[16] ;
  wire [7:0]\rdata_o_reg[7] ;
  wire \rdata_o_reg[8] ;
  wire \rdata_o_reg[8]_0 ;
  wire rden;
  wire reset_force1_out;
  wire reset_force_reg;
  wire reset_wdt4_out;
  wire [31:0]rf_wdata;
  wire rf_we;
  wire [31:0]rs1;
  wire [31:0]rs2;
  wire rstn_sys;
  wire \rx_engine_reg[over] ;
  wire \rx_engine_reg[over]_0 ;
  wire \serial_reg[state][1] ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire [2:0]\trap_ctrl_reg[irq_pnd][2] ;
  wire trig_data;
  wire trig_start;
  wire trig_stop;
  wire \wb_core[cyc] ;
  wire [4:0]xcsr_addr;

  RV_RTDS_neorv32_integration_0_4_neorv32_cpu_alu neorv32_cpu_alu_inst
       (.D(p_0_in),
        .DI({neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84}),
        .\FSM_onehot_execute_engine[state][12]_i_12 (p_8_in8_in),
        .\FSM_onehot_execute_engine[state][2]_i_2 ({neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76}),
        .\FSM_onehot_execute_engine[state][2]_i_2_0 (neorv32_cpu_regfile_inst_n_64),
        .\FSM_onehot_execute_engine[state][2]_i_2_1 (neorv32_cpu_regfile_inst_n_125),
        .Q(\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .S({neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69}),
        .alu_cmp(alu_cmp),
        .cmp0_carry__1_0({neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73}),
        .\cmp0_inferred__0/i__carry__0_0 ({neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80}),
        .\cmp0_inferred__0/i__carry__1_0 ({neorv32_cpu_regfile_inst_n_89,neorv32_cpu_regfile_inst_n_90,neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92}),
        .\cmp0_inferred__0/i__carry__1_1 ({neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88}),
        .\cmp0_inferred__0/i__carry__2_0 ({neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98,neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100}),
        .\cmp0_inferred__0/i__carry__2_1 ({neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94,neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96}),
        .\cmp0_inferred__0/i__carry__3_0 ({neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106,neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108}),
        .\cmp0_inferred__0/i__carry__3_1 ({neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102,neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104}),
        .\ctrl[alu_cp_trig] (\ctrl[alu_cp_trig] ),
        .\ctrl_nxt[rf_wb_en]0__0 (\ctrl_nxt[rf_wb_en]0__0 ),
        .m_axi_aclk(m_axi_aclk),
        .opb__95(opb__95),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[busy] (neorv32_cpu_control_inst_n_30),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\serial_shifter.shifter_reg[sreg][31]_0 ({neorv32_cpu_control_inst_n_187,neorv32_cpu_control_inst_n_188,neorv32_cpu_control_inst_n_189,neorv32_cpu_control_inst_n_190,neorv32_cpu_control_inst_n_191,neorv32_cpu_control_inst_n_192,neorv32_cpu_control_inst_n_193,neorv32_cpu_control_inst_n_194,neorv32_cpu_control_inst_n_195,neorv32_cpu_control_inst_n_196,neorv32_cpu_control_inst_n_197,neorv32_cpu_control_inst_n_198,neorv32_cpu_control_inst_n_199,neorv32_cpu_control_inst_n_200,neorv32_cpu_control_inst_n_201,neorv32_cpu_control_inst_n_202,neorv32_cpu_control_inst_n_203,neorv32_cpu_control_inst_n_204,neorv32_cpu_control_inst_n_205,neorv32_cpu_control_inst_n_206,neorv32_cpu_control_inst_n_207,neorv32_cpu_control_inst_n_208,neorv32_cpu_control_inst_n_209,neorv32_cpu_control_inst_n_210,neorv32_cpu_control_inst_n_211,neorv32_cpu_control_inst_n_212,neorv32_cpu_control_inst_n_213,neorv32_cpu_control_inst_n_214,neorv32_cpu_control_inst_n_215,neorv32_cpu_control_inst_n_216,neorv32_cpu_control_inst_n_217,neorv32_cpu_control_inst_n_218}),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ));
  RV_RTDS_neorv32_integration_0_4_neorv32_cpu_control neorv32_cpu_control_inst
       (.ADDRARDADDR(opa_addr),
        .D({D[31:15],D[13:3]}),
        .DIADI(rf_wdata),
        .DOADO(rs1),
        .DOBDO(rs2),
        .E(E),
        .\FSM_onehot_execute_engine_reg[state][9]_0 ({neorv32_cpu_control_inst_n_30,\ctrl[lsu_mo_we] ,\FSM_onehot_execute_engine_reg[state][5] }),
        .Q({\cpu_i_req[addr] [31],\cpu_i_req[addr] [25:8],Q}),
        .SR(SR),
        .WEA(rf_we),
        .alu_add(alu_add),
        .alu_cmp(alu_cmp),
        .\arbiter[state_nxt]1 (\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1 ),
        .arbiter_err(arbiter_err),
        .\arbiter_reg[a_req] (\core_req[stb] ),
        .\arbiter_reg[a_req]0 (\arbiter_reg[a_req]0 ),
        .\arbiter_reg[a_req]_0 (\arbiter_reg[a_req] ),
        .\arbiter_reg[a_req]_1 (arbiter_req_reg),
        .\arbiter_reg[b_req] (\arbiter[state_nxt]00_out ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[rtx_sreg][1] (\arbiter_reg[rtx_sreg][1] ),
        .\arbiter_reg[rtx_sreg][4] (\arbiter_reg[rtx_sreg][4] ),
        .\arbiter_reg[rtx_sreg][5] (\arbiter_reg[rtx_sreg][5] ),
        .\arbiter_reg[rtx_sreg][6] (\arbiter_reg[rtx_sreg][6] ),
        .\arbiter_reg[rtx_sreg][7] (\arbiter_reg[rtx_sreg][7] ),
        .\arbiter_reg[rtx_sreg][8] (\arbiter_reg[rtx_sreg][8] ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .\boot_req[stb] (\boot_req[stb] ),
        .\bus_req_i[src] (\bus_req_i[src] ),
        .\bus_req_i[stb] (\bus_req_i[stb] ),
        .\bus_req_o_reg[rw] (\bus_req_o_reg[rw]_1 ),
        .\bus_req_o_reg[rw]_0 (\bus_req_o_reg[rw]_3 ),
        .\bus_req_o_reg[rw]_1 (\bus_req_o_reg[rw]_5 ),
        .\bus_req_o_reg[rw]_2 (\bus_req_o_reg[rw]_8 ),
        .\bus_rsp_o[data]1 (\bus_rsp_o[data]1 ),
        .\bus_rsp_o_reg[ack] (neorv32_cpu_lsu_inst_n_57),
        .\bus_rsp_o_reg[ack]_0 (neorv32_cpu_lsu_inst_n_69),
        .\bus_rsp_o_reg[ack]_1 (neorv32_cpu_lsu_inst_n_44),
        .\bus_rsp_o_reg[ack]_10 (neorv32_cpu_lsu_inst_n_49),
        .\bus_rsp_o_reg[ack]_11 (neorv32_cpu_lsu_inst_n_122),
        .\bus_rsp_o_reg[ack]_12 (neorv32_cpu_lsu_inst_n_40),
        .\bus_rsp_o_reg[ack]_13 (neorv32_cpu_lsu_inst_n_43),
        .\bus_rsp_o_reg[ack]_2 (neorv32_cpu_lsu_inst_n_42),
        .\bus_rsp_o_reg[ack]_3 (neorv32_cpu_lsu_inst_n_41),
        .\bus_rsp_o_reg[ack]_4 (neorv32_cpu_lsu_inst_n_75),
        .\bus_rsp_o_reg[ack]_5 (neorv32_cpu_lsu_inst_n_45),
        .\bus_rsp_o_reg[ack]_6 (neorv32_cpu_lsu_inst_n_120),
        .\bus_rsp_o_reg[ack]_7 (neorv32_cpu_lsu_inst_n_119),
        .\bus_rsp_o_reg[ack]_8 (neorv32_cpu_lsu_inst_n_46),
        .\bus_rsp_o_reg[ack]_9 (neorv32_cpu_lsu_inst_n_47),
        .\bus_rsp_o_reg[data][2] (\bus_rsp_o_reg[data][2] ),
        .\bus_rsp_o_reg[data][2]_0 (\bus_rsp_o_reg[data][2]_0 ),
        .\bus_rsp_o_reg[data][31] (\bus_req_o_reg[rw]_0 ),
        .\bus_rsp_o_reg[data][5] (\bus_rsp_o_reg[data][5] ),
        .\bus_rsp_o_reg[data][5]_0 (\bus_rsp_o_reg[data][5]_0 ),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][7] ),
        .\bus_rsp_o_reg[data][7]_0 (\bus_rsp_o_reg[data][7]_0 ),
        .\bus_rsp_o_reg[data][7]_1 (\bus_rsp_o_reg[data][7]_1 ),
        .\bus_rsp_o_reg[data][7]_2 (\bus_rsp_o_reg[data][7]_2 ),
        .\bus_rsp_o_reg[data][7]_3 ({\bus_rsp_o_reg[data][7]_3 [7:3],\bus_rsp_o_reg[data][7]_3 [0]}),
        .\cg_en[twi] (\cg_en[twi] ),
        .\cg_en[uart0] (\cg_en[uart0] ),
        .\cg_en[uart1] (\cg_en[uart1] ),
        .\cpu_d_req[rw] (\cpu_d_req[rw] ),
        .cpu_firq(cpu_firq),
        .\ctrl[alu_cp_trig] (\ctrl[alu_cp_trig] ),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_nxt[rf_wb_en]0__0 (\ctrl_nxt[rf_wb_en]0__0 ),
        .\ctrl_reg[adr][14] (\ctrl_reg[adr][14] ),
        .\ctrl_reg[adr][31] ({\cpu_d_req[addr] ,\mar_reg[3] }),
        .\ctrl_reg[enable] (\ctrl_reg[enable] ),
        .\ctrl_reg[enable]_0 (\ctrl_reg[enable]_0 ),
        .\ctrl_reg[lsu_req]_0 (\ctrl[lsu_req] ),
        .\ctrl_reg[lsu_req]_1 (\ctrl_reg[lsu_req] ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\ctrl_reg[sim_mode]__0_2 (\ctrl_reg[sim_mode]__0_2 ),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .\ctrl_reg[state]_0 (\ctrl_reg[state]_0 ),
        .\ctrl_reg[state]_1 (neorv32_cpu_lsu_inst_n_116),
        .\ctrl_reg[we] (neorv32_cpu_lsu_inst_n_117),
        .\execute_engine_reg[ir][12]_0 ({neorv32_cpu_control_inst_n_80,neorv32_cpu_control_inst_n_81,neorv32_cpu_control_inst_n_82,neorv32_cpu_control_inst_n_83}),
        .\execute_engine_reg[ir][13]_0 (neorv32_cpu_control_inst_n_116),
        .\execute_engine_reg[ir][13]_1 ({neorv32_cpu_control_inst_n_155,neorv32_cpu_control_inst_n_156,neorv32_cpu_control_inst_n_157,neorv32_cpu_control_inst_n_158,neorv32_cpu_control_inst_n_159,neorv32_cpu_control_inst_n_160,neorv32_cpu_control_inst_n_161,neorv32_cpu_control_inst_n_162,neorv32_cpu_control_inst_n_163,neorv32_cpu_control_inst_n_164,neorv32_cpu_control_inst_n_165,neorv32_cpu_control_inst_n_166,neorv32_cpu_control_inst_n_167,neorv32_cpu_control_inst_n_168,neorv32_cpu_control_inst_n_169,neorv32_cpu_control_inst_n_170,neorv32_cpu_control_inst_n_171,neorv32_cpu_control_inst_n_172,neorv32_cpu_control_inst_n_173,neorv32_cpu_control_inst_n_174,neorv32_cpu_control_inst_n_175,neorv32_cpu_control_inst_n_176,neorv32_cpu_control_inst_n_177,neorv32_cpu_control_inst_n_178,neorv32_cpu_control_inst_n_179,neorv32_cpu_control_inst_n_180,neorv32_cpu_control_inst_n_181,neorv32_cpu_control_inst_n_182,neorv32_cpu_control_inst_n_183,neorv32_cpu_control_inst_n_184,neorv32_cpu_control_inst_n_185,neorv32_cpu_control_inst_n_186}),
        .\execute_engine_reg[ir][13]_2 ({neorv32_cpu_control_inst_n_219,neorv32_cpu_control_inst_n_220,neorv32_cpu_control_inst_n_221,neorv32_cpu_control_inst_n_222,neorv32_cpu_control_inst_n_223,neorv32_cpu_control_inst_n_224,neorv32_cpu_control_inst_n_225,neorv32_cpu_control_inst_n_226}),
        .\execute_engine_reg[ir][24]_0 ({xcsr_addr,\execute_engine_reg[ir][14] ,\ctrl[ir_funct3] }),
        .\fetch_engine_reg[pc][11]_0 (neorv32_cpu_control_inst_n_282),
        .\fetch_engine_reg[pc][14]_0 (D[14]),
        .\fetch_engine_reg[pc][18]_0 (neorv32_cpu_control_inst_n_280),
        .\fetch_engine_reg[pc][19]_0 (neorv32_cpu_control_inst_n_266),
        .\fetch_engine_reg[pc][23]_0 (neorv32_cpu_control_inst_n_267),
        .\fetch_engine_reg[pc][27]_0 (neorv32_cpu_control_inst_n_268),
        .\fetch_engine_reg[pc][2]_0 (D[2]),
        .\fetch_engine_reg[pc][2]_1 (\fetch_engine_reg[pc][2] ),
        .\fetch_engine_reg[pc][2]_2 (\fetch_engine_reg[pc][2]_1 ),
        .\fetch_engine_reg[pc][2]_3 (\fetch_engine_reg[pc][2]_4 ),
        .\fetch_engine_reg[pc][31]_0 (\fetch_engine_reg[pc][31] ),
        .\fetch_engine_reg[pc][9]_0 (neorv32_cpu_control_inst_n_281),
        .fifo_clr1(fifo_clr1),
        .\fifo_memory.fifo_reg[data][1][17] (\fifo_memory.fifo_reg[data][1][17] ),
        .\fifo_read_sync.rdata_o_reg[0] (\fifo_read_sync.rdata_o_reg[0] ),
        .\fifo_read_sync.rdata_o_reg[0]_0 (\fifo_read_sync.rdata_o_reg[0]_0 ),
        .\fifo_read_sync.rdata_o_reg[1] (\fifo_read_sync.rdata_o_reg[1] ),
        .\fifo_read_sync.rdata_o_reg[1]_0 (\fifo_read_sync.rdata_o_reg[1]_0 ),
        .\fifo_read_sync.rdata_o_reg[2] (\fifo_read_sync.rdata_o_reg[2] ),
        .\fifo_read_sync.rdata_o_reg[2]_0 (\fifo_read_sync.rdata_o_reg[2]_0 ),
        .\fifo_read_sync.rdata_o_reg[3] (\fifo_read_sync.rdata_o_reg[3] ),
        .\fifo_read_sync.rdata_o_reg[3]_0 (\fifo_read_sync.rdata_o_reg[3]_0 ),
        .\fifo_read_sync.rdata_o_reg[4] (\fifo_read_sync.rdata_o_reg[4] ),
        .\fifo_read_sync.rdata_o_reg[4]_0 (\fifo_read_sync.rdata_o_reg[4]_0 ),
        .\fifo_read_sync.rdata_o_reg[5] (\fifo_read_sync.rdata_o_reg[5] ),
        .\fifo_read_sync.rdata_o_reg[5]_0 (\fifo_read_sync.rdata_o_reg[5]_0 ),
        .\fifo_read_sync.rdata_o_reg[6] (\fifo_read_sync.rdata_o_reg[6] ),
        .\fifo_read_sync.rdata_o_reg[6]_0 (\fifo_read_sync.rdata_o_reg[6]_0 ),
        .\fifo_read_sync.rdata_o_reg[7] (\fifo_read_sync.rdata_o_reg[7] ),
        .\fifo_read_sync.rdata_o_reg[7]_0 (\fifo_read_sync.rdata_o_reg[7]_0 ),
        .\imm_o_reg[1]_0 (p_0_in),
        .\imm_o_reg[4]_0 (opb__95),
        .\io_req[stb] (\io_req[stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[1][stb] (\iodev_req[1][stb] ),
        .\iodev_req[2][stb] (\iodev_req[2][stb] ),
        .\iodev_req[4][stb] (\iodev_req[4][stb] ),
        .\iodev_req[5][stb] (\iodev_req[5][stb] ),
        .\iodev_req[7][stb] (\iodev_req[7][stb] ),
        .m_axi_aclk(m_axi_aclk),
        .\main_rsp[ack] (\main_rsp[ack] ),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp_o[err] (\main_rsp_o[err] ),
        .\mar_reg[10] (\iodev_req[6][stb] ),
        .\mar_reg[11] (\iodev_req[10][stb] ),
        .\mar_reg[11]_0 (\iodev_req[9][stb] ),
        .\mar_reg[14] (neorv32_cpu_control_inst_n_262),
        .\mar_reg[3] (neorv32_cpu_regfile_inst_n_65),
        .p_0_in1_in(p_0_in1_in),
        .p_2_in(p_2_in),
        .rdata_o__0(rdata_o__0),
        .\rdata_o_reg[16] (neorv32_cpu_lsu_inst_n_66),
        .\rdata_o_reg[7] (\rdata_o_reg[7] ),
        .rden_reg(neorv32_cpu_lsu_inst_n_118),
        .reg_file_reg({neorv32_cpu_control_inst_n_187,neorv32_cpu_control_inst_n_188,neorv32_cpu_control_inst_n_189,neorv32_cpu_control_inst_n_190,neorv32_cpu_control_inst_n_191,neorv32_cpu_control_inst_n_192,neorv32_cpu_control_inst_n_193,neorv32_cpu_control_inst_n_194,neorv32_cpu_control_inst_n_195,neorv32_cpu_control_inst_n_196,neorv32_cpu_control_inst_n_197,neorv32_cpu_control_inst_n_198,neorv32_cpu_control_inst_n_199,neorv32_cpu_control_inst_n_200,neorv32_cpu_control_inst_n_201,neorv32_cpu_control_inst_n_202,neorv32_cpu_control_inst_n_203,neorv32_cpu_control_inst_n_204,neorv32_cpu_control_inst_n_205,neorv32_cpu_control_inst_n_206,neorv32_cpu_control_inst_n_207,neorv32_cpu_control_inst_n_208,neorv32_cpu_control_inst_n_209,neorv32_cpu_control_inst_n_210,neorv32_cpu_control_inst_n_211,neorv32_cpu_control_inst_n_212,neorv32_cpu_control_inst_n_213,neorv32_cpu_control_inst_n_214,neorv32_cpu_control_inst_n_215,neorv32_cpu_control_inst_n_216,neorv32_cpu_control_inst_n_217,neorv32_cpu_control_inst_n_218}),
        .reg_file_reg_0(rdata_o),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over] (\rx_engine_reg[over] ),
        .\rx_engine_reg[over]_0 (\rx_engine_reg[over]_0 ),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ),
        .\trap_ctrl_reg[exc_buf][1]_0 (p_8_in8_in),
        .\trap_ctrl_reg[exc_buf][5]_0 (misaligned),
        .\trap_ctrl_reg[exc_buf][8]_0 (neorv32_cpu_lsu_inst_n_130),
        .\trap_ctrl_reg[irq_pnd][2]_0 (\trap_ctrl_reg[irq_pnd][2] ),
        .\wb_core[cyc] (\wb_core[cyc] ));
  RV_RTDS_neorv32_integration_0_4_neorv32_cpu_lsu neorv32_cpu_lsu_inst
       (.D(D[1:0]),
        .E(neorv32_cpu_lsu_inst_n_130),
        .Q({\cpu_d_req[addr] ,\mar_reg[3] }),
        .WEA(WEA),
        .\arbiter[state_nxt]00_out (\arbiter[state_nxt]00_out ),
        .\arbiter[state_nxt]1 (\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1 ),
        .arbiter_err(arbiter_err),
        .arbiter_err_reg_0(arbiter_err_reg),
        .\arbiter_reg[rtx_sreg][2] (\arbiter_reg[rtx_sreg][2] ),
        .\arbiter_reg[rtx_sreg][3] (\arbiter_reg[rtx_sreg][3] ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .arbiter_req_reg_0({neorv32_cpu_control_inst_n_30,\ctrl[lsu_mo_we] }),
        .arbiter_req_reg_1(arbiter_req_reg),
        .\bus_req_i[src] (\bus_req_i[src] ),
        .\bus_req_o_reg[ben][0]_0 (\bus_req_o_reg[ben][0] ),
        .\bus_req_o_reg[ben][1]_0 (\bus_req_o_reg[ben][1] ),
        .\bus_req_o_reg[ben][1]_1 (\bus_req_o_reg[ben][1]_0 ),
        .\bus_req_o_reg[ben][2]_0 (\bus_req_o_reg[ben][2] ),
        .\bus_req_o_reg[ben][2]_1 (\bus_req_o_reg[ben][2]_0 ),
        .\bus_req_o_reg[ben][3]_0 (\bus_req_o_reg[ben][3] ),
        .\bus_req_o_reg[ben][3]_1 (\bus_req_o_reg[ben][3]_0 ),
        .\bus_req_o_reg[ben][3]_2 (\bus_req_o_reg[ben][3]_1 ),
        .\bus_req_o_reg[ben][3]_3 ({neorv32_cpu_control_inst_n_80,neorv32_cpu_control_inst_n_81,neorv32_cpu_control_inst_n_82,neorv32_cpu_control_inst_n_83}),
        .\bus_req_o_reg[data][31]_0 (\bus_req_o_reg[data][31] ),
        .\bus_req_o_reg[data][31]_1 ({neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110,neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114,neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118,neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121,neorv32_cpu_regfile_inst_n_122,neorv32_cpu_regfile_inst_n_123,neorv32_cpu_regfile_inst_n_124,neorv32_cpu_control_inst_n_219,neorv32_cpu_control_inst_n_220,neorv32_cpu_control_inst_n_221,neorv32_cpu_control_inst_n_222,neorv32_cpu_control_inst_n_223,neorv32_cpu_control_inst_n_224,neorv32_cpu_control_inst_n_225,neorv32_cpu_control_inst_n_226,rs2[7:0]}),
        .\bus_req_o_reg[priv]_0 (\bus_req_o_reg[priv] ),
        .\bus_req_o_reg[rw]_0 (\bus_req_o_reg[rw] ),
        .\bus_req_o_reg[rw]_1 (\bus_req_o_reg[rw]_0 ),
        .\bus_req_o_reg[rw]_2 (\bus_req_o_reg[rw]_2 ),
        .\bus_req_o_reg[rw]_3 (\bus_req_o_reg[rw]_4 ),
        .\bus_req_o_reg[rw]_4 (\bus_req_o_reg[rw]_6 ),
        .\bus_req_o_reg[rw]_5 (\bus_req_o_reg[rw]_7 ),
        .\bus_rsp_o_reg[data][11] (\bus_rsp_o_reg[data][11] ),
        .\bus_rsp_o_reg[data][25] (\bus_rsp_o_reg[data][25] ),
        .\bus_rsp_o_reg[data][2] (\bus_rsp_o_reg[data][7]_3 [2:1]),
        .\bus_rsp_o_reg[data][31] (\bus_rsp_o_reg[data][31] ),
        .\bus_rsp_o_reg[data][31]_0 (\bus_rsp_o_reg[data][31]_0 ),
        .\cpu_d_req[rw] (\cpu_d_req[rw] ),
        .\ctrl[lsu_req] (\ctrl[lsu_req] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl[prsc] (\ctrl[prsc] ),
        .\ctrl[prsc]_0 (\ctrl[prsc]_0 ),
        .\ctrl_reg[adr][31] (\arbiter_reg[a_req] ),
        .\ctrl_reg[enable] (D[2]),
        .\ctrl_reg[lock] (\ctrl_reg[lock] ),
        .\ctrl_reg[state] (neorv32_cpu_control_inst_n_267),
        .\ctrl_reg[state]_0 (neorv32_cpu_control_inst_n_268),
        .\ctrl_reg[state]_1 (neorv32_cpu_control_inst_n_266),
        .\ctrl_reg[we] ({\cpu_i_req[addr] [31],\cpu_i_req[addr] [25:8],Q}),
        .\execute_engine_reg[ir][12] (neorv32_cpu_lsu_inst_n_66),
        .\fetch_engine_reg[pc][2] (\fetch_engine_reg[pc][2]_0 ),
        .\fetch_engine_reg[pc][2]_0 (\fetch_engine_reg[pc][2]_2 ),
        .\fetch_engine_reg[pc][2]_1 (\fetch_engine_reg[pc][2]_3 ),
        .\fetch_engine_reg[pc][2]_2 (\fetch_engine_reg[pc][2]_5 ),
        .\fifo[empty] (\fifo[empty] ),
        .\fifo[empty]_1 (\fifo[empty]_1 ),
        .\fifo[empty]_3 (\fifo[empty]_3 ),
        .\fifo[empty]_4 (\fifo[empty]_4 ),
        .\fifo_buffer.fifo_reg[buf][0] (neorv32_cpu_control_inst_n_280),
        .\fifo_buffer.fifo_reg[buf][0]_0 (neorv32_cpu_control_inst_n_281),
        .fifo_clr(fifo_clr),
        .\imem_ram.mem_ram_b3_reg (neorv32_cpu_control_inst_n_262),
        .\io_req[stb] (\io_req[stb] ),
        .m_axi_aclk(m_axi_aclk),
        .\mar_reg[10]_0 (neorv32_cpu_lsu_inst_n_40),
        .\mar_reg[10]_1 (neorv32_cpu_lsu_inst_n_45),
        .\mar_reg[10]_2 (neorv32_cpu_lsu_inst_n_46),
        .\mar_reg[11]_0 (neorv32_cpu_lsu_inst_n_42),
        .\mar_reg[11]_1 (neorv32_cpu_lsu_inst_n_44),
        .\mar_reg[11]_2 (neorv32_cpu_lsu_inst_n_47),
        .\mar_reg[11]_3 (neorv32_cpu_lsu_inst_n_49),
        .\mar_reg[12]_0 (neorv32_cpu_lsu_inst_n_69),
        .\mar_reg[12]_1 (neorv32_cpu_lsu_inst_n_75),
        .\mar_reg[13]_0 (neorv32_cpu_lsu_inst_n_116),
        .\mar_reg[13]_1 (neorv32_cpu_lsu_inst_n_117),
        .\mar_reg[14]_0 (neorv32_cpu_lsu_inst_n_118),
        .\mar_reg[19]_0 (neorv32_cpu_lsu_inst_n_57),
        .\mar_reg[22]_0 (neorv32_cpu_lsu_inst_n_119),
        .\mar_reg[24]_0 (neorv32_cpu_lsu_inst_n_120),
        .\mar_reg[2]_0 (\mar_reg[2] ),
        .\mar_reg[2]_1 (\mar_reg[2]_0 ),
        .\mar_reg[31]_0 (alu_add),
        .\mar_reg[3]_0 (\mar_reg[3]_0 ),
        .\mar_reg[9]_0 (neorv32_cpu_lsu_inst_n_41),
        .\mar_reg[9]_1 (neorv32_cpu_lsu_inst_n_43),
        .\mar_reg[9]_2 (neorv32_cpu_lsu_inst_n_122),
        .mem_ram_b0_reg({D[31],D[13],D[11:8]}),
        .misaligned(misaligned),
        .misaligned_reg_0(neorv32_cpu_control_inst_n_116),
        .mtime_hi_we0(mtime_hi_we0),
        .mtime_lo_we0(mtime_lo_we0),
        .rdata(rdata),
        .\rdata_o[31]_i_2_0 ({\execute_engine_reg[ir][14] ,\ctrl[ir_funct3] [0]}),
        .\rdata_o[31]_i_2_1 (\rdata_o[31]_i_2 ),
        .\rdata_o[31]_i_2_2 (\rdata_o[31]_i_2_0 ),
        .\rdata_o[31]_i_2_3 (\rdata_o[31]_i_2_1 ),
        .\rdata_o[31]_i_2_4 (\rdata_o[31]_i_2_2 ),
        .rdata_o__0(rdata_o__0),
        .\rdata_o_reg[16]_0 (\rdata_o_reg[16] ),
        .\rdata_o_reg[31]_0 (rdata_o),
        .\rdata_o_reg[31]_1 ({neorv32_cpu_control_inst_n_155,neorv32_cpu_control_inst_n_156,neorv32_cpu_control_inst_n_157,neorv32_cpu_control_inst_n_158,neorv32_cpu_control_inst_n_159,neorv32_cpu_control_inst_n_160,neorv32_cpu_control_inst_n_161,neorv32_cpu_control_inst_n_162,neorv32_cpu_control_inst_n_163,neorv32_cpu_control_inst_n_164,neorv32_cpu_control_inst_n_165,neorv32_cpu_control_inst_n_166,neorv32_cpu_control_inst_n_167,neorv32_cpu_control_inst_n_168,neorv32_cpu_control_inst_n_169,neorv32_cpu_control_inst_n_170,neorv32_cpu_control_inst_n_171,neorv32_cpu_control_inst_n_172,neorv32_cpu_control_inst_n_173,neorv32_cpu_control_inst_n_174,neorv32_cpu_control_inst_n_175,neorv32_cpu_control_inst_n_176,neorv32_cpu_control_inst_n_177,neorv32_cpu_control_inst_n_178,neorv32_cpu_control_inst_n_179,neorv32_cpu_control_inst_n_180,neorv32_cpu_control_inst_n_181,neorv32_cpu_control_inst_n_182,neorv32_cpu_control_inst_n_183,neorv32_cpu_control_inst_n_184,neorv32_cpu_control_inst_n_185,neorv32_cpu_control_inst_n_186}),
        .\rdata_o_reg[8]_0 (\rdata_o_reg[8] ),
        .\rdata_o_reg[8]_1 (\rdata_o_reg[8]_0 ),
        .rden(rden),
        .reset_force1_out(reset_force1_out),
        .reset_force_reg(neorv32_cpu_control_inst_n_282),
        .reset_force_reg_0(reset_force_reg),
        .reset_wdt4_out(reset_wdt4_out),
        .rstn_sys(rstn_sys),
        .\serial_reg[state][1] (\serial_reg[state][1] ),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ),
        .trig_data(trig_data),
        .trig_start(trig_start),
        .trig_stop(trig_stop));
  RV_RTDS_neorv32_integration_0_4_neorv32_cpu_regfile neorv32_cpu_regfile_inst
       (.ADDRARDADDR(opa_addr),
        .DI({neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84}),
        .DIADI(rf_wdata),
        .DOADO(rs1),
        .DOBDO(rs2),
        .S({neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69}),
        .WEA(rf_we),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .m_axi_aclk(m_axi_aclk),
        .reg_file_reg_0(neorv32_cpu_regfile_inst_n_64),
        .reg_file_reg_1(neorv32_cpu_regfile_inst_n_65),
        .reg_file_reg_10({neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106,neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108}),
        .reg_file_reg_11({neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110,neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114,neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118,neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121,neorv32_cpu_regfile_inst_n_122,neorv32_cpu_regfile_inst_n_123,neorv32_cpu_regfile_inst_n_124}),
        .reg_file_reg_12(neorv32_cpu_regfile_inst_n_125),
        .reg_file_reg_13({xcsr_addr,\ctrl[ir_funct3] }),
        .reg_file_reg_2({neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73}),
        .reg_file_reg_3({neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76}),
        .reg_file_reg_4({neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80}),
        .reg_file_reg_5({neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88}),
        .reg_file_reg_6({neorv32_cpu_regfile_inst_n_89,neorv32_cpu_regfile_inst_n_90,neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92}),
        .reg_file_reg_7({neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94,neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96}),
        .reg_file_reg_8({neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98,neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100}),
        .reg_file_reg_9({neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102,neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104}));
endmodule

(* ORIG_REF_NAME = "neorv32_cpu_alu" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_cpu_alu
   (\serial_shifter.shifter_reg[done_ff] ,
    alu_cmp,
    \ctrl_nxt[rf_wb_en]0__0 ,
    Q,
    \serial_shifter.shifter_reg[sreg][31] ,
    m_axi_aclk,
    rstn_sys,
    S,
    cmp0_carry__1_0,
    \FSM_onehot_execute_engine[state][2]_i_2 ,
    DI,
    \cmp0_inferred__0/i__carry__0_0 ,
    \cmp0_inferred__0/i__carry__1_0 ,
    \cmp0_inferred__0/i__carry__1_1 ,
    \cmp0_inferred__0/i__carry__2_0 ,
    \cmp0_inferred__0/i__carry__2_1 ,
    \cmp0_inferred__0/i__carry__3_0 ,
    \cmp0_inferred__0/i__carry__3_1 ,
    \FSM_onehot_execute_engine[state][2]_i_2_0 ,
    \FSM_onehot_execute_engine[state][2]_i_2_1 ,
    \FSM_onehot_execute_engine[state][12]_i_12 ,
    \ctrl[alu_cp_trig] ,
    D,
    opb__95,
    \serial_shifter.shifter_reg[sreg][31]_0 ,
    \serial_shifter.shifter_reg[busy] ,
    \trap_ctrl_reg[env_pending]__0 );
  output \serial_shifter.shifter_reg[done_ff] ;
  output [1:0]alu_cmp;
  output \ctrl_nxt[rf_wb_en]0__0 ;
  output [1:0]Q;
  output [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  input m_axi_aclk;
  input rstn_sys;
  input [3:0]S;
  input [3:0]cmp0_carry__1_0;
  input [2:0]\FSM_onehot_execute_engine[state][2]_i_2 ;
  input [3:0]DI;
  input [3:0]\cmp0_inferred__0/i__carry__0_0 ;
  input [3:0]\cmp0_inferred__0/i__carry__1_0 ;
  input [3:0]\cmp0_inferred__0/i__carry__1_1 ;
  input [3:0]\cmp0_inferred__0/i__carry__2_0 ;
  input [3:0]\cmp0_inferred__0/i__carry__2_1 ;
  input [3:0]\cmp0_inferred__0/i__carry__3_0 ;
  input [3:0]\cmp0_inferred__0/i__carry__3_1 ;
  input [0:0]\FSM_onehot_execute_engine[state][2]_i_2_0 ;
  input [0:0]\FSM_onehot_execute_engine[state][2]_i_2_1 ;
  input [0:0]\FSM_onehot_execute_engine[state][12]_i_12 ;
  input [0:0]\ctrl[alu_cp_trig] ;
  input [1:0]D;
  input [2:0]opb__95;
  input [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  input [0:0]\serial_shifter.shifter_reg[busy] ;
  input \trap_ctrl_reg[env_pending]__0 ;

  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]\FSM_onehot_execute_engine[state][12]_i_12 ;
  wire [2:0]\FSM_onehot_execute_engine[state][2]_i_2 ;
  wire [0:0]\FSM_onehot_execute_engine[state][2]_i_2_0 ;
  wire [0:0]\FSM_onehot_execute_engine[state][2]_i_2_1 ;
  wire [1:0]Q;
  wire [3:0]S;
  wire [1:0]alu_cmp;
  wire cmp0_carry__0_n_0;
  wire cmp0_carry__0_n_1;
  wire cmp0_carry__0_n_2;
  wire cmp0_carry__0_n_3;
  wire [3:0]cmp0_carry__1_0;
  wire cmp0_carry__1_n_2;
  wire cmp0_carry__1_n_3;
  wire cmp0_carry_n_0;
  wire cmp0_carry_n_1;
  wire cmp0_carry_n_2;
  wire cmp0_carry_n_3;
  wire [3:0]\cmp0_inferred__0/i__carry__0_0 ;
  wire \cmp0_inferred__0/i__carry__0_n_0 ;
  wire \cmp0_inferred__0/i__carry__0_n_1 ;
  wire \cmp0_inferred__0/i__carry__0_n_2 ;
  wire \cmp0_inferred__0/i__carry__0_n_3 ;
  wire [3:0]\cmp0_inferred__0/i__carry__1_0 ;
  wire [3:0]\cmp0_inferred__0/i__carry__1_1 ;
  wire \cmp0_inferred__0/i__carry__1_n_0 ;
  wire \cmp0_inferred__0/i__carry__1_n_1 ;
  wire \cmp0_inferred__0/i__carry__1_n_2 ;
  wire \cmp0_inferred__0/i__carry__1_n_3 ;
  wire [3:0]\cmp0_inferred__0/i__carry__2_0 ;
  wire [3:0]\cmp0_inferred__0/i__carry__2_1 ;
  wire \cmp0_inferred__0/i__carry__2_n_0 ;
  wire \cmp0_inferred__0/i__carry__2_n_1 ;
  wire \cmp0_inferred__0/i__carry__2_n_2 ;
  wire \cmp0_inferred__0/i__carry__2_n_3 ;
  wire [3:0]\cmp0_inferred__0/i__carry__3_0 ;
  wire [3:0]\cmp0_inferred__0/i__carry__3_1 ;
  wire \cmp0_inferred__0/i__carry_n_0 ;
  wire \cmp0_inferred__0/i__carry_n_1 ;
  wire \cmp0_inferred__0/i__carry_n_2 ;
  wire \cmp0_inferred__0/i__carry_n_3 ;
  wire [0:0]\ctrl[alu_cp_trig] ;
  wire \ctrl_nxt[rf_wb_en]0__0 ;
  wire m_axi_aclk;
  wire [2:0]opb__95;
  wire rstn_sys;
  wire [0:0]\serial_shifter.shifter_reg[busy] ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire [3:0]NLW_cmp0_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_cmp0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_cmp0_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_cmp0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp0_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp0_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_cmp0_inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp0_inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp0_carry
       (.CI(1'b0),
        .CO({cmp0_carry_n_0,cmp0_carry_n_1,cmp0_carry_n_2,cmp0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp0_carry__0
       (.CI(cmp0_carry_n_0),
        .CO({cmp0_carry__0_n_0,cmp0_carry__0_n_1,cmp0_carry__0_n_2,cmp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp0_carry__0_O_UNCONNECTED[3:0]),
        .S(cmp0_carry__1_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp0_carry__1
       (.CI(cmp0_carry__0_n_0),
        .CO({NLW_cmp0_carry__1_CO_UNCONNECTED[3],alu_cmp[0],cmp0_carry__1_n_2,cmp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp0_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,\FSM_onehot_execute_engine[state][2]_i_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmp0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\cmp0_inferred__0/i__carry_n_0 ,\cmp0_inferred__0/i__carry_n_1 ,\cmp0_inferred__0/i__carry_n_2 ,\cmp0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\NLW_cmp0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\cmp0_inferred__0/i__carry__0_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmp0_inferred__0/i__carry__0 
       (.CI(\cmp0_inferred__0/i__carry_n_0 ),
        .CO({\cmp0_inferred__0/i__carry__0_n_0 ,\cmp0_inferred__0/i__carry__0_n_1 ,\cmp0_inferred__0/i__carry__0_n_2 ,\cmp0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\cmp0_inferred__0/i__carry__1_0 ),
        .O(\NLW_cmp0_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\cmp0_inferred__0/i__carry__1_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmp0_inferred__0/i__carry__1 
       (.CI(\cmp0_inferred__0/i__carry__0_n_0 ),
        .CO({\cmp0_inferred__0/i__carry__1_n_0 ,\cmp0_inferred__0/i__carry__1_n_1 ,\cmp0_inferred__0/i__carry__1_n_2 ,\cmp0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\cmp0_inferred__0/i__carry__2_0 ),
        .O(\NLW_cmp0_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\cmp0_inferred__0/i__carry__2_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmp0_inferred__0/i__carry__2 
       (.CI(\cmp0_inferred__0/i__carry__1_n_0 ),
        .CO({\cmp0_inferred__0/i__carry__2_n_0 ,\cmp0_inferred__0/i__carry__2_n_1 ,\cmp0_inferred__0/i__carry__2_n_2 ,\cmp0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\cmp0_inferred__0/i__carry__3_0 ),
        .O(\NLW_cmp0_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\cmp0_inferred__0/i__carry__3_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmp0_inferred__0/i__carry__3 
       (.CI(\cmp0_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW_cmp0_inferred__0/i__carry__3_CO_UNCONNECTED [3:1],alu_cmp[1]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\FSM_onehot_execute_engine[state][2]_i_2_0 }),
        .O(\NLW_cmp0_inferred__0/i__carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\FSM_onehot_execute_engine[state][2]_i_2_1 }));
  RV_RTDS_neorv32_integration_0_4_neorv32_cpu_cp_shifter neorv32_cpu_cp_shifter_inst
       (.D(D),
        .\FSM_onehot_execute_engine[state][12]_i_12 (\FSM_onehot_execute_engine[state][12]_i_12 ),
        .Q(Q),
        .\ctrl[alu_cp_trig] (\ctrl[alu_cp_trig] ),
        .\ctrl_nxt[rf_wb_en]0__0 (\ctrl_nxt[rf_wb_en]0__0 ),
        .m_axi_aclk(m_axi_aclk),
        .opb__95(opb__95),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[busy]_0 (\serial_shifter.shifter_reg[busy] ),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ),
        .\serial_shifter.shifter_reg[sreg][31]_0 (\serial_shifter.shifter_reg[sreg][31] ),
        .\serial_shifter.shifter_reg[sreg][31]_1 (\serial_shifter.shifter_reg[sreg][31]_0 ),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ));
endmodule

(* ORIG_REF_NAME = "neorv32_cpu_control" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_cpu_control
   (\trap_ctrl_reg[env_pending]__0 ,
    \ctrl[alu_opa_mux] ,
    \ctrl[alu_unsigned] ,
    \ctrl[alu_cp_trig] ,
    \ctrl_reg[lsu_req]_0 ,
    \ctrl[lsu_rw] ,
    Q,
    E,
    \fetch_engine_reg[pc][14]_0 ,
    \arbiter_reg[a_req] ,
    \FSM_onehot_execute_engine_reg[state][9]_0 ,
    \execute_engine_reg[ir][24]_0 ,
    \trap_ctrl_reg[exc_buf][1]_0 ,
    \arbiter_reg[a_req]0 ,
    \fetch_engine_reg[pc][2]_0 ,
    D,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]0 ,
    \ctrl_reg[lsu_req]_1 ,
    \imm_o_reg[4]_0 ,
    \imm_o_reg[1]_0 ,
    \execute_engine_reg[ir][12]_0 ,
    alu_add,
    \execute_engine_reg[ir][13]_0 ,
    WEA,
    ADDRARDADDR,
    DIADI,
    \execute_engine_reg[ir][13]_1 ,
    reg_file_reg,
    \execute_engine_reg[ir][13]_2 ,
    \fetch_engine_reg[pc][2]_1 ,
    \io_req[stb] ,
    \fifo_read_sync.rdata_o_reg[0] ,
    \mar_reg[11] ,
    \fifo_read_sync.rdata_o_reg[1] ,
    \fifo_read_sync.rdata_o_reg[2] ,
    \fifo_read_sync.rdata_o_reg[3] ,
    \fifo_read_sync.rdata_o_reg[4] ,
    \fifo_read_sync.rdata_o_reg[5] ,
    \fifo_read_sync.rdata_o_reg[6] ,
    \fifo_read_sync.rdata_o_reg[7] ,
    \ctrl_reg[enable] ,
    \fetch_engine_reg[pc][2]_2 ,
    \fifo_read_sync.rdata_o_reg[0]_0 ,
    \mar_reg[11]_0 ,
    \fifo_read_sync.rdata_o_reg[1]_0 ,
    \fifo_read_sync.rdata_o_reg[2]_0 ,
    \fifo_read_sync.rdata_o_reg[3]_0 ,
    \fifo_read_sync.rdata_o_reg[4]_0 ,
    \fifo_read_sync.rdata_o_reg[5]_0 ,
    \fifo_read_sync.rdata_o_reg[6]_0 ,
    \fifo_read_sync.rdata_o_reg[7]_0 ,
    \ctrl_reg[enable]_0 ,
    \bus_req_o_reg[rw] ,
    \fetch_engine_reg[pc][2]_3 ,
    \arbiter_reg[rtx_sreg][1] ,
    \mar_reg[10] ,
    \arbiter_reg[rtx_sreg][4] ,
    \arbiter_reg[rtx_sreg][5] ,
    \arbiter_reg[rtx_sreg][6] ,
    \arbiter_reg[rtx_sreg][7] ,
    \arbiter_reg[rtx_sreg][8] ,
    \bus_req_o_reg[rw]_0 ,
    \bus_rsp_o[data]1 ,
    \bus_req_i[stb] ,
    \mar_reg[14] ,
    \boot_req[stb] ,
    p_0_in1_in,
    \fetch_engine_reg[pc][31]_0 ,
    \fetch_engine_reg[pc][19]_0 ,
    \fetch_engine_reg[pc][23]_0 ,
    \fetch_engine_reg[pc][27]_0 ,
    \ctrl_reg[state] ,
    \bus_req_o_reg[rw]_1 ,
    SR,
    \bus_req_o_reg[rw]_2 ,
    fifo_clr1,
    \iodev_req[1][stb] ,
    \iodev_req[2][stb] ,
    \iodev_req[4][stb] ,
    \iodev_req[5][stb] ,
    \iodev_req[7][stb] ,
    \iodev_req[11][stb] ,
    \fetch_engine_reg[pc][18]_0 ,
    \fetch_engine_reg[pc][9]_0 ,
    \fetch_engine_reg[pc][11]_0 ,
    m_axi_aclk,
    rstn_sys,
    \bus_rsp_o_reg[ack] ,
    \ctrl_reg[we] ,
    \wb_core[cyc] ,
    alu_cmp,
    \trap_ctrl_reg[exc_buf][8]_0 ,
    arbiter_err,
    \trap_ctrl_reg[exc_buf][5]_0 ,
    \ctrl_reg[adr][31] ,
    DOADO,
    DOBDO,
    \arbiter_reg[a_req]_0 ,
    \arbiter_reg[a_req]_1 ,
    \main_rsp_o[err] ,
    \bus_req_i[src] ,
    \arbiter_reg[state] ,
    \arbiter[state_nxt]1 ,
    \main_rsp[ack] ,
    \ctrl_reg[adr][14] ,
    \ctrl_nxt[rf_wb_en]0__0 ,
    \serial_shifter.shifter_reg[cnt][1] ,
    cpu_firq,
    reg_file_reg_0,
    \serial_shifter.shifter_reg[done_ff] ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \main_rsp[data] ,
    \rdata_o_reg[7] ,
    rdata_o__0,
    \rdata_o_reg[16] ,
    \mar_reg[3] ,
    \bus_rsp_o_reg[ack]_0 ,
    \bus_rsp_o_reg[ack]_1 ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][7] ,
    \cg_en[uart0] ,
    \cpu_d_req[rw] ,
    \ctrl_reg[sim_mode]__0 ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][7]_0 ,
    \rx_engine_reg[over] ,
    \bus_rsp_o_reg[ack]_2 ,
    \bus_rsp_o_reg[data][7]_1 ,
    \cg_en[uart1] ,
    \ctrl_reg[sim_mode]__0_2 ,
    \bus_rsp_o_reg[data][2]_0 ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][7]_2 ,
    \rx_engine_reg[over]_0 ,
    \bus_rsp_o_reg[ack]_3 ,
    \bus_rsp_o_reg[ack]_4 ,
    \bus_rsp_o_reg[ack]_5 ,
    \bus_rsp_o_reg[data][7]_3 ,
    \cg_en[twi] ,
    p_2_in,
    rden_reg,
    \bus_rsp_o_reg[ack]_6 ,
    \bus_rsp_o_reg[ack]_7 ,
    \ctrl_reg[state]_0 ,
    \ctrl_reg[state]_1 ,
    \bus_rsp_o_reg[ack]_8 ,
    \bus_rsp_o_reg[ack]_9 ,
    \bus_rsp_o_reg[ack]_10 ,
    \bus_rsp_o_reg[ack]_11 ,
    \bus_rsp_o_reg[ack]_12 ,
    \bus_rsp_o_reg[ack]_13 ,
    \fifo_memory.fifo_reg[data][1][17] ,
    \trap_ctrl_reg[irq_pnd][2]_0 );
  output \trap_ctrl_reg[env_pending]__0 ;
  output \ctrl[alu_opa_mux] ;
  output \ctrl[alu_unsigned] ;
  output [0:0]\ctrl[alu_cp_trig] ;
  output \ctrl_reg[lsu_req]_0 ;
  output \ctrl[lsu_rw] ;
  output [20:0]Q;
  output [0:0]E;
  output \fetch_engine_reg[pc][14]_0 ;
  output \arbiter_reg[a_req] ;
  output [2:0]\FSM_onehot_execute_engine_reg[state][9]_0 ;
  output [7:0]\execute_engine_reg[ir][24]_0 ;
  output [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  output \arbiter_reg[a_req]0 ;
  output \fetch_engine_reg[pc][2]_0 ;
  output [27:0]D;
  output \arbiter_reg[b_req] ;
  output \arbiter_reg[b_req]0 ;
  output \ctrl_reg[lsu_req]_1 ;
  output [2:0]\imm_o_reg[4]_0 ;
  output [1:0]\imm_o_reg[1]_0 ;
  output [3:0]\execute_engine_reg[ir][12]_0 ;
  output [31:0]alu_add;
  output \execute_engine_reg[ir][13]_0 ;
  output [0:0]WEA;
  output [4:0]ADDRARDADDR;
  output [31:0]DIADI;
  output [31:0]\execute_engine_reg[ir][13]_1 ;
  output [31:0]reg_file_reg;
  output [7:0]\execute_engine_reg[ir][13]_2 ;
  output \fetch_engine_reg[pc][2]_1 ;
  output \io_req[stb] ;
  output \fifo_read_sync.rdata_o_reg[0] ;
  output \mar_reg[11] ;
  output \fifo_read_sync.rdata_o_reg[1] ;
  output \fifo_read_sync.rdata_o_reg[2] ;
  output \fifo_read_sync.rdata_o_reg[3] ;
  output \fifo_read_sync.rdata_o_reg[4] ;
  output \fifo_read_sync.rdata_o_reg[5] ;
  output \fifo_read_sync.rdata_o_reg[6] ;
  output \fifo_read_sync.rdata_o_reg[7] ;
  output \ctrl_reg[enable] ;
  output \fetch_engine_reg[pc][2]_2 ;
  output \fifo_read_sync.rdata_o_reg[0]_0 ;
  output \mar_reg[11]_0 ;
  output \fifo_read_sync.rdata_o_reg[1]_0 ;
  output \fifo_read_sync.rdata_o_reg[2]_0 ;
  output \fifo_read_sync.rdata_o_reg[3]_0 ;
  output \fifo_read_sync.rdata_o_reg[4]_0 ;
  output \fifo_read_sync.rdata_o_reg[5]_0 ;
  output \fifo_read_sync.rdata_o_reg[6]_0 ;
  output \fifo_read_sync.rdata_o_reg[7]_0 ;
  output \ctrl_reg[enable]_0 ;
  output \bus_req_o_reg[rw] ;
  output \fetch_engine_reg[pc][2]_3 ;
  output \arbiter_reg[rtx_sreg][1] ;
  output \mar_reg[10] ;
  output \arbiter_reg[rtx_sreg][4] ;
  output \arbiter_reg[rtx_sreg][5] ;
  output \arbiter_reg[rtx_sreg][6] ;
  output \arbiter_reg[rtx_sreg][7] ;
  output \arbiter_reg[rtx_sreg][8] ;
  output \bus_req_o_reg[rw]_0 ;
  output \bus_rsp_o[data]1 ;
  output \bus_req_i[stb] ;
  output \mar_reg[14] ;
  output \boot_req[stb] ;
  output p_0_in1_in;
  output \fetch_engine_reg[pc][31]_0 ;
  output \fetch_engine_reg[pc][19]_0 ;
  output \fetch_engine_reg[pc][23]_0 ;
  output \fetch_engine_reg[pc][27]_0 ;
  output \ctrl_reg[state] ;
  output \bus_req_o_reg[rw]_1 ;
  output [0:0]SR;
  output \bus_req_o_reg[rw]_2 ;
  output fifo_clr1;
  output \iodev_req[1][stb] ;
  output \iodev_req[2][stb] ;
  output \iodev_req[4][stb] ;
  output \iodev_req[5][stb] ;
  output \iodev_req[7][stb] ;
  output \iodev_req[11][stb] ;
  output \fetch_engine_reg[pc][18]_0 ;
  output \fetch_engine_reg[pc][9]_0 ;
  output \fetch_engine_reg[pc][11]_0 ;
  input m_axi_aclk;
  input rstn_sys;
  input \bus_rsp_o_reg[ack] ;
  input \ctrl_reg[we] ;
  input \wb_core[cyc] ;
  input [1:0]alu_cmp;
  input \trap_ctrl_reg[exc_buf][8]_0 ;
  input arbiter_err;
  input \trap_ctrl_reg[exc_buf][5]_0 ;
  input [31:0]\ctrl_reg[adr][31] ;
  input [31:0]DOADO;
  input [31:0]DOBDO;
  input \arbiter_reg[a_req]_0 ;
  input \arbiter_reg[a_req]_1 ;
  input \main_rsp_o[err] ;
  input \bus_req_i[src] ;
  input [1:0]\arbiter_reg[state] ;
  input \arbiter[state_nxt]1 ;
  input \main_rsp[ack] ;
  input \ctrl_reg[adr][14] ;
  input \ctrl_nxt[rf_wb_en]0__0 ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  input [8:0]cpu_firq;
  input [31:0]reg_file_reg_0;
  input \serial_shifter.shifter_reg[done_ff] ;
  input [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  input [31:0]\main_rsp[data] ;
  input [7:0]\rdata_o_reg[7] ;
  input [0:0]rdata_o__0;
  input \rdata_o_reg[16] ;
  input \mar_reg[3] ;
  input \bus_rsp_o_reg[ack]_0 ;
  input \bus_rsp_o_reg[ack]_1 ;
  input \bus_rsp_o_reg[data][31] ;
  input [7:0]\bus_rsp_o_reg[data][7] ;
  input \cg_en[uart0] ;
  input \cpu_d_req[rw] ;
  input \ctrl_reg[sim_mode]__0 ;
  input \bus_rsp_o_reg[data][2] ;
  input [2:0]\bus_rsp_o_reg[data][5] ;
  input [1:0]\bus_rsp_o_reg[data][7]_0 ;
  input \rx_engine_reg[over] ;
  input \bus_rsp_o_reg[ack]_2 ;
  input [7:0]\bus_rsp_o_reg[data][7]_1 ;
  input \cg_en[uart1] ;
  input \ctrl_reg[sim_mode]__0_2 ;
  input \bus_rsp_o_reg[data][2]_0 ;
  input [2:0]\bus_rsp_o_reg[data][5]_0 ;
  input [1:0]\bus_rsp_o_reg[data][7]_2 ;
  input \rx_engine_reg[over]_0 ;
  input \bus_rsp_o_reg[ack]_3 ;
  input \bus_rsp_o_reg[ack]_4 ;
  input \bus_rsp_o_reg[ack]_5 ;
  input [5:0]\bus_rsp_o_reg[data][7]_3 ;
  input \cg_en[twi] ;
  input [4:0]p_2_in;
  input rden_reg;
  input \bus_rsp_o_reg[ack]_6 ;
  input \bus_rsp_o_reg[ack]_7 ;
  input \ctrl_reg[state]_0 ;
  input \ctrl_reg[state]_1 ;
  input \bus_rsp_o_reg[ack]_8 ;
  input \bus_rsp_o_reg[ack]_9 ;
  input \bus_rsp_o_reg[ack]_10 ;
  input \bus_rsp_o_reg[ack]_11 ;
  input \bus_rsp_o_reg[ack]_12 ;
  input \bus_rsp_o_reg[ack]_13 ;
  input [0:0]\fifo_memory.fifo_reg[data][1][17] ;
  input [2:0]\trap_ctrl_reg[irq_pnd][2]_0 ;

  wire [4:0]ADDRARDADDR;
  wire [27:0]D;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire \FSM_onehot_execute_engine[state][0]_i_1_n_0 ;
  wire \FSM_onehot_execute_engine[state][0]_i_2_n_0 ;
  wire \FSM_onehot_execute_engine[state][0]_i_3_n_0 ;
  wire \FSM_onehot_execute_engine[state][0]_i_4_n_0 ;
  wire \FSM_onehot_execute_engine[state][0]_i_5_n_0 ;
  wire \FSM_onehot_execute_engine[state][0]_i_6_n_0 ;
  wire \FSM_onehot_execute_engine[state][0]_i_7_n_0 ;
  wire \FSM_onehot_execute_engine[state][10]_i_1_n_0 ;
  wire \FSM_onehot_execute_engine[state][11]_i_1_n_0 ;
  wire \FSM_onehot_execute_engine[state][11]_i_2_n_0 ;
  wire \FSM_onehot_execute_engine[state][11]_i_3_n_0 ;
  wire \FSM_onehot_execute_engine[state][11]_i_4_n_0 ;
  wire \FSM_onehot_execute_engine[state][12]_i_10_n_0 ;
  wire \FSM_onehot_execute_engine[state][12]_i_11_n_0 ;
  wire \FSM_onehot_execute_engine[state][12]_i_12_n_0 ;
  wire \FSM_onehot_execute_engine[state][12]_i_13_n_0 ;
  wire \FSM_onehot_execute_engine[state][12]_i_14_n_0 ;
  wire \FSM_onehot_execute_engine[state][12]_i_2_n_0 ;
  wire \FSM_onehot_execute_engine[state][12]_i_4_n_0 ;
  wire \FSM_onehot_execute_engine[state][12]_i_5_n_0 ;
  wire \FSM_onehot_execute_engine[state][12]_i_6_n_0 ;
  wire \FSM_onehot_execute_engine[state][12]_i_7_n_0 ;
  wire \FSM_onehot_execute_engine[state][12]_i_8_n_0 ;
  wire \FSM_onehot_execute_engine[state][12]_i_9_n_0 ;
  wire \FSM_onehot_execute_engine[state][1]_i_1_n_0 ;
  wire \FSM_onehot_execute_engine[state][2]_i_1_n_0 ;
  wire \FSM_onehot_execute_engine[state][3]_i_1_n_0 ;
  wire \FSM_onehot_execute_engine[state][4]_i_1_n_0 ;
  wire \FSM_onehot_execute_engine[state][4]_i_2_n_0 ;
  wire \FSM_onehot_execute_engine[state][4]_i_3_n_0 ;
  wire \FSM_onehot_execute_engine[state][5]_i_10_n_0 ;
  wire \FSM_onehot_execute_engine[state][5]_i_11_n_0 ;
  wire \FSM_onehot_execute_engine[state][5]_i_1_n_0 ;
  wire \FSM_onehot_execute_engine[state][5]_i_2_n_0 ;
  wire \FSM_onehot_execute_engine[state][5]_i_3_n_0 ;
  wire \FSM_onehot_execute_engine[state][5]_i_4_n_0 ;
  wire \FSM_onehot_execute_engine[state][5]_i_5_n_0 ;
  wire \FSM_onehot_execute_engine[state][5]_i_6_n_0 ;
  wire \FSM_onehot_execute_engine[state][5]_i_7_n_0 ;
  wire \FSM_onehot_execute_engine[state][5]_i_8_n_0 ;
  wire \FSM_onehot_execute_engine[state][5]_i_9_n_0 ;
  wire \FSM_onehot_execute_engine[state][6]_i_1_n_0 ;
  wire \FSM_onehot_execute_engine[state][8]_i_1_n_0 ;
  wire \FSM_onehot_execute_engine[state][9]_i_1_n_0 ;
  wire [2:0]\FSM_onehot_execute_engine_reg[state][9]_0 ;
  wire \FSM_onehot_execute_engine_reg[state_n_0_][10] ;
  wire \FSM_onehot_execute_engine_reg[state_n_0_][11] ;
  wire \FSM_onehot_execute_engine_reg[state_n_0_][1] ;
  wire \FSM_onehot_execute_engine_reg[state_n_0_][3] ;
  wire \FSM_onehot_fetch_engine_reg[state_n_0_][0] ;
  wire \FSM_onehot_fetch_engine_reg[state_n_0_][2] ;
  wire [20:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire \arbiter[state_nxt]1 ;
  wire arbiter_err;
  wire \arbiter_reg[a_req] ;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]_0 ;
  wire \arbiter_reg[a_req]_1 ;
  wire \arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[rtx_sreg][1] ;
  wire \arbiter_reg[rtx_sreg][4] ;
  wire \arbiter_reg[rtx_sreg][5] ;
  wire \arbiter_reg[rtx_sreg][6] ;
  wire \arbiter_reg[rtx_sreg][7] ;
  wire \arbiter_reg[rtx_sreg][8] ;
  wire [1:0]\arbiter_reg[state] ;
  wire \boot_req[stb] ;
  wire \bus_req_i[src] ;
  wire \bus_req_i[stb] ;
  wire \bus_req_o_reg[rw] ;
  wire \bus_req_o_reg[rw]_0 ;
  wire \bus_req_o_reg[rw]_1 ;
  wire \bus_req_o_reg[rw]_2 ;
  wire \bus_rsp_o[data]1 ;
  wire \bus_rsp_o_reg[ack] ;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[ack]_1 ;
  wire \bus_rsp_o_reg[ack]_10 ;
  wire \bus_rsp_o_reg[ack]_11 ;
  wire \bus_rsp_o_reg[ack]_12 ;
  wire \bus_rsp_o_reg[ack]_13 ;
  wire \bus_rsp_o_reg[ack]_2 ;
  wire \bus_rsp_o_reg[ack]_3 ;
  wire \bus_rsp_o_reg[ack]_4 ;
  wire \bus_rsp_o_reg[ack]_5 ;
  wire \bus_rsp_o_reg[ack]_6 ;
  wire \bus_rsp_o_reg[ack]_7 ;
  wire \bus_rsp_o_reg[ack]_8 ;
  wire \bus_rsp_o_reg[ack]_9 ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][2]_0 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire [2:0]\bus_rsp_o_reg[data][5] ;
  wire [2:0]\bus_rsp_o_reg[data][5]_0 ;
  wire [7:0]\bus_rsp_o_reg[data][7] ;
  wire [1:0]\bus_rsp_o_reg[data][7]_0 ;
  wire [7:0]\bus_rsp_o_reg[data][7]_1 ;
  wire [1:0]\bus_rsp_o_reg[data][7]_2 ;
  wire [5:0]\bus_rsp_o_reg[data][7]_3 ;
  wire \cg_en[twi] ;
  wire \cg_en[uart0] ;
  wire \cg_en[uart1] ;
  wire [32:32]\cnt[nxt][2]_12 ;
  wire [0:0]\cnt[we_hi] ;
  wire [2:2]\cnt[we_hi]__1 ;
  wire [2:0]\cnt[we_lo] ;
  wire \cnt[we_lo]1__3 ;
  wire \cnt_reg[inc_n_0_][0] ;
  wire \cnt_reg[inc_n_0_][2] ;
  wire \cpu_counter_gen[0].cnt[hi][0][11]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][11]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][11]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][11]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][15]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][15]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][15]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][15]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][19]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][19]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][19]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][19]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][23]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][23]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][23]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][23]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][27]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][27]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][27]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][27]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][31]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][31]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][31]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][31]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][3]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][3]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][3]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][3]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][3]_i_6_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][7]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][7]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][7]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[hi][0][7]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][11]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][11]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][11]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][11]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][15]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][15]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][15]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][15]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][19]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][19]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][19]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][19]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][23]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][23]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][23]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][23]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][27]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][27]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][27]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][27]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][31]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][31]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][31]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][31]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][3]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][3]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][3]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][3]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][3]_i_6_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][7]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][7]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][7]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt[lo][0][7]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt[ovf][0][0]_i_9_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][0] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][10] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][11] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][12] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][13] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][14] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][15] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][16] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][17] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][18] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][19] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][1] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][20] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][21] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][22] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][23] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][24] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][25] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][26] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][27] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][28] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][29] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][2] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][30] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][31] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][3] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][4] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][5] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][6] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][7] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][8] ;
  wire \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][9] ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_4 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_5 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_6 ;
  wire \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_7 ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][0] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][10] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][11] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][12] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][13] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][14] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][15] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][16] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][17] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][18] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][19] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][1] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][20] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][21] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][22] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][23] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][24] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][25] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][26] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][27] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][28] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][29] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][2] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][30] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][31] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][3] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][4] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][5] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][6] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][7] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][8] ;
  wire \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][9] ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_0 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_1 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_2 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_3 ;
  wire \cpu_counter_gen[0].cnt_reg[ovf_n_0_][0][0] ;
  wire \cpu_counter_gen[2].cnt[hi][2][0]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][0]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][0]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][0]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][0]_i_6_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][12]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][12]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][12]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][12]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][16]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][16]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][16]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][16]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][20]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][20]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][20]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][20]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][24]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][24]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][24]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][24]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][28]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][28]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][28]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][28]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][4]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][4]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][4]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][4]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][8]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][8]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][8]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[hi][2][8]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][11]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][11]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][11]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][11]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][15]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][15]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][15]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][15]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][19]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][19]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][19]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][19]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][23]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][23]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][23]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][23]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][27]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][27]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][27]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][27]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][31]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][31]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][31]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][31]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][3]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][3]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][3]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][3]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][3]_i_6_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][7]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][7]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][7]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt[lo][2][7]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt[ovf][2][0]_i_9_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_7 ;
  wire [31:0]\cpu_counter_gen[2].cnt_reg[hi][2]_5 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_4 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_5 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_6 ;
  wire \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_7 ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][0] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][10] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][11] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][12] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][13] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][14] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][15] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][16] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][17] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][18] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][19] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][1] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][20] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][21] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][22] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][23] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][24] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][25] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][26] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][27] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][28] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][29] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][2] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][30] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][31] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][3] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][4] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][5] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][6] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][7] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][8] ;
  wire \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][9] ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_0 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_1 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_2 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_3 ;
  wire \cpu_counter_gen[2].cnt_reg[ovf][2]_4 ;
  wire \cpu_d_req[rw] ;
  wire [8:0]cpu_firq;
  wire [30:4]\cpu_i_req[addr] ;
  wire \csr[mcause][0]_i_1_n_0 ;
  wire \csr[mcause][1]_i_1_n_0 ;
  wire \csr[mcause][2]_i_1_n_0 ;
  wire \csr[mcause][3]_i_1_n_0 ;
  wire \csr[mcause][4]_i_1_n_0 ;
  wire \csr[mcause][5]_i_2_n_0 ;
  wire \csr[mcause][5]_i_3_n_0 ;
  wire \csr[mcountinhibit][0]_i_1_n_0 ;
  wire \csr[mcountinhibit][2]_i_1_n_0 ;
  wire \csr[mcountinhibit][2]_i_3_n_0 ;
  wire \csr[mcountinhibit][2]_i_4_n_0 ;
  wire \csr[mcountinhibit][2]_i_5_n_0 ;
  wire \csr[mcyclecfg_minh]_i_1_n_0 ;
  wire \csr[mcyclecfg_uinh]_i_1_n_0 ;
  wire \csr[mcyclecfg_uinh]_i_2_n_0 ;
  wire \csr[mcyclecfg_uinh]_i_3_n_0 ;
  wire \csr[mcyclecfg_uinh]_i_4_n_0 ;
  wire \csr[mcyclecfg_uinh]_i_5_n_0 ;
  wire \csr[mepc][31]_i_3_n_0 ;
  wire \csr[mepc][31]_i_4_n_0 ;
  wire \csr[mepc][31]_i_5_n_0 ;
  wire \csr[mie_firq] ;
  wire \csr[mie_firq][15]_i_3_n_0 ;
  wire \csr[mie_firq][15]_i_4_n_0 ;
  wire \csr[mie_firq][15]_i_5_n_0 ;
  wire \csr[mie_mei]_i_1_n_0 ;
  wire \csr[mie_msi]_i_1_n_0 ;
  wire \csr[mie_mti]_i_1_n_0 ;
  wire \csr[minstretcfg_minh]_i_1_n_0 ;
  wire \csr[minstretcfg_uinh]_i_1_n_0 ;
  wire \csr[minstretcfg_uinh]_i_2_n_0 ;
  wire \csr[minstretcfg_uinh]_i_3_n_0 ;
  wire \csr[mip_firq_nclr][0]_i_1_n_0 ;
  wire \csr[mip_firq_nclr][0]_i_2_n_0 ;
  wire \csr[mip_firq_nclr][15]_i_1_n_0 ;
  wire \csr[mip_firq_nclr][15]_i_2_n_0 ;
  wire \csr[mip_firq_nclr][15]_i_3_n_0 ;
  wire \csr[mip_firq_nclr][15]_i_4_n_0 ;
  wire \csr[mip_firq_nclr][2]_i_1_n_0 ;
  wire \csr[mip_firq_nclr][2]_i_2_n_0 ;
  wire \csr[mip_firq_nclr][3]_i_1_n_0 ;
  wire \csr[mip_firq_nclr][3]_i_2_n_0 ;
  wire \csr[mip_firq_nclr][4]_i_1_n_0 ;
  wire \csr[mip_firq_nclr][4]_i_2_n_0 ;
  wire \csr[mip_firq_nclr][5]_i_1_n_0 ;
  wire \csr[mip_firq_nclr][5]_i_2_n_0 ;
  wire \csr[mip_firq_nclr][6]_i_1_n_0 ;
  wire \csr[mip_firq_nclr][6]_i_2_n_0 ;
  wire \csr[mip_firq_nclr][7]_i_1_n_0 ;
  wire \csr[mip_firq_nclr][7]_i_2_n_0 ;
  wire \csr[mip_firq_nclr][9]_i_1_n_0 ;
  wire \csr[mip_firq_nclr][9]_i_2_n_0 ;
  wire \csr[mscratch][31]_i_1_n_0 ;
  wire \csr[mscratch][31]_i_2_n_0 ;
  wire \csr[mstatus_mie]_i_1_n_0 ;
  wire \csr[mstatus_mie]_i_3_n_0 ;
  wire \csr[mstatus_mie]_i_4_n_0 ;
  wire \csr[mstatus_mie]_i_5_n_0 ;
  wire \csr[mstatus_mie]_i_6_n_0 ;
  wire \csr[mstatus_mpie]_i_1_n_0 ;
  wire \csr[mstatus_mpie]_i_2_n_0 ;
  wire \csr[mtinst][0]_i_1_n_0 ;
  wire \csr[mtinst][10]_i_1_n_0 ;
  wire \csr[mtinst][11]_i_1_n_0 ;
  wire \csr[mtinst][12]_i_1_n_0 ;
  wire \csr[mtinst][13]_i_1_n_0 ;
  wire \csr[mtinst][14]_i_1_n_0 ;
  wire \csr[mtinst][15]_i_1_n_0 ;
  wire \csr[mtinst][16]_i_1_n_0 ;
  wire \csr[mtinst][17]_i_1_n_0 ;
  wire \csr[mtinst][18]_i_1_n_0 ;
  wire \csr[mtinst][19]_i_1_n_0 ;
  wire \csr[mtinst][1]_i_1_n_0 ;
  wire \csr[mtinst][20]_i_1_n_0 ;
  wire \csr[mtinst][21]_i_1_n_0 ;
  wire \csr[mtinst][22]_i_1_n_0 ;
  wire \csr[mtinst][23]_i_1_n_0 ;
  wire \csr[mtinst][24]_i_1_n_0 ;
  wire \csr[mtinst][25]_i_1_n_0 ;
  wire \csr[mtinst][26]_i_1_n_0 ;
  wire \csr[mtinst][27]_i_1_n_0 ;
  wire \csr[mtinst][28]_i_1_n_0 ;
  wire \csr[mtinst][29]_i_1_n_0 ;
  wire \csr[mtinst][2]_i_1_n_0 ;
  wire \csr[mtinst][30]_i_1_n_0 ;
  wire \csr[mtinst][31]_i_1_n_0 ;
  wire \csr[mtinst][3]_i_1_n_0 ;
  wire \csr[mtinst][4]_i_1_n_0 ;
  wire \csr[mtinst][5]_i_1_n_0 ;
  wire \csr[mtinst][6]_i_1_n_0 ;
  wire \csr[mtinst][7]_i_1_n_0 ;
  wire \csr[mtinst][8]_i_1_n_0 ;
  wire \csr[mtinst][9]_i_1_n_0 ;
  wire \csr[mtval] ;
  wire \csr[mtval][0]_i_1_n_0 ;
  wire \csr[mtval][10]_i_1_n_0 ;
  wire \csr[mtval][11]_i_1_n_0 ;
  wire \csr[mtval][12]_i_1_n_0 ;
  wire \csr[mtval][13]_i_1_n_0 ;
  wire \csr[mtval][14]_i_1_n_0 ;
  wire \csr[mtval][15]_i_1_n_0 ;
  wire \csr[mtval][16]_i_1_n_0 ;
  wire \csr[mtval][17]_i_1_n_0 ;
  wire \csr[mtval][18]_i_1_n_0 ;
  wire \csr[mtval][19]_i_1_n_0 ;
  wire \csr[mtval][1]_i_1_n_0 ;
  wire \csr[mtval][20]_i_1_n_0 ;
  wire \csr[mtval][21]_i_1_n_0 ;
  wire \csr[mtval][22]_i_1_n_0 ;
  wire \csr[mtval][23]_i_1_n_0 ;
  wire \csr[mtval][24]_i_1_n_0 ;
  wire \csr[mtval][25]_i_1_n_0 ;
  wire \csr[mtval][26]_i_1_n_0 ;
  wire \csr[mtval][27]_i_1_n_0 ;
  wire \csr[mtval][28]_i_1_n_0 ;
  wire \csr[mtval][29]_i_1_n_0 ;
  wire \csr[mtval][2]_i_1_n_0 ;
  wire \csr[mtval][30]_i_1_n_0 ;
  wire \csr[mtval][31]_i_2_n_0 ;
  wire \csr[mtval][3]_i_1_n_0 ;
  wire \csr[mtval][4]_i_1_n_0 ;
  wire \csr[mtval][5]_i_1_n_0 ;
  wire \csr[mtval][6]_i_1_n_0 ;
  wire \csr[mtval][7]_i_1_n_0 ;
  wire \csr[mtval][8]_i_1_n_0 ;
  wire \csr[mtval][9]_i_1_n_0 ;
  wire \csr[mtvec][0]_i_1_n_0 ;
  wire \csr[mtvec][2]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_2_n_0 ;
  wire \csr[mtvec][31]_i_3_n_0 ;
  wire \csr[mtvec][31]_i_4_n_0 ;
  wire \csr[mtvec][31]_i_5_n_0 ;
  wire \csr[mtvec][3]_i_1_n_0 ;
  wire \csr[mtvec][4]_i_1_n_0 ;
  wire \csr[mtvec][5]_i_1_n_0 ;
  wire \csr[mtvec][6]_i_1_n_0 ;
  wire \csr[rdata][0]_i_1_n_0 ;
  wire \csr[rdata][0]_i_2_n_0 ;
  wire \csr[rdata][0]_i_3_n_0 ;
  wire \csr[rdata][0]_i_4_n_0 ;
  wire \csr[rdata][0]_i_5_n_0 ;
  wire \csr[rdata][10]_i_1_n_0 ;
  wire \csr[rdata][10]_i_2_n_0 ;
  wire \csr[rdata][10]_i_3_n_0 ;
  wire \csr[rdata][10]_i_4_n_0 ;
  wire \csr[rdata][11]_i_1_n_0 ;
  wire \csr[rdata][11]_i_2_n_0 ;
  wire \csr[rdata][11]_i_3_n_0 ;
  wire \csr[rdata][11]_i_4_n_0 ;
  wire \csr[rdata][11]_i_5_n_0 ;
  wire \csr[rdata][11]_i_6_n_0 ;
  wire \csr[rdata][12]_i_1_n_0 ;
  wire \csr[rdata][12]_i_2_n_0 ;
  wire \csr[rdata][12]_i_3_n_0 ;
  wire \csr[rdata][12]_i_4_n_0 ;
  wire \csr[rdata][12]_i_5_n_0 ;
  wire \csr[rdata][13]_i_1_n_0 ;
  wire \csr[rdata][13]_i_2_n_0 ;
  wire \csr[rdata][13]_i_3_n_0 ;
  wire \csr[rdata][13]_i_4_n_0 ;
  wire \csr[rdata][14]_i_1_n_0 ;
  wire \csr[rdata][14]_i_2_n_0 ;
  wire \csr[rdata][14]_i_3_n_0 ;
  wire \csr[rdata][14]_i_4_n_0 ;
  wire \csr[rdata][15]_i_1_n_0 ;
  wire \csr[rdata][15]_i_2_n_0 ;
  wire \csr[rdata][15]_i_3_n_0 ;
  wire \csr[rdata][15]_i_4_n_0 ;
  wire \csr[rdata][16]_i_1_n_0 ;
  wire \csr[rdata][16]_i_2_n_0 ;
  wire \csr[rdata][16]_i_3_n_0 ;
  wire \csr[rdata][16]_i_4_n_0 ;
  wire \csr[rdata][16]_i_5_n_0 ;
  wire \csr[rdata][16]_i_6_n_0 ;
  wire \csr[rdata][17]_i_1_n_0 ;
  wire \csr[rdata][17]_i_2_n_0 ;
  wire \csr[rdata][17]_i_3_n_0 ;
  wire \csr[rdata][17]_i_4_n_0 ;
  wire \csr[rdata][17]_i_5_n_0 ;
  wire \csr[rdata][18]_i_1_n_0 ;
  wire \csr[rdata][18]_i_2_n_0 ;
  wire \csr[rdata][18]_i_3_n_0 ;
  wire \csr[rdata][18]_i_4_n_0 ;
  wire \csr[rdata][18]_i_5_n_0 ;
  wire \csr[rdata][18]_i_6_n_0 ;
  wire \csr[rdata][19]_i_1_n_0 ;
  wire \csr[rdata][19]_i_2_n_0 ;
  wire \csr[rdata][19]_i_3_n_0 ;
  wire \csr[rdata][19]_i_4_n_0 ;
  wire \csr[rdata][19]_i_5_n_0 ;
  wire \csr[rdata][19]_i_6_n_0 ;
  wire \csr[rdata][1]_i_1_n_0 ;
  wire \csr[rdata][1]_i_2_n_0 ;
  wire \csr[rdata][1]_i_3_n_0 ;
  wire \csr[rdata][1]_i_4_n_0 ;
  wire \csr[rdata][1]_i_5_n_0 ;
  wire \csr[rdata][20]_i_1_n_0 ;
  wire \csr[rdata][20]_i_2_n_0 ;
  wire \csr[rdata][20]_i_3_n_0 ;
  wire \csr[rdata][20]_i_4_n_0 ;
  wire \csr[rdata][20]_i_5_n_0 ;
  wire \csr[rdata][20]_i_6_n_0 ;
  wire \csr[rdata][21]_i_1_n_0 ;
  wire \csr[rdata][21]_i_2_n_0 ;
  wire \csr[rdata][21]_i_3_n_0 ;
  wire \csr[rdata][21]_i_4_n_0 ;
  wire \csr[rdata][21]_i_5_n_0 ;
  wire \csr[rdata][21]_i_6_n_0 ;
  wire \csr[rdata][22]_i_1_n_0 ;
  wire \csr[rdata][22]_i_2_n_0 ;
  wire \csr[rdata][22]_i_3_n_0 ;
  wire \csr[rdata][22]_i_4_n_0 ;
  wire \csr[rdata][22]_i_5_n_0 ;
  wire \csr[rdata][22]_i_6_n_0 ;
  wire \csr[rdata][23]_i_1_n_0 ;
  wire \csr[rdata][23]_i_2_n_0 ;
  wire \csr[rdata][23]_i_3_n_0 ;
  wire \csr[rdata][23]_i_4_n_0 ;
  wire \csr[rdata][23]_i_5_n_0 ;
  wire \csr[rdata][23]_i_6_n_0 ;
  wire \csr[rdata][24]_i_1_n_0 ;
  wire \csr[rdata][24]_i_2_n_0 ;
  wire \csr[rdata][24]_i_3_n_0 ;
  wire \csr[rdata][24]_i_4_n_0 ;
  wire \csr[rdata][24]_i_5_n_0 ;
  wire \csr[rdata][25]_i_1_n_0 ;
  wire \csr[rdata][25]_i_2_n_0 ;
  wire \csr[rdata][25]_i_3_n_0 ;
  wire \csr[rdata][25]_i_4_n_0 ;
  wire \csr[rdata][25]_i_5_n_0 ;
  wire \csr[rdata][25]_i_6_n_0 ;
  wire \csr[rdata][26]_i_1_n_0 ;
  wire \csr[rdata][26]_i_2_n_0 ;
  wire \csr[rdata][26]_i_3_n_0 ;
  wire \csr[rdata][26]_i_4_n_0 ;
  wire \csr[rdata][26]_i_5_n_0 ;
  wire \csr[rdata][27]_i_1_n_0 ;
  wire \csr[rdata][27]_i_2_n_0 ;
  wire \csr[rdata][27]_i_3_n_0 ;
  wire \csr[rdata][27]_i_4_n_0 ;
  wire \csr[rdata][27]_i_5_n_0 ;
  wire \csr[rdata][28]_i_1_n_0 ;
  wire \csr[rdata][28]_i_2_n_0 ;
  wire \csr[rdata][28]_i_3_n_0 ;
  wire \csr[rdata][28]_i_4_n_0 ;
  wire \csr[rdata][28]_i_5_n_0 ;
  wire \csr[rdata][28]_i_6_n_0 ;
  wire \csr[rdata][29]_i_1_n_0 ;
  wire \csr[rdata][29]_i_2_n_0 ;
  wire \csr[rdata][29]_i_3_n_0 ;
  wire \csr[rdata][29]_i_4_n_0 ;
  wire \csr[rdata][29]_i_5_n_0 ;
  wire \csr[rdata][2]_i_1_n_0 ;
  wire \csr[rdata][2]_i_2_n_0 ;
  wire \csr[rdata][2]_i_3_n_0 ;
  wire \csr[rdata][2]_i_4_n_0 ;
  wire \csr[rdata][2]_i_5_n_0 ;
  wire \csr[rdata][30]_i_1_n_0 ;
  wire \csr[rdata][30]_i_2_n_0 ;
  wire \csr[rdata][30]_i_3_n_0 ;
  wire \csr[rdata][30]_i_4_n_0 ;
  wire \csr[rdata][30]_i_5_n_0 ;
  wire \csr[rdata][30]_i_6_n_0 ;
  wire \csr[rdata][31]_i_10_n_0 ;
  wire \csr[rdata][31]_i_12_n_0 ;
  wire \csr[rdata][31]_i_13_n_0 ;
  wire \csr[rdata][31]_i_14_n_0 ;
  wire \csr[rdata][31]_i_15_n_0 ;
  wire \csr[rdata][31]_i_16_n_0 ;
  wire \csr[rdata][31]_i_17_n_0 ;
  wire \csr[rdata][31]_i_18_n_0 ;
  wire \csr[rdata][31]_i_19_n_0 ;
  wire \csr[rdata][31]_i_1_n_0 ;
  wire \csr[rdata][31]_i_20_n_0 ;
  wire \csr[rdata][31]_i_21_n_0 ;
  wire \csr[rdata][31]_i_22_n_0 ;
  wire \csr[rdata][31]_i_23_n_0 ;
  wire \csr[rdata][31]_i_24_n_0 ;
  wire \csr[rdata][31]_i_25_n_0 ;
  wire \csr[rdata][31]_i_26_n_0 ;
  wire \csr[rdata][31]_i_27_n_0 ;
  wire \csr[rdata][31]_i_28_n_0 ;
  wire \csr[rdata][31]_i_29_n_0 ;
  wire \csr[rdata][31]_i_2_n_0 ;
  wire \csr[rdata][31]_i_30_n_0 ;
  wire \csr[rdata][31]_i_31_n_0 ;
  wire \csr[rdata][31]_i_32_n_0 ;
  wire \csr[rdata][31]_i_33_n_0 ;
  wire \csr[rdata][31]_i_34_n_0 ;
  wire \csr[rdata][31]_i_35_n_0 ;
  wire \csr[rdata][31]_i_36_n_0 ;
  wire \csr[rdata][31]_i_37_n_0 ;
  wire \csr[rdata][31]_i_38_n_0 ;
  wire \csr[rdata][31]_i_39_n_0 ;
  wire \csr[rdata][31]_i_3_n_0 ;
  wire \csr[rdata][31]_i_40_n_0 ;
  wire \csr[rdata][31]_i_41_n_0 ;
  wire \csr[rdata][31]_i_42_n_0 ;
  wire \csr[rdata][31]_i_4_n_0 ;
  wire \csr[rdata][31]_i_5_n_0 ;
  wire \csr[rdata][31]_i_6_n_0 ;
  wire \csr[rdata][31]_i_7_n_0 ;
  wire \csr[rdata][31]_i_8_n_0 ;
  wire \csr[rdata][31]_i_9_n_0 ;
  wire \csr[rdata][3]_i_1_n_0 ;
  wire \csr[rdata][3]_i_2_n_0 ;
  wire \csr[rdata][3]_i_3_n_0 ;
  wire \csr[rdata][3]_i_4_n_0 ;
  wire \csr[rdata][3]_i_5_n_0 ;
  wire \csr[rdata][3]_i_6_n_0 ;
  wire \csr[rdata][4]_i_1_n_0 ;
  wire \csr[rdata][4]_i_2_n_0 ;
  wire \csr[rdata][4]_i_3_n_0 ;
  wire \csr[rdata][4]_i_4_n_0 ;
  wire \csr[rdata][4]_i_5_n_0 ;
  wire \csr[rdata][5]_i_1_n_0 ;
  wire \csr[rdata][5]_i_2_n_0 ;
  wire \csr[rdata][5]_i_3_n_0 ;
  wire \csr[rdata][5]_i_4_n_0 ;
  wire \csr[rdata][6]_i_1_n_0 ;
  wire \csr[rdata][6]_i_2_n_0 ;
  wire \csr[rdata][6]_i_3_n_0 ;
  wire \csr[rdata][6]_i_4_n_0 ;
  wire \csr[rdata][7]_i_1_n_0 ;
  wire \csr[rdata][7]_i_2_n_0 ;
  wire \csr[rdata][7]_i_3_n_0 ;
  wire \csr[rdata][7]_i_4_n_0 ;
  wire \csr[rdata][7]_i_5_n_0 ;
  wire \csr[rdata][7]_i_6_n_0 ;
  wire \csr[rdata][8]_i_1_n_0 ;
  wire \csr[rdata][8]_i_2_n_0 ;
  wire \csr[rdata][8]_i_3_n_0 ;
  wire \csr[rdata][8]_i_4_n_0 ;
  wire \csr[rdata][9]_i_1_n_0 ;
  wire \csr[rdata][9]_i_2_n_0 ;
  wire \csr[rdata][9]_i_3_n_0 ;
  wire \csr[rdata][9]_i_4_n_0 ;
  wire \csr[re_nxt] ;
  wire \csr[we]_i_1_n_0 ;
  wire [31:0]csr_rdata;
  wire \csr_reg[mcause]0 ;
  wire \csr_reg[mcountinhibit_n_0_][0] ;
  wire \csr_reg[mcountinhibit_n_0_][2] ;
  wire \csr_reg[mcyclecfg_minh_n_0_] ;
  wire \csr_reg[mcyclecfg_uinh_n_0_] ;
  wire \csr_reg[mepc]0 ;
  wire \csr_reg[mie_firq_n_0_][0] ;
  wire \csr_reg[mie_firq_n_0_][15] ;
  wire \csr_reg[mie_firq_n_0_][1] ;
  wire \csr_reg[mie_firq_n_0_][2] ;
  wire \csr_reg[mie_firq_n_0_][4] ;
  wire \csr_reg[mie_mei]__0 ;
  wire \csr_reg[mie_msi]__0 ;
  wire \csr_reg[mie_mti]__0 ;
  wire \csr_reg[minstretcfg_minh_n_0_] ;
  wire \csr_reg[minstretcfg_uinh_n_0_] ;
  wire \csr_reg[mip_firq_nclr_n_0_][0] ;
  wire \csr_reg[mip_firq_nclr_n_0_][15] ;
  wire [31:0]\csr_reg[mscratch] ;
  wire \csr_reg[mstatus_mie]__0 ;
  wire \csr_reg[mstatus_mpie]0 ;
  wire \csr_reg[mstatus_mpie]__0 ;
  wire \csr_reg[mstatus_mpp_n_0_] ;
  wire [31:0]\csr_reg[mtinst] ;
  wire [31:0]\csr_reg[mtval] ;
  wire \csr_reg[mtvec_n_0_][0] ;
  wire \csr_reg[mtvec_n_0_][10] ;
  wire \csr_reg[mtvec_n_0_][11] ;
  wire \csr_reg[mtvec_n_0_][12] ;
  wire \csr_reg[mtvec_n_0_][13] ;
  wire \csr_reg[mtvec_n_0_][14] ;
  wire \csr_reg[mtvec_n_0_][15] ;
  wire \csr_reg[mtvec_n_0_][16] ;
  wire \csr_reg[mtvec_n_0_][17] ;
  wire \csr_reg[mtvec_n_0_][18] ;
  wire \csr_reg[mtvec_n_0_][19] ;
  wire \csr_reg[mtvec_n_0_][20] ;
  wire \csr_reg[mtvec_n_0_][21] ;
  wire \csr_reg[mtvec_n_0_][22] ;
  wire \csr_reg[mtvec_n_0_][23] ;
  wire \csr_reg[mtvec_n_0_][24] ;
  wire \csr_reg[mtvec_n_0_][25] ;
  wire \csr_reg[mtvec_n_0_][26] ;
  wire \csr_reg[mtvec_n_0_][27] ;
  wire \csr_reg[mtvec_n_0_][28] ;
  wire \csr_reg[mtvec_n_0_][29] ;
  wire \csr_reg[mtvec_n_0_][2] ;
  wire \csr_reg[mtvec_n_0_][30] ;
  wire \csr_reg[mtvec_n_0_][31] ;
  wire \csr_reg[mtvec_n_0_][3] ;
  wire \csr_reg[mtvec_n_0_][4] ;
  wire \csr_reg[mtvec_n_0_][5] ;
  wire \csr_reg[mtvec_n_0_][6] ;
  wire \csr_reg[mtvec_n_0_][7] ;
  wire \csr_reg[mtvec_n_0_][8] ;
  wire \csr_reg[mtvec_n_0_][9] ;
  wire \csr_reg[rdata][31]_i_11_n_0 ;
  wire \csr_reg[re]__0 ;
  wire csr_rw_valid298_in;
  wire csr_rw_valid2__0;
  wire [0:0]\ctrl[alu_cp_trig] ;
  wire [2:0]\ctrl[alu_op] ;
  wire \ctrl[alu_op][0]_i_2_n_0 ;
  wire \ctrl[alu_op][1]_i_2_n_0 ;
  wire \ctrl[alu_op][2]_i_2_n_0 ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_opb_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire [6:0]\ctrl[ir_opcode] ;
  wire \ctrl[lsu_rw] ;
  wire [1:0]\ctrl[rf_mux] ;
  wire \ctrl[rf_mux][1]_i_2_n_0 ;
  wire \ctrl[rf_mux][1]_i_3_n_0 ;
  wire [4:0]\ctrl[rf_rd] ;
  wire [4:0]\ctrl[rf_rs1] ;
  wire \ctrl[rf_wb_en]_i_2_n_0 ;
  wire \ctrl[rf_wb_en]_i_3_n_0 ;
  wire \ctrl[rf_wb_en]_i_7_n_0 ;
  wire \ctrl[rf_wb_en]_i_8_n_0 ;
  wire \ctrl[rf_zero_we] ;
  wire [0:0]\ctrl_nxt[alu_cp_trig] ;
  wire [2:0]\ctrl_nxt[alu_op] ;
  wire \ctrl_nxt[alu_opa_mux] ;
  wire \ctrl_nxt[alu_opb_mux] ;
  wire \ctrl_nxt[alu_unsigned] ;
  wire [1:0]\ctrl_nxt[rf_mux] ;
  wire \ctrl_nxt[rf_wb_en] ;
  wire \ctrl_nxt[rf_wb_en]0__0 ;
  wire \ctrl_nxt[rf_wb_en]1__0 ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire \ctrl_reg[adr][14] ;
  wire [31:0]\ctrl_reg[adr][31] ;
  wire \ctrl_reg[enable] ;
  wire \ctrl_reg[enable]_0 ;
  wire \ctrl_reg[lsu_req]_0 ;
  wire \ctrl_reg[lsu_req]_1 ;
  wire \ctrl_reg[rf_wb_en]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \ctrl_reg[sim_mode]__0_2 ;
  wire \ctrl_reg[state] ;
  wire \ctrl_reg[state]_0 ;
  wire \ctrl_reg[state]_1 ;
  wire \ctrl_reg[we] ;
  wire [31:1]curr_pc;
  wire data2;
  wire [31:0]data5;
  wire \decode_aux[rs1_zero]__3 ;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine[next_pc] ;
  wire \execute_engine[next_pc]0_carry__0_n_0 ;
  wire \execute_engine[next_pc]0_carry__0_n_1 ;
  wire \execute_engine[next_pc]0_carry__0_n_2 ;
  wire \execute_engine[next_pc]0_carry__0_n_3 ;
  wire \execute_engine[next_pc]0_carry__1_n_0 ;
  wire \execute_engine[next_pc]0_carry__1_n_1 ;
  wire \execute_engine[next_pc]0_carry__1_n_2 ;
  wire \execute_engine[next_pc]0_carry__1_n_3 ;
  wire \execute_engine[next_pc]0_carry__2_n_0 ;
  wire \execute_engine[next_pc]0_carry__2_n_1 ;
  wire \execute_engine[next_pc]0_carry__2_n_2 ;
  wire \execute_engine[next_pc]0_carry__2_n_3 ;
  wire \execute_engine[next_pc]0_carry__3_n_0 ;
  wire \execute_engine[next_pc]0_carry__3_n_1 ;
  wire \execute_engine[next_pc]0_carry__3_n_2 ;
  wire \execute_engine[next_pc]0_carry__3_n_3 ;
  wire \execute_engine[next_pc]0_carry__4_n_0 ;
  wire \execute_engine[next_pc]0_carry__4_n_1 ;
  wire \execute_engine[next_pc]0_carry__4_n_2 ;
  wire \execute_engine[next_pc]0_carry__4_n_3 ;
  wire \execute_engine[next_pc]0_carry__5_n_0 ;
  wire \execute_engine[next_pc]0_carry__5_n_1 ;
  wire \execute_engine[next_pc]0_carry__5_n_2 ;
  wire \execute_engine[next_pc]0_carry__5_n_3 ;
  wire \execute_engine[next_pc]0_carry__6_n_2 ;
  wire \execute_engine[next_pc]0_carry__6_n_3 ;
  wire \execute_engine[next_pc]0_carry_i_1_n_0 ;
  wire \execute_engine[next_pc]0_carry_n_0 ;
  wire \execute_engine[next_pc]0_carry_n_1 ;
  wire \execute_engine[next_pc]0_carry_n_2 ;
  wire \execute_engine[next_pc]0_carry_n_3 ;
  wire \execute_engine[next_pc]1__0 ;
  wire \execute_engine[next_pc][10]_i_1_n_0 ;
  wire \execute_engine[next_pc][10]_i_2_n_0 ;
  wire \execute_engine[next_pc][11]_i_1_n_0 ;
  wire \execute_engine[next_pc][11]_i_2_n_0 ;
  wire \execute_engine[next_pc][12]_i_1_n_0 ;
  wire \execute_engine[next_pc][12]_i_2_n_0 ;
  wire \execute_engine[next_pc][13]_i_1_n_0 ;
  wire \execute_engine[next_pc][13]_i_2_n_0 ;
  wire \execute_engine[next_pc][14]_i_1_n_0 ;
  wire \execute_engine[next_pc][14]_i_2_n_0 ;
  wire \execute_engine[next_pc][15]_i_1_n_0 ;
  wire \execute_engine[next_pc][15]_i_2_n_0 ;
  wire \execute_engine[next_pc][16]_i_1_n_0 ;
  wire \execute_engine[next_pc][16]_i_2_n_0 ;
  wire \execute_engine[next_pc][17]_i_1_n_0 ;
  wire \execute_engine[next_pc][17]_i_2_n_0 ;
  wire \execute_engine[next_pc][18]_i_1_n_0 ;
  wire \execute_engine[next_pc][18]_i_2_n_0 ;
  wire \execute_engine[next_pc][19]_i_1_n_0 ;
  wire \execute_engine[next_pc][19]_i_2_n_0 ;
  wire \execute_engine[next_pc][1]_i_1_n_0 ;
  wire \execute_engine[next_pc][20]_i_1_n_0 ;
  wire \execute_engine[next_pc][20]_i_2_n_0 ;
  wire \execute_engine[next_pc][21]_i_1_n_0 ;
  wire \execute_engine[next_pc][21]_i_2_n_0 ;
  wire \execute_engine[next_pc][22]_i_1_n_0 ;
  wire \execute_engine[next_pc][22]_i_2_n_0 ;
  wire \execute_engine[next_pc][23]_i_1_n_0 ;
  wire \execute_engine[next_pc][23]_i_2_n_0 ;
  wire \execute_engine[next_pc][24]_i_1_n_0 ;
  wire \execute_engine[next_pc][24]_i_2_n_0 ;
  wire \execute_engine[next_pc][25]_i_1_n_0 ;
  wire \execute_engine[next_pc][25]_i_2_n_0 ;
  wire \execute_engine[next_pc][26]_i_1_n_0 ;
  wire \execute_engine[next_pc][26]_i_2_n_0 ;
  wire \execute_engine[next_pc][27]_i_1_n_0 ;
  wire \execute_engine[next_pc][27]_i_2_n_0 ;
  wire \execute_engine[next_pc][28]_i_1_n_0 ;
  wire \execute_engine[next_pc][28]_i_2_n_0 ;
  wire \execute_engine[next_pc][29]_i_1_n_0 ;
  wire \execute_engine[next_pc][29]_i_2_n_0 ;
  wire \execute_engine[next_pc][2]_i_1_n_0 ;
  wire \execute_engine[next_pc][2]_i_2_n_0 ;
  wire \execute_engine[next_pc][30]_i_1_n_0 ;
  wire \execute_engine[next_pc][30]_i_2_n_0 ;
  wire \execute_engine[next_pc][31]_i_2_n_0 ;
  wire \execute_engine[next_pc][31]_i_3_n_0 ;
  wire \execute_engine[next_pc][3]_i_1_n_0 ;
  wire \execute_engine[next_pc][3]_i_2_n_0 ;
  wire \execute_engine[next_pc][4]_i_1_n_0 ;
  wire \execute_engine[next_pc][4]_i_2_n_0 ;
  wire \execute_engine[next_pc][5]_i_1_n_0 ;
  wire \execute_engine[next_pc][5]_i_2_n_0 ;
  wire \execute_engine[next_pc][6]_i_1_n_0 ;
  wire \execute_engine[next_pc][6]_i_2_n_0 ;
  wire \execute_engine[next_pc][7]_i_1_n_0 ;
  wire \execute_engine[next_pc][7]_i_2_n_0 ;
  wire \execute_engine[next_pc][8]_i_1_n_0 ;
  wire \execute_engine[next_pc][8]_i_2_n_0 ;
  wire \execute_engine[next_pc][9]_i_1_n_0 ;
  wire \execute_engine[next_pc][9]_i_2_n_0 ;
  wire [31:1]\execute_engine[pc] ;
  wire \execute_engine[pc_we] ;
  wire \execute_engine[pc_we]1__0 ;
  wire [3:0]\execute_engine_reg[ir][12]_0 ;
  wire \execute_engine_reg[ir][13]_0 ;
  wire [31:0]\execute_engine_reg[ir][13]_1 ;
  wire [7:0]\execute_engine_reg[ir][13]_2 ;
  wire [7:0]\execute_engine_reg[ir][24]_0 ;
  wire \fetch_engine[pc] ;
  wire \fetch_engine[pc][10]_i_1_n_0 ;
  wire \fetch_engine[pc][11]_i_1_n_0 ;
  wire \fetch_engine[pc][12]_i_1_n_0 ;
  wire \fetch_engine[pc][13]_i_1_n_0 ;
  wire \fetch_engine[pc][14]_i_1_n_0 ;
  wire \fetch_engine[pc][15]_i_1_n_0 ;
  wire \fetch_engine[pc][16]_i_1_n_0 ;
  wire \fetch_engine[pc][17]_i_1_n_0 ;
  wire \fetch_engine[pc][18]_i_1_n_0 ;
  wire \fetch_engine[pc][19]_i_1_n_0 ;
  wire \fetch_engine[pc][20]_i_1_n_0 ;
  wire \fetch_engine[pc][21]_i_1_n_0 ;
  wire \fetch_engine[pc][22]_i_1_n_0 ;
  wire \fetch_engine[pc][23]_i_1_n_0 ;
  wire \fetch_engine[pc][24]_i_1_n_0 ;
  wire \fetch_engine[pc][25]_i_1_n_0 ;
  wire \fetch_engine[pc][26]_i_1_n_0 ;
  wire \fetch_engine[pc][27]_i_1_n_0 ;
  wire \fetch_engine[pc][28]_i_1_n_0 ;
  wire \fetch_engine[pc][29]_i_1_n_0 ;
  wire \fetch_engine[pc][2]_i_1_n_0 ;
  wire \fetch_engine[pc][30]_i_1_n_0 ;
  wire \fetch_engine[pc][31]_i_2_n_0 ;
  wire \fetch_engine[pc][3]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_1_n_0 ;
  wire \fetch_engine[pc][5]_i_1_n_0 ;
  wire \fetch_engine[pc][6]_i_1_n_0 ;
  wire \fetch_engine[pc][7]_i_1_n_0 ;
  wire \fetch_engine[pc][8]_i_1_n_0 ;
  wire \fetch_engine[pc][9]_i_1_n_0 ;
  wire \fetch_engine[reset]0__0 ;
  wire \fetch_engine[restart]_i_1_n_0 ;
  wire \fetch_engine[state]1__0 ;
  wire \fetch_engine[unaligned]_i_1_n_0 ;
  wire \fetch_engine_reg[pc][11]_0 ;
  wire \fetch_engine_reg[pc][14]_0 ;
  wire \fetch_engine_reg[pc][18]_0 ;
  wire \fetch_engine_reg[pc][19]_0 ;
  wire \fetch_engine_reg[pc][23]_0 ;
  wire \fetch_engine_reg[pc][27]_0 ;
  wire \fetch_engine_reg[pc][2]_0 ;
  wire \fetch_engine_reg[pc][2]_1 ;
  wire \fetch_engine_reg[pc][2]_2 ;
  wire \fetch_engine_reg[pc][2]_3 ;
  wire \fetch_engine_reg[pc][31]_0 ;
  wire \fetch_engine_reg[pc][9]_0 ;
  wire \fetch_engine_reg[restart]__0 ;
  wire \fetch_engine_reg[unaligned_n_0_] ;
  wire \fifo[full] ;
  wire fifo_clr1;
  wire [0:0]\fifo_memory.fifo_reg[data][1][17] ;
  wire \fifo_read_sync.rdata_o_reg[0] ;
  wire \fifo_read_sync.rdata_o_reg[0]_0 ;
  wire \fifo_read_sync.rdata_o_reg[1] ;
  wire \fifo_read_sync.rdata_o_reg[1]_0 ;
  wire \fifo_read_sync.rdata_o_reg[2] ;
  wire \fifo_read_sync.rdata_o_reg[2]_0 ;
  wire \fifo_read_sync.rdata_o_reg[3] ;
  wire \fifo_read_sync.rdata_o_reg[3]_0 ;
  wire \fifo_read_sync.rdata_o_reg[4] ;
  wire \fifo_read_sync.rdata_o_reg[4]_0 ;
  wire \fifo_read_sync.rdata_o_reg[5] ;
  wire \fifo_read_sync.rdata_o_reg[5]_0 ;
  wire \fifo_read_sync.rdata_o_reg[6] ;
  wire \fifo_read_sync.rdata_o_reg[6]_0 ;
  wire \fifo_read_sync.rdata_o_reg[7] ;
  wire \fifo_read_sync.rdata_o_reg[7]_0 ;
  wire illegal_cmd3__4;
  wire [31:0]imm;
  wire \imm_o[0]_i_1_n_0 ;
  wire \imm_o[0]_i_2_n_0 ;
  wire \imm_o[0]_i_3_n_0 ;
  wire \imm_o[10]_i_1_n_0 ;
  wire \imm_o[11]_i_1_n_0 ;
  wire \imm_o[11]_i_2_n_0 ;
  wire \imm_o[11]_i_3_n_0 ;
  wire \imm_o[12]_i_1_n_0 ;
  wire \imm_o[13]_i_1_n_0 ;
  wire \imm_o[14]_i_1_n_0 ;
  wire \imm_o[15]_i_1_n_0 ;
  wire \imm_o[16]_i_1_n_0 ;
  wire \imm_o[17]_i_1_n_0 ;
  wire \imm_o[18]_i_1_n_0 ;
  wire \imm_o[19]_i_1_n_0 ;
  wire \imm_o[19]_i_2_n_0 ;
  wire \imm_o[1]_i_1_n_0 ;
  wire \imm_o[20]_i_1_n_0 ;
  wire \imm_o[21]_i_1_n_0 ;
  wire \imm_o[22]_i_1_n_0 ;
  wire \imm_o[23]_i_1_n_0 ;
  wire \imm_o[24]_i_1_n_0 ;
  wire \imm_o[25]_i_1_n_0 ;
  wire \imm_o[26]_i_1_n_0 ;
  wire \imm_o[27]_i_1_n_0 ;
  wire \imm_o[28]_i_1_n_0 ;
  wire \imm_o[29]_i_1_n_0 ;
  wire \imm_o[2]_i_1_n_0 ;
  wire \imm_o[30]_i_1_n_0 ;
  wire \imm_o[3]_i_1_n_0 ;
  wire \imm_o[4]_i_1_n_0 ;
  wire \imm_o[4]_i_2_n_0 ;
  wire [1:0]\imm_o_reg[1]_0 ;
  wire [2:0]\imm_o_reg[4]_0 ;
  wire [31:1]in37;
  wire [31:1]in39;
  wire [29:1]in5;
  wire \io_req[stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[1][stb] ;
  wire \iodev_req[2][stb] ;
  wire \iodev_req[4][stb] ;
  wire \iodev_req[5][stb] ;
  wire \iodev_req[7][stb] ;
  wire [15:0]\ipb[rdata][0]__0 ;
  wire [15:0]\ipb[rdata][1]_11 ;
  wire m_axi_aclk;
  wire \main_rsp[ack] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp_o[err] ;
  wire \mar[11]_i_2_n_0 ;
  wire \mar[11]_i_3_n_0 ;
  wire \mar[11]_i_4_n_0 ;
  wire \mar[11]_i_5_n_0 ;
  wire \mar[11]_i_6_n_0 ;
  wire \mar[11]_i_7_n_0 ;
  wire \mar[11]_i_8_n_0 ;
  wire \mar[11]_i_9_n_0 ;
  wire \mar[15]_i_2_n_0 ;
  wire \mar[15]_i_3_n_0 ;
  wire \mar[15]_i_4_n_0 ;
  wire \mar[15]_i_5_n_0 ;
  wire \mar[15]_i_6_n_0 ;
  wire \mar[15]_i_7_n_0 ;
  wire \mar[15]_i_8_n_0 ;
  wire \mar[15]_i_9_n_0 ;
  wire \mar[19]_i_2_n_0 ;
  wire \mar[19]_i_3_n_0 ;
  wire \mar[19]_i_4_n_0 ;
  wire \mar[19]_i_5_n_0 ;
  wire \mar[19]_i_6_n_0 ;
  wire \mar[19]_i_7_n_0 ;
  wire \mar[19]_i_8_n_0 ;
  wire \mar[19]_i_9_n_0 ;
  wire \mar[23]_i_2_n_0 ;
  wire \mar[23]_i_3_n_0 ;
  wire \mar[23]_i_4_n_0 ;
  wire \mar[23]_i_5_n_0 ;
  wire \mar[23]_i_6_n_0 ;
  wire \mar[23]_i_7_n_0 ;
  wire \mar[23]_i_8_n_0 ;
  wire \mar[23]_i_9_n_0 ;
  wire \mar[27]_i_2_n_0 ;
  wire \mar[27]_i_3_n_0 ;
  wire \mar[27]_i_4_n_0 ;
  wire \mar[27]_i_5_n_0 ;
  wire \mar[27]_i_6_n_0 ;
  wire \mar[27]_i_7_n_0 ;
  wire \mar[27]_i_8_n_0 ;
  wire \mar[27]_i_9_n_0 ;
  wire \mar[31]_i_2_n_0 ;
  wire \mar[31]_i_3_n_0 ;
  wire \mar[31]_i_4_n_0 ;
  wire \mar[31]_i_5_n_0 ;
  wire \mar[31]_i_6_n_0 ;
  wire \mar[31]_i_7_n_0 ;
  wire \mar[31]_i_8_n_0 ;
  wire \mar[31]_i_9_n_0 ;
  wire \mar[3]_i_3_n_0 ;
  wire \mar[3]_i_4_n_0 ;
  wire \mar[3]_i_5_n_0 ;
  wire \mar[3]_i_6_n_0 ;
  wire \mar[3]_i_7_n_0 ;
  wire \mar[3]_i_8_n_0 ;
  wire \mar[3]_i_9_n_0 ;
  wire \mar[7]_i_2_n_0 ;
  wire \mar[7]_i_3_n_0 ;
  wire \mar[7]_i_4_n_0 ;
  wire \mar[7]_i_5_n_0 ;
  wire \mar[7]_i_6_n_0 ;
  wire \mar[7]_i_7_n_0 ;
  wire \mar[7]_i_8_n_0 ;
  wire \mar[7]_i_9_n_0 ;
  wire \mar_reg[10] ;
  wire \mar_reg[11] ;
  wire \mar_reg[11]_0 ;
  wire \mar_reg[11]_i_1_n_0 ;
  wire \mar_reg[11]_i_1_n_1 ;
  wire \mar_reg[11]_i_1_n_2 ;
  wire \mar_reg[11]_i_1_n_3 ;
  wire \mar_reg[14] ;
  wire \mar_reg[15]_i_1_n_0 ;
  wire \mar_reg[15]_i_1_n_1 ;
  wire \mar_reg[15]_i_1_n_2 ;
  wire \mar_reg[15]_i_1_n_3 ;
  wire \mar_reg[19]_i_1_n_0 ;
  wire \mar_reg[19]_i_1_n_1 ;
  wire \mar_reg[19]_i_1_n_2 ;
  wire \mar_reg[19]_i_1_n_3 ;
  wire \mar_reg[23]_i_1_n_0 ;
  wire \mar_reg[23]_i_1_n_1 ;
  wire \mar_reg[23]_i_1_n_2 ;
  wire \mar_reg[23]_i_1_n_3 ;
  wire \mar_reg[27]_i_1_n_0 ;
  wire \mar_reg[27]_i_1_n_1 ;
  wire \mar_reg[27]_i_1_n_2 ;
  wire \mar_reg[27]_i_1_n_3 ;
  wire \mar_reg[31]_i_1_n_0 ;
  wire \mar_reg[31]_i_1_n_1 ;
  wire \mar_reg[31]_i_1_n_2 ;
  wire \mar_reg[31]_i_1_n_3 ;
  wire \mar_reg[3] ;
  wire \mar_reg[3]_i_1_n_0 ;
  wire \mar_reg[3]_i_1_n_1 ;
  wire \mar_reg[3]_i_1_n_2 ;
  wire \mar_reg[3]_i_1_n_3 ;
  wire \mar_reg[7]_i_1_n_0 ;
  wire \mar_reg[7]_i_1_n_1 ;
  wire \mar_reg[7]_i_1_n_2 ;
  wire \mar_reg[7]_i_1_n_3 ;
  wire \monitor[cnt][8]_i_2_n_0 ;
  wire \monitor[cnt][9]_i_2_n_0 ;
  wire \monitor[exc] ;
  wire \monitor_reg[cnt_n_0_][0] ;
  wire \monitor_reg[cnt_n_0_][1] ;
  wire \monitor_reg[cnt_n_0_][2] ;
  wire \monitor_reg[cnt_n_0_][3] ;
  wire \monitor_reg[cnt_n_0_][4] ;
  wire \monitor_reg[cnt_n_0_][5] ;
  wire \monitor_reg[cnt_n_0_][6] ;
  wire \monitor_reg[cnt_n_0_][7] ;
  wire \monitor_reg[cnt_n_0_][8] ;
  wire [31:0]\neorv32_cpu_alu_inst/opb__95 ;
  wire [31:0]\neorv32_cpu_alu_inst/res_o__196 ;
  wire \neorv32_cpu_regfile_inst/rd_zero ;
  wire [31:1]next_pc;
  wire or_reduce_f11_out;
  wire p_0_in121_in;
  wire p_0_in126_in;
  wire p_0_in132_in;
  wire p_0_in135_in;
  wire p_0_in1_in;
  wire p_0_in65_out__0;
  wire p_0_in__0;
  wire [2:2]p_0_out;
  wire p_10_in;
  wire p_11_in;
  wire p_12_in;
  wire p_12_in81_in;
  wire p_13_in;
  wire p_14_in;
  wire p_14_in32_in;
  wire p_15_in83_in;
  wire p_16_in;
  wire p_16_in36_in;
  wire p_17_in;
  wire p_17_in37_in;
  wire p_18_in;
  wire p_18_in85_in;
  wire p_1_in;
  wire p_1_in163_in;
  wire p_1_in1_in;
  wire [31:1]p_1_in__0;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_in;
  wire p_28_in;
  wire p_29_in;
  wire [4:0]p_2_in;
  wire p_2_in2_in;
  wire p_31_in;
  wire p_34_in;
  wire p_35_in;
  wire p_37_in;
  wire p_3_in;
  wire p_3_in3_in;
  wire p_40_in;
  wire p_43_in;
  wire p_46_in;
  wire [18:3]p_46_out;
  wire p_49_in;
  wire p_4_in4_in;
  wire [2:0]p_4_out;
  wire p_52_in;
  wire [18:0]p_53_out;
  wire p_5_in5_in;
  wire p_68_in;
  wire p_6_in6_in;
  wire p_6_in77_in;
  wire p_7_in;
  wire p_7_in7_in;
  wire p_8_in25_in;
  wire p_9_in;
  wire p_9_in79_in;
  wire [9:0]plusOp;
  wire \plusOp_inferred__2/i__carry__0_n_0 ;
  wire \plusOp_inferred__2/i__carry__0_n_1 ;
  wire \plusOp_inferred__2/i__carry__0_n_2 ;
  wire \plusOp_inferred__2/i__carry__0_n_3 ;
  wire \plusOp_inferred__2/i__carry__1_n_0 ;
  wire \plusOp_inferred__2/i__carry__1_n_1 ;
  wire \plusOp_inferred__2/i__carry__1_n_2 ;
  wire \plusOp_inferred__2/i__carry__1_n_3 ;
  wire \plusOp_inferred__2/i__carry__2_n_0 ;
  wire \plusOp_inferred__2/i__carry__2_n_1 ;
  wire \plusOp_inferred__2/i__carry__2_n_2 ;
  wire \plusOp_inferred__2/i__carry__2_n_3 ;
  wire \plusOp_inferred__2/i__carry__3_n_0 ;
  wire \plusOp_inferred__2/i__carry__3_n_1 ;
  wire \plusOp_inferred__2/i__carry__3_n_2 ;
  wire \plusOp_inferred__2/i__carry__3_n_3 ;
  wire \plusOp_inferred__2/i__carry__4_n_0 ;
  wire \plusOp_inferred__2/i__carry__4_n_1 ;
  wire \plusOp_inferred__2/i__carry__4_n_2 ;
  wire \plusOp_inferred__2/i__carry__4_n_3 ;
  wire \plusOp_inferred__2/i__carry__5_n_0 ;
  wire \plusOp_inferred__2/i__carry__5_n_1 ;
  wire \plusOp_inferred__2/i__carry__5_n_2 ;
  wire \plusOp_inferred__2/i__carry__5_n_3 ;
  wire \plusOp_inferred__2/i__carry_n_0 ;
  wire \plusOp_inferred__2/i__carry_n_1 ;
  wire \plusOp_inferred__2/i__carry_n_2 ;
  wire \plusOp_inferred__2/i__carry_n_3 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_28 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_29 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_3 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_4 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_5 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_6 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_7 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_1 ;
  wire [0:0]rdata_o__0;
  wire \rdata_o_reg[16] ;
  wire [7:0]\rdata_o_reg[7] ;
  wire rden_reg;
  wire [31:0]reg_file_reg;
  wire [31:0]reg_file_reg_0;
  wire reg_file_reg_i_100_n_0;
  wire reg_file_reg_i_101_n_0;
  wire reg_file_reg_i_102_n_0;
  wire reg_file_reg_i_103_n_0;
  wire reg_file_reg_i_104_n_0;
  wire reg_file_reg_i_105_n_0;
  wire reg_file_reg_i_108_n_0;
  wire reg_file_reg_i_72_n_0;
  wire reg_file_reg_i_73_n_0;
  wire reg_file_reg_i_74_n_0;
  wire reg_file_reg_i_75_n_0;
  wire reg_file_reg_i_76_n_0;
  wire reg_file_reg_i_77_n_0;
  wire reg_file_reg_i_78_n_0;
  wire reg_file_reg_i_79_n_0;
  wire reg_file_reg_i_80_n_0;
  wire reg_file_reg_i_81_n_0;
  wire reg_file_reg_i_82_n_0;
  wire reg_file_reg_i_83_n_0;
  wire reg_file_reg_i_84_n_0;
  wire reg_file_reg_i_85_n_0;
  wire reg_file_reg_i_86_n_0;
  wire reg_file_reg_i_87_n_0;
  wire reg_file_reg_i_88_n_0;
  wire reg_file_reg_i_89_n_0;
  wire reg_file_reg_i_90_n_0;
  wire reg_file_reg_i_91_n_0;
  wire reg_file_reg_i_92_n_0;
  wire reg_file_reg_i_93_n_0;
  wire reg_file_reg_i_94_n_0;
  wire reg_file_reg_i_95_n_0;
  wire reg_file_reg_i_96_n_0;
  wire reg_file_reg_i_97_n_0;
  wire reg_file_reg_i_98_n_0;
  wire reg_file_reg_i_99_n_0;
  wire rstn_sys;
  wire \rx_engine_reg[over] ;
  wire \rx_engine_reg[over]_0 ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl[break_point]5_out__0 ;
  wire \trap_ctrl[cause][0]_i_1_n_0 ;
  wire \trap_ctrl[cause][0]_i_2_n_0 ;
  wire \trap_ctrl[cause][0]_i_3_n_0 ;
  wire \trap_ctrl[cause][0]_i_4_n_0 ;
  wire \trap_ctrl[cause][1]_i_1_n_0 ;
  wire \trap_ctrl[cause][1]_i_2_n_0 ;
  wire \trap_ctrl[cause][1]_i_3_n_0 ;
  wire \trap_ctrl[cause][1]_i_4_n_0 ;
  wire \trap_ctrl[cause][1]_i_5_n_0 ;
  wire \trap_ctrl[cause][1]_i_6_n_0 ;
  wire \trap_ctrl[cause][2]_i_1_n_0 ;
  wire \trap_ctrl[cause][2]_i_2_n_0 ;
  wire \trap_ctrl[cause][2]_i_3_n_0 ;
  wire \trap_ctrl[cause][2]_i_4_n_0 ;
  wire \trap_ctrl[cause][2]_i_5_n_0 ;
  wire \trap_ctrl[cause][3]_i_1_n_0 ;
  wire \trap_ctrl[cause][3]_i_2_n_0 ;
  wire \trap_ctrl[cause][4]_i_1_n_0 ;
  wire \trap_ctrl[cause][4]_i_2_n_0 ;
  wire \trap_ctrl[cause][4]_i_3_n_0 ;
  wire \trap_ctrl[cause][4]_i_4_n_0 ;
  wire \trap_ctrl[cause][4]_i_5_n_0 ;
  wire \trap_ctrl[cause][4]_i_6_n_0 ;
  wire \trap_ctrl[cause][4]_i_7_n_0 ;
  wire \trap_ctrl[cause][6]_i_1_n_0 ;
  wire \trap_ctrl[cause][6]_i_2_n_0 ;
  wire \trap_ctrl[cause][6]_i_3_n_0 ;
  wire \trap_ctrl[cause][6]_i_4_n_0 ;
  wire \trap_ctrl[cause][6]_i_5_n_0 ;
  wire \trap_ctrl[cause][6]_i_6_n_0 ;
  wire \trap_ctrl[cause][6]_i_7_n_0 ;
  wire \trap_ctrl[cause][6]_i_8_n_0 ;
  wire \trap_ctrl[env_call]7_out__0 ;
  wire \trap_ctrl[env_exit] ;
  wire \trap_ctrl[env_pending]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_10_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_11_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_12_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_13_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_14_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_15_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_16_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_17_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_18_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_20_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_22_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_23_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_24_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_25_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_26_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_27_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_28_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_4_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_5_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_6_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_7_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_8_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_9_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_4_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_4_n_0 ;
  wire \trap_ctrl[exc_buf][5]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][6]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][7]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][8]_i_1_n_0 ;
  wire \trap_ctrl[wakeup]_i_2_n_0 ;
  wire \trap_ctrl[wakeup]_i_3_n_0 ;
  wire \trap_ctrl_reg[cause_n_0_][0] ;
  wire \trap_ctrl_reg[cause_n_0_][1] ;
  wire \trap_ctrl_reg[cause_n_0_][2] ;
  wire \trap_ctrl_reg[cause_n_0_][3] ;
  wire \trap_ctrl_reg[cause_n_0_][4] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire \trap_ctrl_reg[exc_buf]355_out ;
  wire [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  wire \trap_ctrl_reg[exc_buf][5]_0 ;
  wire \trap_ctrl_reg[exc_buf][8]_0 ;
  wire \trap_ctrl_reg[exc_buf_n_0_][0] ;
  wire \trap_ctrl_reg[irq_buf_n_0_][0] ;
  wire [2:0]\trap_ctrl_reg[irq_pnd][2]_0 ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][0] ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][2] ;
  wire \trap_ctrl_reg[wakeup]__0 ;
  wire \wb_core[cyc] ;
  wire [11:5]xcsr_addr;
  wire [31:0]xcsr_wdata;
  wire xcsr_we;
  wire [3:3]\NLW_cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_execute_engine[next_pc]0_carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_execute_engine[next_pc]0_carry__6_O_UNCONNECTED ;
  wire [3:0]\NLW_plusOp_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_plusOp_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:0]NLW_reg_file_reg_i_106_CO_UNCONNECTED;
  wire [3:1]NLW_reg_file_reg_i_106_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_execute_engine[state][0]_i_1 
       (.I0(\FSM_onehot_execute_engine[state][0]_i_2_n_0 ),
        .I1(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [0]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .I4(\FSM_onehot_execute_engine[state][0]_i_3_n_0 ),
        .O(\FSM_onehot_execute_engine[state][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \FSM_onehot_execute_engine[state][0]_i_2 
       (.I0(\FSM_onehot_execute_engine_reg[state][9]_0 [1]),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\FSM_onehot_execute_engine[state][12]_i_8_n_0 ),
        .I3(\FSM_onehot_execute_engine[state][0]_i_4_n_0 ),
        .I4(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I5(\FSM_onehot_execute_engine[state][0]_i_5_n_0 ),
        .O(\FSM_onehot_execute_engine[state][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    \FSM_onehot_execute_engine[state][0]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\FSM_onehot_execute_engine_reg[state_n_0_][3] ),
        .I2(\FSM_onehot_execute_engine[state][5]_i_5_n_0 ),
        .I3(\FSM_onehot_execute_engine[state][5]_i_3_n_0 ),
        .I4(\FSM_onehot_execute_engine[state][0]_i_6_n_0 ),
        .O(\FSM_onehot_execute_engine[state][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A20802A)) 
    \FSM_onehot_execute_engine[state][0]_i_4 
       (.I0(p_0_in121_in),
        .I1(alu_cmp[1]),
        .I2(\execute_engine_reg[ir][24]_0 [2]),
        .I3(\execute_engine_reg[ir][24]_0 [0]),
        .I4(alu_cmp[0]),
        .I5(\ctrl[ir_opcode] [2]),
        .O(\FSM_onehot_execute_engine[state][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h000000C4)) 
    \FSM_onehot_execute_engine[state][0]_i_5 
       (.I0(p_0_in65_out__0),
        .I1(\ctrl[ir_opcode] [4]),
        .I2(\ctrl[ir_opcode] [2]),
        .I3(\ctrl[ir_opcode] [3]),
        .I4(\ctrl[ir_opcode] [6]),
        .O(\FSM_onehot_execute_engine[state][0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_onehot_execute_engine[state][0]_i_6 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I2(p_0_in121_in),
        .I3(p_0_in132_in),
        .I4(\FSM_onehot_execute_engine[state][0]_i_7_n_0 ),
        .O(\FSM_onehot_execute_engine[state][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_execute_engine[state][0]_i_7 
       (.I0(p_0_in126_in),
        .I1(\FSM_onehot_execute_engine_reg[state][9]_0 [1]),
        .I2(\FSM_onehot_execute_engine_reg[state_n_0_][1] ),
        .I3(\trap_ctrl[env_exit] ),
        .O(\FSM_onehot_execute_engine[state][0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_execute_engine[state][10]_i_1 
       (.I0(p_0_in132_in),
        .I1(\execute_engine[pc_we]1__0 ),
        .O(\FSM_onehot_execute_engine[state][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02800080)) 
    \FSM_onehot_execute_engine[state][11]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(\FSM_onehot_execute_engine[state][11]_i_2_n_0 ),
        .I2(\FSM_onehot_execute_engine[state][11]_i_3_n_0 ),
        .I3(\FSM_onehot_execute_engine[state][11]_i_4_n_0 ),
        .I4(p_0_in65_out__0),
        .O(\FSM_onehot_execute_engine[state][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hEEBEEEFE)) 
    \FSM_onehot_execute_engine[state][11]_i_2 
       (.I0(\ctrl[ir_opcode] [6]),
        .I1(\ctrl[ir_opcode] [3]),
        .I2(\ctrl[ir_opcode] [2]),
        .I3(\ctrl[ir_opcode] [4]),
        .I4(\ctrl[ir_opcode] [5]),
        .O(\FSM_onehot_execute_engine[state][11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hBEFFBFB5)) 
    \FSM_onehot_execute_engine[state][11]_i_3 
       (.I0(\ctrl[ir_opcode] [4]),
        .I1(\ctrl[ir_opcode] [5]),
        .I2(\ctrl[ir_opcode] [6]),
        .I3(\ctrl[ir_opcode] [2]),
        .I4(\ctrl[ir_opcode] [3]),
        .O(\FSM_onehot_execute_engine[state][11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h9CE7BBE7)) 
    \FSM_onehot_execute_engine[state][11]_i_4 
       (.I0(\ctrl[ir_opcode] [2]),
        .I1(\ctrl[ir_opcode] [4]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [6]),
        .I4(\ctrl[ir_opcode] [5]),
        .O(\FSM_onehot_execute_engine[state][11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \FSM_onehot_execute_engine[state][11]_i_5 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\execute_engine_reg[ir][24]_0 [0]),
        .O(p_0_in65_out__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_execute_engine[state][12]_i_10 
       (.I0(p_0_in126_in),
        .I1(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I2(p_0_in121_in),
        .I3(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I4(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .I5(\FSM_onehot_execute_engine_reg[state][9]_0 [1]),
        .O(\FSM_onehot_execute_engine[state][12]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_execute_engine[state][12]_i_11 
       (.I0(p_0_in121_in),
        .I1(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .O(\FSM_onehot_execute_engine[state][12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_onehot_execute_engine[state][12]_i_12 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .I1(\ctrl_nxt[rf_wb_en]0__0 ),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [1]),
        .O(\FSM_onehot_execute_engine[state][12]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_execute_engine[state][12]_i_13 
       (.I0(\FSM_onehot_execute_engine_reg[state][9]_0 [1]),
        .I1(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .I2(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I3(p_0_in121_in),
        .I4(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .O(\FSM_onehot_execute_engine[state][12]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_execute_engine[state][12]_i_14 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][3] ),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .O(\FSM_onehot_execute_engine[state][12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000808000000080)) 
    \FSM_onehot_execute_engine[state][12]_i_2 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(\ctrl[ir_opcode] [5]),
        .I2(\ctrl[ir_opcode] [6]),
        .I3(\ctrl[ir_opcode] [3]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(\ctrl[ir_opcode] [2]),
        .O(\FSM_onehot_execute_engine[state][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \FSM_onehot_execute_engine[state][12]_i_4 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][1] ),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(\trap_ctrl_reg[wakeup]__0 ),
        .I3(\FSM_onehot_execute_engine_reg[state][9]_0 [0]),
        .I4(\trap_ctrl[env_exit] ),
        .I5(\FSM_onehot_execute_engine_reg[state_n_0_][3] ),
        .O(\FSM_onehot_execute_engine[state][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h01000100FFFF0100)) 
    \FSM_onehot_execute_engine[state][12]_i_5 
       (.I0(\FSM_onehot_execute_engine[state][12]_i_8_n_0 ),
        .I1(\FSM_onehot_execute_engine_reg[state][9]_0 [1]),
        .I2(\FSM_onehot_execute_engine[state][12]_i_9_n_0 ),
        .I3(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I4(\FSM_onehot_execute_engine_reg[state][9]_0 [0]),
        .I5(\FSM_onehot_execute_engine[state][12]_i_10_n_0 ),
        .O(\FSM_onehot_execute_engine[state][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000001FF00000101)) 
    \FSM_onehot_execute_engine[state][12]_i_6 
       (.I0(\FSM_onehot_execute_engine[state][12]_i_11_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .I2(\FSM_onehot_execute_engine[state][12]_i_12_n_0 ),
        .I3(\FSM_onehot_execute_engine[state][12]_i_13_n_0 ),
        .I4(\FSM_onehot_execute_engine[state][12]_i_8_n_0 ),
        .I5(p_0_in126_in),
        .O(\FSM_onehot_execute_engine[state][12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \FSM_onehot_execute_engine[state][12]_i_7 
       (.I0(\FSM_onehot_execute_engine[state][12]_i_14_n_0 ),
        .I1(\trap_ctrl[env_exit] ),
        .I2(\FSM_onehot_execute_engine_reg[state_n_0_][1] ),
        .I3(\FSM_onehot_execute_engine_reg[state][9]_0 [0]),
        .I4(p_0_in132_in),
        .I5(\FSM_onehot_execute_engine[state][12]_i_10_n_0 ),
        .O(\FSM_onehot_execute_engine[state][12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \FSM_onehot_execute_engine[state][12]_i_8 
       (.I0(p_0_in126_in),
        .I1(\main_rsp[ack] ),
        .I2(\bus_req_i[src] ),
        .I3(\ctrl_nxt[rf_wb_en]1__0 ),
        .O(\FSM_onehot_execute_engine[state][12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \FSM_onehot_execute_engine[state][12]_i_9 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I2(p_0_in121_in),
        .I3(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I4(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(\FSM_onehot_execute_engine[state][12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \FSM_onehot_execute_engine[state][1]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I1(\FSM_onehot_execute_engine_reg[state_n_0_][3] ),
        .I2(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I3(\trap_ctrl[env_exit] ),
        .O(\FSM_onehot_execute_engine[state][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_execute_engine[state][2]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][1] ),
        .I1(\fetch_engine[reset]0__0 ),
        .I2(p_0_in121_in),
        .O(\FSM_onehot_execute_engine[state][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFBEFABE)) 
    \FSM_onehot_execute_engine[state][2]_i_2 
       (.I0(\ctrl[ir_opcode] [2]),
        .I1(alu_cmp[0]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(alu_cmp[1]),
        .O(\fetch_engine[reset]0__0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \FSM_onehot_execute_engine[state][3]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(\ctrl[ir_opcode] [5]),
        .I2(\ctrl[ir_opcode] [6]),
        .I3(\ctrl[ir_opcode] [3]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(\ctrl[ir_opcode] [2]),
        .O(\FSM_onehot_execute_engine[state][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080020000)) 
    \FSM_onehot_execute_engine[state][4]_i_1 
       (.I0(\FSM_onehot_execute_engine[state][5]_i_2_n_0 ),
        .I1(xcsr_addr[7]),
        .I2(xcsr_addr[5]),
        .I3(\execute_engine_reg[ir][24]_0 [7]),
        .I4(\FSM_onehot_execute_engine[state][4]_i_2_n_0 ),
        .I5(\FSM_onehot_execute_engine[state][5]_i_6_n_0 ),
        .O(\FSM_onehot_execute_engine[state][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_execute_engine[state][4]_i_2 
       (.I0(\FSM_onehot_execute_engine[state][5]_i_8_n_0 ),
        .I1(\FSM_onehot_execute_engine[state][4]_i_3_n_0 ),
        .I2(\FSM_onehot_execute_engine[state][5]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir][24]_0 [6]),
        .I4(\execute_engine_reg[ir][24]_0 [3]),
        .I5(\execute_engine_reg[ir][24]_0 [5]),
        .O(\FSM_onehot_execute_engine[state][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFFFF7F)) 
    \FSM_onehot_execute_engine[state][4]_i_3 
       (.I0(xcsr_addr[8]),
        .I1(xcsr_addr[9]),
        .I2(\execute_engine_reg[ir][24]_0 [4]),
        .I3(xcsr_addr[7]),
        .I4(xcsr_addr[10]),
        .O(\FSM_onehot_execute_engine[state][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \FSM_onehot_execute_engine[state][5]_i_1 
       (.I0(\FSM_onehot_execute_engine[state][5]_i_2_n_0 ),
        .I1(\FSM_onehot_execute_engine[state][5]_i_3_n_0 ),
        .I2(\FSM_onehot_execute_engine[state][5]_i_4_n_0 ),
        .I3(\FSM_onehot_execute_engine[state][5]_i_5_n_0 ),
        .I4(\FSM_onehot_execute_engine[state][5]_i_6_n_0 ),
        .O(\FSM_onehot_execute_engine[state][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_execute_engine[state][5]_i_10 
       (.I0(\execute_engine_reg[ir][24]_0 [6]),
        .I1(\execute_engine_reg[ir][24]_0 [7]),
        .I2(\execute_engine_reg[ir][24]_0 [4]),
        .I3(\execute_engine_reg[ir][24]_0 [5]),
        .O(\FSM_onehot_execute_engine[state][5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_execute_engine[state][5]_i_11 
       (.I0(xcsr_addr[5]),
        .I1(xcsr_addr[6]),
        .I2(xcsr_addr[8]),
        .I3(xcsr_addr[7]),
        .O(\FSM_onehot_execute_engine[state][5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_execute_engine[state][5]_i_2 
       (.I0(p_0_in132_in),
        .I1(p_0_in121_in),
        .I2(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I3(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(\FSM_onehot_execute_engine[state][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_execute_engine[state][5]_i_3 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\execute_engine_reg[ir][24]_0 [0]),
        .I2(\execute_engine_reg[ir][24]_0 [2]),
        .I3(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\FSM_onehot_execute_engine[state][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \FSM_onehot_execute_engine[state][5]_i_4 
       (.I0(xcsr_addr[8]),
        .I1(\execute_engine_reg[ir][24]_0 [4]),
        .I2(xcsr_addr[9]),
        .I3(\FSM_onehot_execute_engine[state][5]_i_7_n_0 ),
        .I4(\FSM_onehot_execute_engine[state][5]_i_8_n_0 ),
        .I5(\FSM_onehot_execute_engine[state][5]_i_9_n_0 ),
        .O(\FSM_onehot_execute_engine[state][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_execute_engine[state][5]_i_5 
       (.I0(xcsr_addr[11]),
        .I1(xcsr_addr[9]),
        .I2(xcsr_addr[10]),
        .I3(\FSM_onehot_execute_engine[state][5]_i_10_n_0 ),
        .I4(\FSM_onehot_execute_engine[state][5]_i_11_n_0 ),
        .O(\FSM_onehot_execute_engine[state][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \FSM_onehot_execute_engine[state][5]_i_6 
       (.I0(\ctrl[rf_mux][1]_i_3_n_0 ),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(\FSM_onehot_execute_engine_reg[state_n_0_][1] ),
        .I3(\trap_ctrl[env_exit] ),
        .I4(\FSM_onehot_execute_engine_reg[state_n_0_][3] ),
        .O(\FSM_onehot_execute_engine[state][5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFE)) 
    \FSM_onehot_execute_engine[state][5]_i_7 
       (.I0(\execute_engine_reg[ir][24]_0 [6]),
        .I1(\execute_engine_reg[ir][24]_0 [7]),
        .I2(xcsr_addr[5]),
        .I3(xcsr_addr[7]),
        .I4(xcsr_addr[10]),
        .O(\FSM_onehot_execute_engine[state][5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_execute_engine[state][5]_i_8 
       (.I0(xcsr_addr[6]),
        .I1(xcsr_addr[11]),
        .O(\FSM_onehot_execute_engine[state][5]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_execute_engine[state][5]_i_9 
       (.I0(\execute_engine_reg[ir][24]_0 [5]),
        .I1(\execute_engine_reg[ir][24]_0 [3]),
        .O(\FSM_onehot_execute_engine[state][5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_execute_engine[state][6]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state][9]_0 [1]),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\FSM_onehot_execute_engine[state][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000008000000000A)) 
    \FSM_onehot_execute_engine[state][8]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(\ctrl[ir_opcode] [5]),
        .I2(\ctrl[ir_opcode] [6]),
        .I3(\ctrl[ir_opcode] [3]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(\ctrl[ir_opcode] [2]),
        .O(\FSM_onehot_execute_engine[state][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_execute_engine[state][9]_i_1 
       (.I0(p_0_in132_in),
        .I1(\execute_engine[pc_we]1__0 ),
        .O(\FSM_onehot_execute_engine[state][9]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000" *) 
  FDCE #(
    .INIT(1'b1)) 
    \FSM_onehot_execute_engine_reg[state][0] 
       (.C(m_axi_aclk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .CLR(rstn_sys),
        .D(\FSM_onehot_execute_engine[state][0]_i_1_n_0 ),
        .Q(p_0_in132_in));
  (* FSM_ENCODED_STATES = "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_execute_engine_reg[state][10] 
       (.C(m_axi_aclk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .CLR(rstn_sys),
        .D(\FSM_onehot_execute_engine[state][10]_i_1_n_0 ),
        .Q(\FSM_onehot_execute_engine_reg[state_n_0_][10] ));
  (* FSM_ENCODED_STATES = "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_execute_engine_reg[state][11] 
       (.C(m_axi_aclk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .CLR(rstn_sys),
        .D(\FSM_onehot_execute_engine[state][11]_i_1_n_0 ),
        .Q(\FSM_onehot_execute_engine_reg[state_n_0_][11] ));
  (* FSM_ENCODED_STATES = "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_execute_engine_reg[state][12] 
       (.C(m_axi_aclk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .CLR(rstn_sys),
        .D(\FSM_onehot_execute_engine[state][12]_i_2_n_0 ),
        .Q(p_0_in121_in));
  (* FSM_ENCODED_STATES = "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000" *) 
  FDPE #(
    .INIT(1'b0)) 
    \FSM_onehot_execute_engine_reg[state][1] 
       (.C(m_axi_aclk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .D(\FSM_onehot_execute_engine[state][1]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\FSM_onehot_execute_engine_reg[state_n_0_][1] ));
  (* FSM_ENCODED_STATES = "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_execute_engine_reg[state][2] 
       (.C(m_axi_aclk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .CLR(rstn_sys),
        .D(\FSM_onehot_execute_engine[state][2]_i_1_n_0 ),
        .Q(\ctrl_nxt[rf_zero_we] ));
  (* FSM_ENCODED_STATES = "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_execute_engine_reg[state][3] 
       (.C(m_axi_aclk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .CLR(rstn_sys),
        .D(\FSM_onehot_execute_engine[state][3]_i_1_n_0 ),
        .Q(\FSM_onehot_execute_engine_reg[state_n_0_][3] ));
  (* FSM_ENCODED_STATES = "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_execute_engine_reg[state][4] 
       (.C(m_axi_aclk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .CLR(rstn_sys),
        .D(\FSM_onehot_execute_engine[state][4]_i_1_n_0 ),
        .Q(\trap_ctrl[env_exit] ));
  (* FSM_ENCODED_STATES = "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_execute_engine_reg[state][5] 
       (.C(m_axi_aclk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .CLR(rstn_sys),
        .D(\FSM_onehot_execute_engine[state][5]_i_1_n_0 ),
        .Q(\FSM_onehot_execute_engine_reg[state][9]_0 [0]));
  (* FSM_ENCODED_STATES = "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_execute_engine_reg[state][6] 
       (.C(m_axi_aclk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .CLR(rstn_sys),
        .D(\FSM_onehot_execute_engine[state][6]_i_1_n_0 ),
        .Q(p_0_in126_in));
  (* FSM_ENCODED_STATES = "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_execute_engine_reg[state][8] 
       (.C(m_axi_aclk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .CLR(rstn_sys),
        .D(\FSM_onehot_execute_engine[state][8]_i_1_n_0 ),
        .Q(\FSM_onehot_execute_engine_reg[state][9]_0 [1]));
  (* FSM_ENCODED_STATES = "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_execute_engine_reg[state][9] 
       (.C(m_axi_aclk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .CLR(rstn_sys),
        .D(\FSM_onehot_execute_engine[state][9]_i_1_n_0 ),
        .Q(\FSM_onehot_execute_engine_reg[state][9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \FSM_onehot_fetch_engine[state][2]_i_3 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(p_0_in121_in),
        .I2(\fetch_engine[reset]0__0 ),
        .I3(\FSM_onehot_execute_engine_reg[state_n_0_][1] ),
        .O(\fetch_engine[state]1__0 ));
  (* FSM_ENCODED_STATES = "if_pending:010,if_restart:001,if_request:100" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_fetch_engine_reg[state][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_5 ),
        .PRE(rstn_sys),
        .Q(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ));
  (* FSM_ENCODED_STATES = "if_pending:010,if_restart:001,if_request:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_fetch_engine_reg[state][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_6 ),
        .Q(p_0_in135_in));
  (* FSM_ENCODED_STATES = "if_pending:010,if_restart:001,if_request:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_fetch_engine_reg[state][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_7 ),
        .Q(\FSM_onehot_fetch_engine_reg[state_n_0_][2] ));
  LUT6 #(
    .INIT(64'h00F200F2000000F2)) 
    \arbiter[a_req]_i_1 
       (.I0(\ctrl_reg[lsu_req]_0 ),
        .I1(\trap_ctrl_reg[exc_buf][5]_0 ),
        .I2(\arbiter_reg[a_req]_0 ),
        .I3(\arbiter_reg[a_req]_1 ),
        .I4(\main_rsp_o[err] ),
        .I5(\bus_req_i[src] ),
        .O(\arbiter_reg[a_req]0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFF0B)) 
    \bus_req_o[ben][0]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(alu_add[0]),
        .I2(alu_add[1]),
        .I3(\execute_engine_reg[ir][24]_0 [1]),
        .O(\execute_engine_reg[ir][12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \bus_req_o[ben][1]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(\execute_engine_reg[ir][24]_0 [1]),
        .O(\execute_engine_reg[ir][12]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFFC4)) 
    \bus_req_o[ben][2]_i_1 
       (.I0(alu_add[0]),
        .I1(alu_add[1]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(\execute_engine_reg[ir][24]_0 [1]),
        .O(\execute_engine_reg[ir][12]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    \bus_req_o[ben][3]_i_1 
       (.I0(alu_add[0]),
        .I1(alu_add[1]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(\execute_engine_reg[ir][24]_0 [1]),
        .O(\execute_engine_reg[ir][12]_0 [3]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \bus_req_o[data][10]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(DOBDO[10]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(DOBDO[2]),
        .O(\execute_engine_reg[ir][13]_2 [2]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \bus_req_o[data][11]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(DOBDO[11]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(DOBDO[3]),
        .O(\execute_engine_reg[ir][13]_2 [3]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \bus_req_o[data][12]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(DOBDO[12]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(DOBDO[4]),
        .O(\execute_engine_reg[ir][13]_2 [4]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \bus_req_o[data][13]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(DOBDO[13]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(DOBDO[5]),
        .O(\execute_engine_reg[ir][13]_2 [5]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \bus_req_o[data][14]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(DOBDO[14]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(DOBDO[6]),
        .O(\execute_engine_reg[ir][13]_2 [6]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \bus_req_o[data][15]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(DOBDO[15]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(DOBDO[7]),
        .O(\execute_engine_reg[ir][13]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \bus_req_o[data][8]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(DOBDO[8]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(DOBDO[0]),
        .O(\execute_engine_reg[ir][13]_2 [0]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \bus_req_o[data][9]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(DOBDO[9]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(DOBDO[1]),
        .O(\execute_engine_reg[ir][13]_2 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt[inc][0]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state][9]_0 [0]),
        .I1(\csr_reg[mcyclecfg_minh_n_0_] ),
        .I2(\csr_reg[mcountinhibit_n_0_][0] ),
        .O(p_4_out[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \cnt[inc][2]_i_1 
       (.I0(\csr_reg[minstretcfg_minh_n_0_] ),
        .I1(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I2(\csr_reg[mcountinhibit_n_0_][2] ),
        .O(p_4_out[2]));
  FDRE \cnt_reg[inc][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_4_out[0]),
        .Q(\cnt_reg[inc_n_0_][0] ),
        .R(1'b0));
  FDRE \cnt_reg[inc][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_4_out[2]),
        .Q(\cnt_reg[inc_n_0_][2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][11]_i_2 
       (.I0(xcsr_wdata[11]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][11] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][11]_i_3 
       (.I0(xcsr_wdata[10]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][10] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][11]_i_4 
       (.I0(xcsr_wdata[9]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][9] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][11]_i_5 
       (.I0(xcsr_wdata[8]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][8] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][15]_i_2 
       (.I0(xcsr_wdata[15]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][15] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][15]_i_3 
       (.I0(xcsr_wdata[14]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][14] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][15]_i_4 
       (.I0(xcsr_wdata[13]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][13] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][15]_i_5 
       (.I0(xcsr_wdata[12]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][12] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][19]_i_2 
       (.I0(xcsr_wdata[19]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][19] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][19]_i_3 
       (.I0(xcsr_wdata[18]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][18] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][19]_i_4 
       (.I0(xcsr_wdata[17]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][17] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][19]_i_5 
       (.I0(xcsr_wdata[16]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][16] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][23]_i_2 
       (.I0(xcsr_wdata[23]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][23] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][23]_i_3 
       (.I0(xcsr_wdata[22]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][22] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][23]_i_4 
       (.I0(xcsr_wdata[21]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][21] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][23]_i_5 
       (.I0(xcsr_wdata[20]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][20] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][27]_i_2 
       (.I0(xcsr_wdata[27]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][27] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][27]_i_3 
       (.I0(xcsr_wdata[26]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][26] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][27]_i_4 
       (.I0(xcsr_wdata[25]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][25] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][27]_i_5 
       (.I0(xcsr_wdata[24]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][24] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][31]_i_2 
       (.I0(xcsr_wdata[31]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][31] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][31]_i_3 
       (.I0(xcsr_wdata[30]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][30] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][31]_i_4 
       (.I0(xcsr_wdata[29]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][29] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][31]_i_5 
       (.I0(xcsr_wdata[28]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][28] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \cpu_counter_gen[0].cnt[hi][0][31]_i_6 
       (.I0(\cnt[we_lo]1__3 ),
        .I1(\execute_engine_reg[ir][24]_0 [5]),
        .I2(\execute_engine_reg[ir][24]_0 [6]),
        .I3(\execute_engine_reg[ir][24]_0 [3]),
        .I4(\execute_engine_reg[ir][24]_0 [4]),
        .I5(xcsr_addr[7]),
        .O(\cnt[we_hi] ));
  LUT2 #(
    .INIT(4'h2)) 
    \cpu_counter_gen[0].cnt[hi][0][3]_i_2 
       (.I0(\cpu_counter_gen[0].cnt_reg[ovf_n_0_][0][0] ),
        .I1(\cnt[we_hi] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][3]_i_3 
       (.I0(xcsr_wdata[3]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][3] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][3]_i_4 
       (.I0(xcsr_wdata[2]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][2] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][3]_i_5 
       (.I0(xcsr_wdata[1]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][1] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][3]_i_6 
       (.I0(xcsr_wdata[0]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][0] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][7]_i_2 
       (.I0(xcsr_wdata[7]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][7] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][7]_i_3 
       (.I0(xcsr_wdata[6]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][6] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][7]_i_4 
       (.I0(xcsr_wdata[5]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][5] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[hi][0][7]_i_5 
       (.I0(xcsr_wdata[4]),
        .I1(\cnt[we_hi] ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][4] ),
        .O(\cpu_counter_gen[0].cnt[hi][0][7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][11]_i_2 
       (.I0(xcsr_wdata[11]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][11] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][11]_i_3 
       (.I0(xcsr_wdata[10]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][10] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][11]_i_4 
       (.I0(xcsr_wdata[9]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][9] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][11]_i_5 
       (.I0(xcsr_wdata[8]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][8] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][15]_i_2 
       (.I0(xcsr_wdata[15]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][15] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][15]_i_3 
       (.I0(xcsr_wdata[14]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][14] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][15]_i_4 
       (.I0(xcsr_wdata[13]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][13] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][15]_i_5 
       (.I0(xcsr_wdata[12]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][12] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][19]_i_2 
       (.I0(xcsr_wdata[19]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][19] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][19]_i_3 
       (.I0(xcsr_wdata[18]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][18] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][19]_i_4 
       (.I0(xcsr_wdata[17]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][17] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][19]_i_5 
       (.I0(xcsr_wdata[16]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][16] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][23]_i_2 
       (.I0(xcsr_wdata[23]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][23] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][23]_i_3 
       (.I0(xcsr_wdata[22]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][22] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][23]_i_4 
       (.I0(xcsr_wdata[21]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][21] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][23]_i_5 
       (.I0(xcsr_wdata[20]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][20] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][27]_i_2 
       (.I0(xcsr_wdata[27]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][27] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][27]_i_3 
       (.I0(xcsr_wdata[26]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][26] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][27]_i_4 
       (.I0(xcsr_wdata[25]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][25] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][27]_i_5 
       (.I0(xcsr_wdata[24]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][24] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][31]_i_2 
       (.I0(xcsr_wdata[31]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][31] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][31]_i_3 
       (.I0(xcsr_wdata[30]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][30] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][31]_i_4 
       (.I0(xcsr_wdata[29]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][29] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][31]_i_5 
       (.I0(xcsr_wdata[28]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][28] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \cpu_counter_gen[0].cnt[lo][0][31]_i_6 
       (.I0(\cnt[we_lo]1__3 ),
        .I1(xcsr_addr[7]),
        .I2(\execute_engine_reg[ir][24]_0 [5]),
        .I3(\execute_engine_reg[ir][24]_0 [6]),
        .I4(\execute_engine_reg[ir][24]_0 [3]),
        .I5(\execute_engine_reg[ir][24]_0 [4]),
        .O(\cnt[we_lo] [0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \cpu_counter_gen[0].cnt[lo][0][31]_i_7 
       (.I0(xcsr_addr[9]),
        .I1(xcsr_addr[8]),
        .I2(xcsr_addr[10]),
        .I3(xcsr_addr[11]),
        .I4(xcsr_we),
        .O(\cnt[we_lo]1__3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cpu_counter_gen[0].cnt[lo][0][3]_i_2 
       (.I0(\cnt_reg[inc_n_0_][0] ),
        .I1(\cnt[we_lo] [0]),
        .O(\cpu_counter_gen[0].cnt[lo][0][3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][3]_i_3 
       (.I0(xcsr_wdata[3]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][3] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][3]_i_4 
       (.I0(xcsr_wdata[2]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][2] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][3]_i_5 
       (.I0(xcsr_wdata[1]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][1] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][3]_i_6 
       (.I0(xcsr_wdata[0]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][0] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][7]_i_2 
       (.I0(xcsr_wdata[7]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][7] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][7]_i_3 
       (.I0(xcsr_wdata[6]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][6] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][7]_i_4 
       (.I0(xcsr_wdata[5]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][5] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[0].cnt[lo][0][7]_i_5 
       (.I0(xcsr_wdata[4]),
        .I1(\cnt[we_lo] [0]),
        .I2(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][4] ),
        .O(\cpu_counter_gen[0].cnt[lo][0][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cpu_counter_gen[0].cnt[ovf][0][0]_i_9 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][0] ),
        .I1(\cnt_reg[inc_n_0_][0] ),
        .O(\cpu_counter_gen[0].cnt[ovf][0][0]_i_9_n_0 ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][0] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][10] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][11] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[hi][0][11]_i_2_n_0 ,\cpu_counter_gen[0].cnt[hi][0][11]_i_3_n_0 ,\cpu_counter_gen[0].cnt[hi][0][11]_i_4_n_0 ,\cpu_counter_gen[0].cnt[hi][0][11]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][12] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][13] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][14] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][15] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[hi][0][15]_i_2_n_0 ,\cpu_counter_gen[0].cnt[hi][0][15]_i_3_n_0 ,\cpu_counter_gen[0].cnt[hi][0][15]_i_4_n_0 ,\cpu_counter_gen[0].cnt[hi][0][15]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][16] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][17] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][18] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][19] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[hi][0][19]_i_2_n_0 ,\cpu_counter_gen[0].cnt[hi][0][19]_i_3_n_0 ,\cpu_counter_gen[0].cnt[hi][0][19]_i_4_n_0 ,\cpu_counter_gen[0].cnt[hi][0][19]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][1] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][20] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][21] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][22] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][23] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[hi][0][23]_i_2_n_0 ,\cpu_counter_gen[0].cnt[hi][0][23]_i_3_n_0 ,\cpu_counter_gen[0].cnt[hi][0][23]_i_4_n_0 ,\cpu_counter_gen[0].cnt[hi][0][23]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][24] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][25] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][26] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][27] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[hi][0][27]_i_2_n_0 ,\cpu_counter_gen[0].cnt[hi][0][27]_i_3_n_0 ,\cpu_counter_gen[0].cnt[hi][0][27]_i_4_n_0 ,\cpu_counter_gen[0].cnt[hi][0][27]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][28] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][29] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][2] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][30] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][31] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_0 ),
        .CO({\NLW_cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_CO_UNCONNECTED [3],\cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[hi][0][31]_i_2_n_0 ,\cpu_counter_gen[0].cnt[hi][0][31]_i_3_n_0 ,\cpu_counter_gen[0].cnt[hi][0][31]_i_4_n_0 ,\cpu_counter_gen[0].cnt[hi][0][31]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][3] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1 
       (.CI(1'b0),
        .CO({\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_3 }),
        .CYINIT(\cpu_counter_gen[0].cnt[hi][0][3]_i_2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[hi][0][3]_i_3_n_0 ,\cpu_counter_gen[0].cnt[hi][0][3]_i_4_n_0 ,\cpu_counter_gen[0].cnt[hi][0][3]_i_5_n_0 ,\cpu_counter_gen[0].cnt[hi][0][3]_i_6_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][4] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][5] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][6] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][7] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[hi][0][7]_i_2_n_0 ,\cpu_counter_gen[0].cnt[hi][0][7]_i_3_n_0 ,\cpu_counter_gen[0].cnt[hi][0][7]_i_4_n_0 ,\cpu_counter_gen[0].cnt[hi][0][7]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][8] ));
  FDCE \cpu_counter_gen[0].cnt_reg[hi][0][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][9] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][0] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][10] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][11] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[lo][0][11]_i_2_n_0 ,\cpu_counter_gen[0].cnt[lo][0][11]_i_3_n_0 ,\cpu_counter_gen[0].cnt[lo][0][11]_i_4_n_0 ,\cpu_counter_gen[0].cnt[lo][0][11]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][12] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][13] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][14] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][15] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[lo][0][15]_i_2_n_0 ,\cpu_counter_gen[0].cnt[lo][0][15]_i_3_n_0 ,\cpu_counter_gen[0].cnt[lo][0][15]_i_4_n_0 ,\cpu_counter_gen[0].cnt[lo][0][15]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][16] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][17] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][18] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][19] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[lo][0][19]_i_2_n_0 ,\cpu_counter_gen[0].cnt[lo][0][19]_i_3_n_0 ,\cpu_counter_gen[0].cnt[lo][0][19]_i_4_n_0 ,\cpu_counter_gen[0].cnt[lo][0][19]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][1] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][20] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][21] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][22] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][23] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[lo][0][23]_i_2_n_0 ,\cpu_counter_gen[0].cnt[lo][0][23]_i_3_n_0 ,\cpu_counter_gen[0].cnt[lo][0][23]_i_4_n_0 ,\cpu_counter_gen[0].cnt[lo][0][23]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][24] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][25] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][26] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][27] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[lo][0][27]_i_2_n_0 ,\cpu_counter_gen[0].cnt[lo][0][27]_i_3_n_0 ,\cpu_counter_gen[0].cnt[lo][0][27]_i_4_n_0 ,\cpu_counter_gen[0].cnt[lo][0][27]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][28] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][29] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][2] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][30] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][31] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_0 ),
        .CO({\NLW_cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_CO_UNCONNECTED [3],\cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[lo][0][31]_i_2_n_0 ,\cpu_counter_gen[0].cnt[lo][0][31]_i_3_n_0 ,\cpu_counter_gen[0].cnt[lo][0][31]_i_4_n_0 ,\cpu_counter_gen[0].cnt[lo][0][31]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][3] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1 
       (.CI(1'b0),
        .CO({\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_3 }),
        .CYINIT(\cpu_counter_gen[0].cnt[lo][0][3]_i_2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[lo][0][3]_i_3_n_0 ,\cpu_counter_gen[0].cnt[lo][0][3]_i_4_n_0 ,\cpu_counter_gen[0].cnt[lo][0][3]_i_5_n_0 ,\cpu_counter_gen[0].cnt[lo][0][3]_i_6_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][4] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][5] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_5 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][6] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_4 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][7] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_0 ,\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_4 ,\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_5 ,\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_6 ,\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_7 }),
        .S({\cpu_counter_gen[0].cnt[lo][0][7]_i_2_n_0 ,\cpu_counter_gen[0].cnt[lo][0][7]_i_3_n_0 ,\cpu_counter_gen[0].cnt[lo][0][7]_i_4_n_0 ,\cpu_counter_gen[0].cnt[lo][0][7]_i_5_n_0 }));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_7 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][8] ));
  FDCE \cpu_counter_gen[0].cnt_reg[lo][0][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_6 ),
        .Q(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][9] ));
  FDCE \cpu_counter_gen[0].cnt_reg[ovf][0][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0),
        .Q(\cpu_counter_gen[0].cnt_reg[ovf_n_0_][0][0] ));
  CARRY4 \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1 
       (.CI(\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_0 ),
        .CO({p_0_in__0,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_n_1 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_n_2 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][31] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][30] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][29] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][28] }));
  CARRY4 \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2 
       (.CI(\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_0 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_1 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_2 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][27] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][26] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][25] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][24] }));
  CARRY4 \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3 
       (.CI(\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_0 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_1 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_2 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][23] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][22] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][21] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][20] }));
  CARRY4 \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4 
       (.CI(\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_0 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_1 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_2 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][19] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][18] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][17] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][16] }));
  CARRY4 \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5 
       (.CI(\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_0 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_1 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_2 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][15] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][14] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][13] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][12] }));
  CARRY4 \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6 
       (.CI(\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_0 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_1 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_2 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][11] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][10] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][9] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][8] }));
  CARRY4 \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7 
       (.CI(\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_0 ),
        .CO({\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_0 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_1 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_2 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][7] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][6] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][5] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][4] }));
  CARRY4 \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8 
       (.CI(1'b0),
        .CO({\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_0 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_1 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_2 ,\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][0] }),
        .O(\NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][3] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][2] ,\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][1] ,\cpu_counter_gen[0].cnt[ovf][0][0]_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \cpu_counter_gen[2].cnt[hi][2][0]_i_2 
       (.I0(\cpu_counter_gen[2].cnt_reg[ovf][2]_4 ),
        .I1(\cnt[we_hi]__1 ),
        .O(\cpu_counter_gen[2].cnt[hi][2][0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][0]_i_3 
       (.I0(xcsr_wdata[3]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [3]),
        .O(\cpu_counter_gen[2].cnt[hi][2][0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][0]_i_4 
       (.I0(xcsr_wdata[2]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [2]),
        .O(\cpu_counter_gen[2].cnt[hi][2][0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][0]_i_5 
       (.I0(xcsr_wdata[1]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [1]),
        .O(\cpu_counter_gen[2].cnt[hi][2][0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \cpu_counter_gen[2].cnt[hi][2][0]_i_6 
       (.I0(\cpu_counter_gen[2].cnt_reg[ovf][2]_4 ),
        .I1(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [0]),
        .I2(\cnt[we_hi]__1 ),
        .I3(xcsr_wdata[0]),
        .O(\cpu_counter_gen[2].cnt[hi][2][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \cpu_counter_gen[2].cnt[hi][2][0]_i_7 
       (.I0(\cnt[we_lo]1__3 ),
        .I1(\execute_engine_reg[ir][24]_0 [3]),
        .I2(\execute_engine_reg[ir][24]_0 [4]),
        .I3(\execute_engine_reg[ir][24]_0 [5]),
        .I4(\execute_engine_reg[ir][24]_0 [6]),
        .I5(xcsr_addr[7]),
        .O(\cnt[we_hi]__1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][12]_i_2 
       (.I0(xcsr_wdata[15]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [15]),
        .O(\cpu_counter_gen[2].cnt[hi][2][12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][12]_i_3 
       (.I0(xcsr_wdata[14]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [14]),
        .O(\cpu_counter_gen[2].cnt[hi][2][12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][12]_i_4 
       (.I0(xcsr_wdata[13]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [13]),
        .O(\cpu_counter_gen[2].cnt[hi][2][12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][12]_i_5 
       (.I0(xcsr_wdata[12]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [12]),
        .O(\cpu_counter_gen[2].cnt[hi][2][12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][16]_i_2 
       (.I0(xcsr_wdata[19]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [19]),
        .O(\cpu_counter_gen[2].cnt[hi][2][16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][16]_i_3 
       (.I0(xcsr_wdata[18]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [18]),
        .O(\cpu_counter_gen[2].cnt[hi][2][16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][16]_i_4 
       (.I0(xcsr_wdata[17]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [17]),
        .O(\cpu_counter_gen[2].cnt[hi][2][16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][16]_i_5 
       (.I0(xcsr_wdata[16]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [16]),
        .O(\cpu_counter_gen[2].cnt[hi][2][16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][20]_i_2 
       (.I0(xcsr_wdata[23]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [23]),
        .O(\cpu_counter_gen[2].cnt[hi][2][20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][20]_i_3 
       (.I0(xcsr_wdata[22]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [22]),
        .O(\cpu_counter_gen[2].cnt[hi][2][20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][20]_i_4 
       (.I0(xcsr_wdata[21]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [21]),
        .O(\cpu_counter_gen[2].cnt[hi][2][20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][20]_i_5 
       (.I0(xcsr_wdata[20]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [20]),
        .O(\cpu_counter_gen[2].cnt[hi][2][20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][24]_i_2 
       (.I0(xcsr_wdata[27]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [27]),
        .O(\cpu_counter_gen[2].cnt[hi][2][24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][24]_i_3 
       (.I0(xcsr_wdata[26]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [26]),
        .O(\cpu_counter_gen[2].cnt[hi][2][24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][24]_i_4 
       (.I0(xcsr_wdata[25]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [25]),
        .O(\cpu_counter_gen[2].cnt[hi][2][24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][24]_i_5 
       (.I0(xcsr_wdata[24]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [24]),
        .O(\cpu_counter_gen[2].cnt[hi][2][24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][28]_i_2 
       (.I0(xcsr_wdata[31]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [31]),
        .O(\cpu_counter_gen[2].cnt[hi][2][28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][28]_i_3 
       (.I0(xcsr_wdata[30]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [30]),
        .O(\cpu_counter_gen[2].cnt[hi][2][28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][28]_i_4 
       (.I0(xcsr_wdata[29]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [29]),
        .O(\cpu_counter_gen[2].cnt[hi][2][28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][28]_i_5 
       (.I0(xcsr_wdata[28]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [28]),
        .O(\cpu_counter_gen[2].cnt[hi][2][28]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][4]_i_2 
       (.I0(xcsr_wdata[7]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [7]),
        .O(\cpu_counter_gen[2].cnt[hi][2][4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][4]_i_3 
       (.I0(xcsr_wdata[6]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [6]),
        .O(\cpu_counter_gen[2].cnt[hi][2][4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][4]_i_4 
       (.I0(xcsr_wdata[5]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [5]),
        .O(\cpu_counter_gen[2].cnt[hi][2][4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][4]_i_5 
       (.I0(xcsr_wdata[4]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [4]),
        .O(\cpu_counter_gen[2].cnt[hi][2][4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][8]_i_2 
       (.I0(xcsr_wdata[11]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [11]),
        .O(\cpu_counter_gen[2].cnt[hi][2][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][8]_i_3 
       (.I0(xcsr_wdata[10]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [10]),
        .O(\cpu_counter_gen[2].cnt[hi][2][8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][8]_i_4 
       (.I0(xcsr_wdata[9]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [9]),
        .O(\cpu_counter_gen[2].cnt[hi][2][8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[hi][2][8]_i_5 
       (.I0(xcsr_wdata[8]),
        .I1(\cnt[we_hi]__1 ),
        .I2(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [8]),
        .O(\cpu_counter_gen[2].cnt[hi][2][8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][11]_i_2 
       (.I0(xcsr_wdata[11]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][11] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][11]_i_3 
       (.I0(xcsr_wdata[10]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][10] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][11]_i_4 
       (.I0(xcsr_wdata[9]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][9] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][11]_i_5 
       (.I0(xcsr_wdata[8]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][8] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][15]_i_2 
       (.I0(xcsr_wdata[15]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][15] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][15]_i_3 
       (.I0(xcsr_wdata[14]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][14] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][15]_i_4 
       (.I0(xcsr_wdata[13]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][13] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][15]_i_5 
       (.I0(xcsr_wdata[12]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][12] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][19]_i_2 
       (.I0(xcsr_wdata[19]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][19] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][19]_i_3 
       (.I0(xcsr_wdata[18]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][18] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][19]_i_4 
       (.I0(xcsr_wdata[17]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][17] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][19]_i_5 
       (.I0(xcsr_wdata[16]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][16] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][23]_i_2 
       (.I0(xcsr_wdata[23]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][23] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][23]_i_3 
       (.I0(xcsr_wdata[22]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][22] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][23]_i_4 
       (.I0(xcsr_wdata[21]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][21] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][23]_i_5 
       (.I0(xcsr_wdata[20]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][20] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][27]_i_2 
       (.I0(xcsr_wdata[27]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][27] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][27]_i_3 
       (.I0(xcsr_wdata[26]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][26] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][27]_i_4 
       (.I0(xcsr_wdata[25]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][25] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][27]_i_5 
       (.I0(xcsr_wdata[24]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][24] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][31]_i_2 
       (.I0(xcsr_wdata[31]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][31] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][31]_i_3 
       (.I0(xcsr_wdata[30]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][30] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][31]_i_4 
       (.I0(xcsr_wdata[29]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][29] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][31]_i_5 
       (.I0(xcsr_wdata[28]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][28] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \cpu_counter_gen[2].cnt[lo][2][31]_i_6 
       (.I0(\cnt[we_lo]1__3 ),
        .I1(xcsr_addr[7]),
        .I2(\execute_engine_reg[ir][24]_0 [3]),
        .I3(\execute_engine_reg[ir][24]_0 [4]),
        .I4(\execute_engine_reg[ir][24]_0 [5]),
        .I5(\execute_engine_reg[ir][24]_0 [6]),
        .O(\cnt[we_lo] [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \cpu_counter_gen[2].cnt[lo][2][3]_i_2 
       (.I0(\cnt_reg[inc_n_0_][2] ),
        .I1(\cnt[we_lo] [2]),
        .O(\cpu_counter_gen[2].cnt[lo][2][3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][3]_i_3 
       (.I0(xcsr_wdata[3]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][3] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][3]_i_4 
       (.I0(xcsr_wdata[2]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][2] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][3]_i_5 
       (.I0(xcsr_wdata[1]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][1] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][3]_i_6 
       (.I0(xcsr_wdata[0]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][0] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][7]_i_2 
       (.I0(xcsr_wdata[7]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][7] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][7]_i_3 
       (.I0(xcsr_wdata[6]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][6] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][7]_i_4 
       (.I0(xcsr_wdata[5]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][5] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpu_counter_gen[2].cnt[lo][2][7]_i_5 
       (.I0(xcsr_wdata[4]),
        .I1(\cnt[we_lo] [2]),
        .I2(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][4] ),
        .O(\cpu_counter_gen[2].cnt[lo][2][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cpu_counter_gen[2].cnt[ovf][2][0]_i_9 
       (.I0(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][0] ),
        .I1(\cnt_reg[inc_n_0_][2] ),
        .O(\cpu_counter_gen[2].cnt[ovf][2][0]_i_9_n_0 ));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1 
       (.CI(1'b0),
        .CO({\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\cpu_counter_gen[2].cnt[hi][2][0]_i_2_n_0 }),
        .O({\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[hi][2][0]_i_3_n_0 ,\cpu_counter_gen[2].cnt[hi][2][0]_i_4_n_0 ,\cpu_counter_gen[2].cnt[hi][2][0]_i_5_n_0 ,\cpu_counter_gen[2].cnt[hi][2][0]_i_6_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [10]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [11]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[hi][2][12]_i_2_n_0 ,\cpu_counter_gen[2].cnt[hi][2][12]_i_3_n_0 ,\cpu_counter_gen[2].cnt[hi][2][12]_i_4_n_0 ,\cpu_counter_gen[2].cnt[hi][2][12]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [13]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [14]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [15]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[hi][2][16]_i_2_n_0 ,\cpu_counter_gen[2].cnt[hi][2][16]_i_3_n_0 ,\cpu_counter_gen[2].cnt[hi][2][16]_i_4_n_0 ,\cpu_counter_gen[2].cnt[hi][2][16]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [17]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [18]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [19]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [1]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[hi][2][20]_i_2_n_0 ,\cpu_counter_gen[2].cnt[hi][2][20]_i_3_n_0 ,\cpu_counter_gen[2].cnt[hi][2][20]_i_4_n_0 ,\cpu_counter_gen[2].cnt[hi][2][20]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [21]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [22]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [23]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[hi][2][24]_i_2_n_0 ,\cpu_counter_gen[2].cnt[hi][2][24]_i_3_n_0 ,\cpu_counter_gen[2].cnt[hi][2][24]_i_4_n_0 ,\cpu_counter_gen[2].cnt[hi][2][24]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [25]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [26]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [27]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_0 ),
        .CO({\NLW_cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_CO_UNCONNECTED [3],\cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[hi][2][28]_i_2_n_0 ,\cpu_counter_gen[2].cnt[hi][2][28]_i_3_n_0 ,\cpu_counter_gen[2].cnt[hi][2][28]_i_4_n_0 ,\cpu_counter_gen[2].cnt[hi][2][28]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [29]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [2]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [30]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [31]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [3]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[hi][2][4]_i_2_n_0 ,\cpu_counter_gen[2].cnt[hi][2][4]_i_3_n_0 ,\cpu_counter_gen[2].cnt[hi][2][4]_i_4_n_0 ,\cpu_counter_gen[2].cnt[hi][2][4]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [5]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [6]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [7]));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[hi][2][8]_i_2_n_0 ,\cpu_counter_gen[2].cnt[hi][2][8]_i_3_n_0 ,\cpu_counter_gen[2].cnt[hi][2][8]_i_4_n_0 ,\cpu_counter_gen[2].cnt[hi][2][8]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[hi][2][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [9]));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][0] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][10] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][11] ));
  CARRY4 \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[lo][2][11]_i_2_n_0 ,\cpu_counter_gen[2].cnt[lo][2][11]_i_3_n_0 ,\cpu_counter_gen[2].cnt[lo][2][11]_i_4_n_0 ,\cpu_counter_gen[2].cnt[lo][2][11]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][12] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][13] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][14] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][15] ));
  CARRY4 \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[lo][2][15]_i_2_n_0 ,\cpu_counter_gen[2].cnt[lo][2][15]_i_3_n_0 ,\cpu_counter_gen[2].cnt[lo][2][15]_i_4_n_0 ,\cpu_counter_gen[2].cnt[lo][2][15]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][16] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][17] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][18] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][19] ));
  CARRY4 \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[lo][2][19]_i_2_n_0 ,\cpu_counter_gen[2].cnt[lo][2][19]_i_3_n_0 ,\cpu_counter_gen[2].cnt[lo][2][19]_i_4_n_0 ,\cpu_counter_gen[2].cnt[lo][2][19]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][1] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][20] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][21] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][22] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][23] ));
  CARRY4 \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[lo][2][23]_i_2_n_0 ,\cpu_counter_gen[2].cnt[lo][2][23]_i_3_n_0 ,\cpu_counter_gen[2].cnt[lo][2][23]_i_4_n_0 ,\cpu_counter_gen[2].cnt[lo][2][23]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][24] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][25] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][26] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][27] ));
  CARRY4 \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[lo][2][27]_i_2_n_0 ,\cpu_counter_gen[2].cnt[lo][2][27]_i_3_n_0 ,\cpu_counter_gen[2].cnt[lo][2][27]_i_4_n_0 ,\cpu_counter_gen[2].cnt[lo][2][27]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][28] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][29] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][2] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][30] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][31] ));
  CARRY4 \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_0 ),
        .CO({\NLW_cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_CO_UNCONNECTED [3],\cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[lo][2][31]_i_2_n_0 ,\cpu_counter_gen[2].cnt[lo][2][31]_i_3_n_0 ,\cpu_counter_gen[2].cnt[lo][2][31]_i_4_n_0 ,\cpu_counter_gen[2].cnt[lo][2][31]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][3] ));
  CARRY4 \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1 
       (.CI(1'b0),
        .CO({\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_3 }),
        .CYINIT(\cpu_counter_gen[2].cnt[lo][2][3]_i_2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[lo][2][3]_i_3_n_0 ,\cpu_counter_gen[2].cnt[lo][2][3]_i_4_n_0 ,\cpu_counter_gen[2].cnt[lo][2][3]_i_5_n_0 ,\cpu_counter_gen[2].cnt[lo][2][3]_i_6_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][4] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][5] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_5 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][6] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_4 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][7] ));
  CARRY4 \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_0 ,\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_4 ,\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_5 ,\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_6 ,\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_7 }),
        .S({\cpu_counter_gen[2].cnt[lo][2][7]_i_2_n_0 ,\cpu_counter_gen[2].cnt[lo][2][7]_i_3_n_0 ,\cpu_counter_gen[2].cnt[lo][2][7]_i_4_n_0 ,\cpu_counter_gen[2].cnt[lo][2][7]_i_5_n_0 }));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_7 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][8] ));
  FDCE \cpu_counter_gen[2].cnt_reg[lo][2][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_6 ),
        .Q(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][9] ));
  FDCE \cpu_counter_gen[2].cnt_reg[ovf][2][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt[nxt][2]_12 ),
        .Q(\cpu_counter_gen[2].cnt_reg[ovf][2]_4 ));
  CARRY4 \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1 
       (.CI(\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_0 ),
        .CO({\cnt[nxt][2]_12 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_n_1 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_n_2 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][31] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][30] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][29] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][28] }));
  CARRY4 \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2 
       (.CI(\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_0 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_1 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_2 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][27] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][26] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][25] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][24] }));
  CARRY4 \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3 
       (.CI(\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_0 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_1 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_2 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][23] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][22] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][21] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][20] }));
  CARRY4 \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4 
       (.CI(\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_0 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_1 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_2 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][19] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][18] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][17] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][16] }));
  CARRY4 \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5 
       (.CI(\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_0 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_1 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_2 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][15] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][14] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][13] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][12] }));
  CARRY4 \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6 
       (.CI(\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_0 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_1 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_2 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][11] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][10] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][9] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][8] }));
  CARRY4 \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7 
       (.CI(\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_0 ),
        .CO({\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_0 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_1 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_2 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][7] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][6] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][5] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][4] }));
  CARRY4 \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8 
       (.CI(1'b0),
        .CO({\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_0 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_1 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_2 ,\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][0] }),
        .O(\NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_O_UNCONNECTED [3:0]),
        .S({\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][3] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][2] ,\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][1] ,\cpu_counter_gen[2].cnt[ovf][2][0]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][0]_i_1 
       (.I0(xcsr_wdata[0]),
        .I1(xcsr_we),
        .I2(\trap_ctrl_reg[cause_n_0_][0] ),
        .O(\csr[mcause][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][1]_i_1 
       (.I0(xcsr_wdata[1]),
        .I1(xcsr_we),
        .I2(\trap_ctrl_reg[cause_n_0_][1] ),
        .O(\csr[mcause][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][2]_i_1 
       (.I0(xcsr_wdata[2]),
        .I1(xcsr_we),
        .I2(\trap_ctrl_reg[cause_n_0_][2] ),
        .O(\csr[mcause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][3]_i_1 
       (.I0(xcsr_wdata[3]),
        .I1(xcsr_we),
        .I2(\trap_ctrl_reg[cause_n_0_][3] ),
        .O(\csr[mcause][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][4]_i_1 
       (.I0(xcsr_wdata[4]),
        .I1(xcsr_we),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .O(\csr[mcause][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \csr[mcause][5]_i_1 
       (.I0(\csr[mepc][31]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][24]_0 [6]),
        .I2(\execute_engine_reg[ir][24]_0 [3]),
        .I3(\csr[mcause][5]_i_3_n_0 ),
        .I4(xcsr_we),
        .I5(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .O(\csr_reg[mcause]0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][5]_i_2 
       (.I0(xcsr_wdata[31]),
        .I1(xcsr_we),
        .I2(p_1_in163_in),
        .O(\csr[mcause][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \csr[mcause][5]_i_3 
       (.I0(\csr[mepc][31]_i_5_n_0 ),
        .I1(xcsr_addr[8]),
        .I2(\execute_engine_reg[ir][24]_0 [4]),
        .I3(xcsr_addr[9]),
        .I4(xcsr_addr[6]),
        .O(\csr[mcause][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcountinhibit][0]_i_1 
       (.I0(xcsr_wdata[0]),
        .I1(p_0_out),
        .I2(\csr_reg[mcountinhibit_n_0_][0] ),
        .O(\csr[mcountinhibit][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcountinhibit][2]_i_1 
       (.I0(xcsr_wdata[2]),
        .I1(p_0_out),
        .I2(\csr_reg[mcountinhibit_n_0_][2] ),
        .O(\csr[mcountinhibit][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \csr[mcountinhibit][2]_i_2 
       (.I0(xcsr_addr[11]),
        .I1(\execute_engine_reg[ir][24]_0 [6]),
        .I2(\execute_engine_reg[ir][24]_0 [3]),
        .I3(xcsr_addr[10]),
        .I4(xcsr_addr[9]),
        .I5(\csr[mcountinhibit][2]_i_3_n_0 ),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \csr[mcountinhibit][2]_i_3 
       (.I0(\csr[mcountinhibit][2]_i_4_n_0 ),
        .I1(\csr[mcountinhibit][2]_i_5_n_0 ),
        .I2(xcsr_addr[5]),
        .I3(xcsr_addr[8]),
        .I4(\execute_engine_reg[ir][24]_0 [7]),
        .I5(xcsr_we),
        .O(\csr[mcountinhibit][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[mcountinhibit][2]_i_4 
       (.I0(\execute_engine_reg[ir][24]_0 [5]),
        .I1(xcsr_addr[6]),
        .O(\csr[mcountinhibit][2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[mcountinhibit][2]_i_5 
       (.I0(\execute_engine_reg[ir][24]_0 [4]),
        .I1(xcsr_addr[7]),
        .O(\csr[mcountinhibit][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcyclecfg_minh]_i_1 
       (.I0(xcsr_wdata[30]),
        .I1(\csr[mcyclecfg_uinh]_i_2_n_0 ),
        .I2(\csr_reg[mcyclecfg_minh_n_0_] ),
        .O(\csr[mcyclecfg_minh]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcyclecfg_uinh]_i_1 
       (.I0(xcsr_wdata[28]),
        .I1(\csr[mcyclecfg_uinh]_i_2_n_0 ),
        .I2(\csr_reg[mcyclecfg_uinh_n_0_] ),
        .O(\csr[mcyclecfg_uinh]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \csr[mcyclecfg_uinh]_i_2 
       (.I0(xcsr_we),
        .I1(xcsr_addr[11]),
        .I2(xcsr_addr[9]),
        .I3(\csr[mcyclecfg_uinh]_i_3_n_0 ),
        .I4(\csr[mtvec][31]_i_3_n_0 ),
        .I5(xcsr_addr[8]),
        .O(\csr[mcyclecfg_uinh]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \csr[mcyclecfg_uinh]_i_3 
       (.I0(\csr[mcyclecfg_uinh]_i_4_n_0 ),
        .I1(\execute_engine_reg[ir][24]_0 [3]),
        .I2(xcsr_addr[10]),
        .I3(xcsr_addr[5]),
        .I4(\csr[mcyclecfg_uinh]_i_5_n_0 ),
        .I5(\csr[mie_firq][15]_i_5_n_0 ),
        .O(\csr[mcyclecfg_uinh]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[mcyclecfg_uinh]_i_4 
       (.I0(\execute_engine_reg[ir][24]_0 [5]),
        .I1(xcsr_addr[7]),
        .O(\csr[mcyclecfg_uinh]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \csr[mcyclecfg_uinh]_i_5 
       (.I0(\execute_engine_reg[ir][24]_0 [5]),
        .I1(\execute_engine_reg[ir][24]_0 [4]),
        .I2(xcsr_addr[7]),
        .O(\csr[mcyclecfg_uinh]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][10]_i_1 
       (.I0(xcsr_wdata[10]),
        .I1(xcsr_we),
        .I2(next_pc[10]),
        .I3(p_1_in163_in),
        .I4(curr_pc[10]),
        .O(p_1_in__0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][11]_i_1 
       (.I0(xcsr_wdata[11]),
        .I1(xcsr_we),
        .I2(next_pc[11]),
        .I3(p_1_in163_in),
        .I4(curr_pc[11]),
        .O(p_1_in__0[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][12]_i_1 
       (.I0(xcsr_wdata[12]),
        .I1(xcsr_we),
        .I2(next_pc[12]),
        .I3(p_1_in163_in),
        .I4(curr_pc[12]),
        .O(p_1_in__0[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][13]_i_1 
       (.I0(xcsr_wdata[13]),
        .I1(xcsr_we),
        .I2(next_pc[13]),
        .I3(p_1_in163_in),
        .I4(curr_pc[13]),
        .O(p_1_in__0[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][14]_i_1 
       (.I0(xcsr_wdata[14]),
        .I1(xcsr_we),
        .I2(next_pc[14]),
        .I3(p_1_in163_in),
        .I4(curr_pc[14]),
        .O(p_1_in__0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][15]_i_1 
       (.I0(xcsr_wdata[15]),
        .I1(xcsr_we),
        .I2(next_pc[15]),
        .I3(p_1_in163_in),
        .I4(curr_pc[15]),
        .O(p_1_in__0[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][16]_i_1 
       (.I0(xcsr_wdata[16]),
        .I1(xcsr_we),
        .I2(next_pc[16]),
        .I3(p_1_in163_in),
        .I4(curr_pc[16]),
        .O(p_1_in__0[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][17]_i_1 
       (.I0(xcsr_wdata[17]),
        .I1(xcsr_we),
        .I2(next_pc[17]),
        .I3(p_1_in163_in),
        .I4(curr_pc[17]),
        .O(p_1_in__0[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][18]_i_1 
       (.I0(xcsr_wdata[18]),
        .I1(xcsr_we),
        .I2(next_pc[18]),
        .I3(p_1_in163_in),
        .I4(curr_pc[18]),
        .O(p_1_in__0[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][19]_i_1 
       (.I0(xcsr_wdata[19]),
        .I1(xcsr_we),
        .I2(next_pc[19]),
        .I3(p_1_in163_in),
        .I4(curr_pc[19]),
        .O(p_1_in__0[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][1]_i_1 
       (.I0(xcsr_wdata[1]),
        .I1(xcsr_we),
        .I2(next_pc[1]),
        .I3(p_1_in163_in),
        .I4(curr_pc[1]),
        .O(p_1_in__0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][20]_i_1 
       (.I0(xcsr_wdata[20]),
        .I1(xcsr_we),
        .I2(next_pc[20]),
        .I3(p_1_in163_in),
        .I4(curr_pc[20]),
        .O(p_1_in__0[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][21]_i_1 
       (.I0(xcsr_wdata[21]),
        .I1(xcsr_we),
        .I2(next_pc[21]),
        .I3(p_1_in163_in),
        .I4(curr_pc[21]),
        .O(p_1_in__0[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][22]_i_1 
       (.I0(xcsr_wdata[22]),
        .I1(xcsr_we),
        .I2(next_pc[22]),
        .I3(p_1_in163_in),
        .I4(curr_pc[22]),
        .O(p_1_in__0[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][23]_i_1 
       (.I0(xcsr_wdata[23]),
        .I1(xcsr_we),
        .I2(next_pc[23]),
        .I3(p_1_in163_in),
        .I4(curr_pc[23]),
        .O(p_1_in__0[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][24]_i_1 
       (.I0(xcsr_wdata[24]),
        .I1(xcsr_we),
        .I2(next_pc[24]),
        .I3(p_1_in163_in),
        .I4(curr_pc[24]),
        .O(p_1_in__0[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][25]_i_1 
       (.I0(xcsr_wdata[25]),
        .I1(xcsr_we),
        .I2(next_pc[25]),
        .I3(p_1_in163_in),
        .I4(curr_pc[25]),
        .O(p_1_in__0[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][26]_i_1 
       (.I0(xcsr_wdata[26]),
        .I1(xcsr_we),
        .I2(next_pc[26]),
        .I3(p_1_in163_in),
        .I4(curr_pc[26]),
        .O(p_1_in__0[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][27]_i_1 
       (.I0(xcsr_wdata[27]),
        .I1(xcsr_we),
        .I2(next_pc[27]),
        .I3(p_1_in163_in),
        .I4(curr_pc[27]),
        .O(p_1_in__0[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][28]_i_1 
       (.I0(xcsr_wdata[28]),
        .I1(xcsr_we),
        .I2(next_pc[28]),
        .I3(p_1_in163_in),
        .I4(curr_pc[28]),
        .O(p_1_in__0[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][29]_i_1 
       (.I0(xcsr_wdata[29]),
        .I1(xcsr_we),
        .I2(next_pc[29]),
        .I3(p_1_in163_in),
        .I4(curr_pc[29]),
        .O(p_1_in__0[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][2]_i_1 
       (.I0(xcsr_wdata[2]),
        .I1(xcsr_we),
        .I2(next_pc[2]),
        .I3(p_1_in163_in),
        .I4(curr_pc[2]),
        .O(p_1_in__0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][30]_i_1 
       (.I0(xcsr_wdata[30]),
        .I1(xcsr_we),
        .I2(next_pc[30]),
        .I3(p_1_in163_in),
        .I4(curr_pc[30]),
        .O(p_1_in__0[30]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \csr[mepc][31]_i_1 
       (.I0(\csr[mepc][31]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][24]_0 [6]),
        .I2(\execute_engine_reg[ir][24]_0 [4]),
        .I3(\csr[mepc][31]_i_4_n_0 ),
        .I4(xcsr_we),
        .I5(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .O(\csr_reg[mepc]0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][31]_i_2 
       (.I0(xcsr_wdata[31]),
        .I1(xcsr_we),
        .I2(next_pc[31]),
        .I3(p_1_in163_in),
        .I4(curr_pc[31]),
        .O(p_1_in__0[31]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[mepc][31]_i_3 
       (.I0(xcsr_addr[10]),
        .I1(xcsr_addr[11]),
        .O(\csr[mepc][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \csr[mepc][31]_i_4 
       (.I0(\csr[mepc][31]_i_5_n_0 ),
        .I1(xcsr_addr[8]),
        .I2(\execute_engine_reg[ir][24]_0 [3]),
        .I3(xcsr_addr[9]),
        .I4(xcsr_addr[6]),
        .O(\csr[mepc][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \csr[mepc][31]_i_5 
       (.I0(\execute_engine_reg[ir][24]_0 [5]),
        .I1(xcsr_addr[7]),
        .I2(\execute_engine_reg[ir][24]_0 [7]),
        .I3(xcsr_addr[5]),
        .O(\csr[mepc][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][3]_i_1 
       (.I0(xcsr_wdata[3]),
        .I1(xcsr_we),
        .I2(next_pc[3]),
        .I3(p_1_in163_in),
        .I4(curr_pc[3]),
        .O(p_1_in__0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][4]_i_1 
       (.I0(xcsr_wdata[4]),
        .I1(xcsr_we),
        .I2(next_pc[4]),
        .I3(p_1_in163_in),
        .I4(curr_pc[4]),
        .O(p_1_in__0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][5]_i_1 
       (.I0(xcsr_wdata[5]),
        .I1(xcsr_we),
        .I2(next_pc[5]),
        .I3(p_1_in163_in),
        .I4(curr_pc[5]),
        .O(p_1_in__0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][6]_i_1 
       (.I0(xcsr_wdata[6]),
        .I1(xcsr_we),
        .I2(next_pc[6]),
        .I3(p_1_in163_in),
        .I4(curr_pc[6]),
        .O(p_1_in__0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][7]_i_1 
       (.I0(xcsr_wdata[7]),
        .I1(xcsr_we),
        .I2(next_pc[7]),
        .I3(p_1_in163_in),
        .I4(curr_pc[7]),
        .O(p_1_in__0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][8]_i_1 
       (.I0(xcsr_wdata[8]),
        .I1(xcsr_we),
        .I2(next_pc[8]),
        .I3(p_1_in163_in),
        .I4(curr_pc[8]),
        .O(p_1_in__0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][9]_i_1 
       (.I0(xcsr_wdata[9]),
        .I1(xcsr_we),
        .I2(next_pc[9]),
        .I3(p_1_in163_in),
        .I4(curr_pc[9]),
        .O(p_1_in__0[9]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][0]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[16]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[16]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[16]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][10]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[26]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[26]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[26]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][11]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[27]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[27]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[27]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][12]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[28]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[28]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[28]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][13]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[29]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[29]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[29]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][14]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[30]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[30]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \csr[mie_firq][15]_i_1 
       (.I0(xcsr_we),
        .I1(\csr[mie_firq][15]_i_3_n_0 ),
        .O(\csr[mie_firq] ));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][15]_i_2 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[31]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[31]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[31]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \csr[mie_firq][15]_i_3 
       (.I0(xcsr_addr[8]),
        .I1(\csr[mtvec][31]_i_3_n_0 ),
        .I2(\csr[mie_firq][15]_i_4_n_0 ),
        .I3(\csr[mie_firq][15]_i_5_n_0 ),
        .I4(xcsr_addr[9]),
        .I5(xcsr_addr[11]),
        .O(\csr[mie_firq][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \csr[mie_firq][15]_i_4 
       (.I0(\execute_engine_reg[ir][24]_0 [4]),
        .I1(xcsr_addr[10]),
        .I2(xcsr_addr[5]),
        .I3(\execute_engine_reg[ir][24]_0 [3]),
        .I4(\execute_engine_reg[ir][24]_0 [5]),
        .I5(xcsr_addr[7]),
        .O(\csr[mie_firq][15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \csr[mie_firq][15]_i_5 
       (.I0(\execute_engine_reg[ir][24]_0 [6]),
        .I1(\execute_engine_reg[ir][24]_0 [7]),
        .I2(xcsr_addr[6]),
        .O(\csr[mie_firq][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][1]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[17]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[17]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[17]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][2]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[18]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[18]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[18]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][3]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[19]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[19]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[19]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][4]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[20]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[20]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[20]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][5]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[21]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[21]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[21]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][6]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[22]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[22]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[22]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][7]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[23]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[23]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[23]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][8]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[24]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[24]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[24]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mie_firq][9]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[25]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[25]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[25]));
  LUT4 #(
    .INIT(16'hF780)) 
    \csr[mie_mei]_i_1 
       (.I0(\csr[mie_firq][15]_i_3_n_0 ),
        .I1(xcsr_we),
        .I2(xcsr_wdata[11]),
        .I3(\csr_reg[mie_mei]__0 ),
        .O(\csr[mie_mei]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \csr[mie_msi]_i_1 
       (.I0(\csr[mie_firq][15]_i_3_n_0 ),
        .I1(xcsr_we),
        .I2(xcsr_wdata[3]),
        .I3(\csr_reg[mie_msi]__0 ),
        .O(\csr[mie_msi]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \csr[mie_mti]_i_1 
       (.I0(\csr[mie_firq][15]_i_3_n_0 ),
        .I1(xcsr_we),
        .I2(xcsr_wdata[7]),
        .I3(\csr_reg[mie_mti]__0 ),
        .O(\csr[mie_mti]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[minstretcfg_minh]_i_1 
       (.I0(xcsr_wdata[30]),
        .I1(\csr[minstretcfg_uinh]_i_2_n_0 ),
        .I2(\csr_reg[minstretcfg_minh_n_0_] ),
        .O(\csr[minstretcfg_minh]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[minstretcfg_uinh]_i_1 
       (.I0(xcsr_wdata[28]),
        .I1(\csr[minstretcfg_uinh]_i_2_n_0 ),
        .I2(\csr_reg[minstretcfg_uinh_n_0_] ),
        .O(\csr[minstretcfg_uinh]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \csr[minstretcfg_uinh]_i_2 
       (.I0(xcsr_we),
        .I1(xcsr_addr[11]),
        .I2(xcsr_addr[9]),
        .I3(\csr[minstretcfg_uinh]_i_3_n_0 ),
        .I4(\csr[mtvec][31]_i_3_n_0 ),
        .I5(xcsr_addr[8]),
        .O(\csr[minstretcfg_uinh]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \csr[minstretcfg_uinh]_i_3 
       (.I0(\csr[mcyclecfg_uinh]_i_4_n_0 ),
        .I1(\csr[mcyclecfg_uinh]_i_5_n_0 ),
        .I2(\execute_engine_reg[ir][24]_0 [3]),
        .I3(xcsr_addr[10]),
        .I4(xcsr_addr[5]),
        .I5(\csr[mie_firq][15]_i_5_n_0 ),
        .O(\csr[minstretcfg_uinh]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \csr[mip_firq_nclr][0]_i_1 
       (.I0(xcsr_addr[8]),
        .I1(\csr[mtvec][31]_i_3_n_0 ),
        .I2(\csr[mip_firq_nclr][0]_i_2_n_0 ),
        .I3(xcsr_addr[9]),
        .I4(xcsr_addr[11]),
        .I5(xcsr_we),
        .O(\csr[mip_firq_nclr][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \csr[mip_firq_nclr][0]_i_2 
       (.I0(\csr[mtvec][31]_i_5_n_0 ),
        .I1(\csr[mip_firq_nclr][15]_i_3_n_0 ),
        .I2(xcsr_wdata[16]),
        .I3(\csr[mip_firq_nclr][15]_i_4_n_0 ),
        .I4(\csr[mtvec][31]_i_4_n_0 ),
        .I5(\csr[mie_firq][15]_i_5_n_0 ),
        .O(\csr[mip_firq_nclr][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \csr[mip_firq_nclr][15]_i_1 
       (.I0(xcsr_addr[8]),
        .I1(\csr[mtvec][31]_i_3_n_0 ),
        .I2(\csr[mip_firq_nclr][15]_i_2_n_0 ),
        .I3(xcsr_addr[9]),
        .I4(xcsr_addr[11]),
        .I5(xcsr_we),
        .O(\csr[mip_firq_nclr][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \csr[mip_firq_nclr][15]_i_2 
       (.I0(\csr[mtvec][31]_i_5_n_0 ),
        .I1(\csr[mip_firq_nclr][15]_i_3_n_0 ),
        .I2(xcsr_wdata[31]),
        .I3(\csr[mip_firq_nclr][15]_i_4_n_0 ),
        .I4(\csr[mtvec][31]_i_4_n_0 ),
        .I5(\csr[mie_firq][15]_i_5_n_0 ),
        .O(\csr[mip_firq_nclr][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \csr[mip_firq_nclr][15]_i_3 
       (.I0(\execute_engine_reg[ir][24]_0 [3]),
        .I1(xcsr_addr[5]),
        .I2(xcsr_addr[10]),
        .O(\csr[mip_firq_nclr][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[mip_firq_nclr][15]_i_4 
       (.I0(\execute_engine_reg[ir][24]_0 [3]),
        .I1(xcsr_addr[10]),
        .O(\csr[mip_firq_nclr][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \csr[mip_firq_nclr][2]_i_1 
       (.I0(xcsr_addr[8]),
        .I1(\csr[mtvec][31]_i_3_n_0 ),
        .I2(\csr[mip_firq_nclr][2]_i_2_n_0 ),
        .I3(xcsr_addr[9]),
        .I4(xcsr_addr[11]),
        .I5(xcsr_we),
        .O(\csr[mip_firq_nclr][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \csr[mip_firq_nclr][2]_i_2 
       (.I0(\csr[mtvec][31]_i_5_n_0 ),
        .I1(\csr[mip_firq_nclr][15]_i_3_n_0 ),
        .I2(xcsr_wdata[18]),
        .I3(\csr[mip_firq_nclr][15]_i_4_n_0 ),
        .I4(\csr[mtvec][31]_i_4_n_0 ),
        .I5(\csr[mie_firq][15]_i_5_n_0 ),
        .O(\csr[mip_firq_nclr][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \csr[mip_firq_nclr][3]_i_1 
       (.I0(xcsr_addr[8]),
        .I1(\csr[mtvec][31]_i_3_n_0 ),
        .I2(\csr[mip_firq_nclr][3]_i_2_n_0 ),
        .I3(xcsr_addr[9]),
        .I4(xcsr_addr[11]),
        .I5(xcsr_we),
        .O(\csr[mip_firq_nclr][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \csr[mip_firq_nclr][3]_i_2 
       (.I0(\csr[mtvec][31]_i_5_n_0 ),
        .I1(\csr[mip_firq_nclr][15]_i_3_n_0 ),
        .I2(xcsr_wdata[19]),
        .I3(\csr[mip_firq_nclr][15]_i_4_n_0 ),
        .I4(\csr[mtvec][31]_i_4_n_0 ),
        .I5(\csr[mie_firq][15]_i_5_n_0 ),
        .O(\csr[mip_firq_nclr][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \csr[mip_firq_nclr][4]_i_1 
       (.I0(xcsr_addr[8]),
        .I1(\csr[mtvec][31]_i_3_n_0 ),
        .I2(\csr[mip_firq_nclr][4]_i_2_n_0 ),
        .I3(xcsr_addr[9]),
        .I4(xcsr_addr[11]),
        .I5(xcsr_we),
        .O(\csr[mip_firq_nclr][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \csr[mip_firq_nclr][4]_i_2 
       (.I0(\csr[mtvec][31]_i_5_n_0 ),
        .I1(\csr[mip_firq_nclr][15]_i_3_n_0 ),
        .I2(xcsr_wdata[20]),
        .I3(\csr[mip_firq_nclr][15]_i_4_n_0 ),
        .I4(\csr[mtvec][31]_i_4_n_0 ),
        .I5(\csr[mie_firq][15]_i_5_n_0 ),
        .O(\csr[mip_firq_nclr][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \csr[mip_firq_nclr][5]_i_1 
       (.I0(xcsr_addr[8]),
        .I1(\csr[mtvec][31]_i_3_n_0 ),
        .I2(\csr[mip_firq_nclr][5]_i_2_n_0 ),
        .I3(xcsr_addr[9]),
        .I4(xcsr_addr[11]),
        .I5(xcsr_we),
        .O(\csr[mip_firq_nclr][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \csr[mip_firq_nclr][5]_i_2 
       (.I0(\csr[mtvec][31]_i_5_n_0 ),
        .I1(\csr[mip_firq_nclr][15]_i_3_n_0 ),
        .I2(xcsr_wdata[21]),
        .I3(\csr[mip_firq_nclr][15]_i_4_n_0 ),
        .I4(\csr[mtvec][31]_i_4_n_0 ),
        .I5(\csr[mie_firq][15]_i_5_n_0 ),
        .O(\csr[mip_firq_nclr][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \csr[mip_firq_nclr][6]_i_1 
       (.I0(xcsr_addr[8]),
        .I1(\csr[mtvec][31]_i_3_n_0 ),
        .I2(\csr[mip_firq_nclr][6]_i_2_n_0 ),
        .I3(xcsr_addr[9]),
        .I4(xcsr_addr[11]),
        .I5(xcsr_we),
        .O(\csr[mip_firq_nclr][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \csr[mip_firq_nclr][6]_i_2 
       (.I0(\csr[mtvec][31]_i_5_n_0 ),
        .I1(\csr[mip_firq_nclr][15]_i_3_n_0 ),
        .I2(xcsr_wdata[22]),
        .I3(\csr[mip_firq_nclr][15]_i_4_n_0 ),
        .I4(\csr[mtvec][31]_i_4_n_0 ),
        .I5(\csr[mie_firq][15]_i_5_n_0 ),
        .O(\csr[mip_firq_nclr][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \csr[mip_firq_nclr][7]_i_1 
       (.I0(xcsr_addr[8]),
        .I1(\csr[mtvec][31]_i_3_n_0 ),
        .I2(\csr[mip_firq_nclr][7]_i_2_n_0 ),
        .I3(xcsr_addr[9]),
        .I4(xcsr_addr[11]),
        .I5(xcsr_we),
        .O(\csr[mip_firq_nclr][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \csr[mip_firq_nclr][7]_i_2 
       (.I0(\csr[mtvec][31]_i_5_n_0 ),
        .I1(\csr[mip_firq_nclr][15]_i_3_n_0 ),
        .I2(xcsr_wdata[23]),
        .I3(\csr[mip_firq_nclr][15]_i_4_n_0 ),
        .I4(\csr[mtvec][31]_i_4_n_0 ),
        .I5(\csr[mie_firq][15]_i_5_n_0 ),
        .O(\csr[mip_firq_nclr][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \csr[mip_firq_nclr][9]_i_1 
       (.I0(xcsr_addr[8]),
        .I1(\csr[mtvec][31]_i_3_n_0 ),
        .I2(\csr[mip_firq_nclr][9]_i_2_n_0 ),
        .I3(xcsr_addr[9]),
        .I4(xcsr_addr[11]),
        .I5(xcsr_we),
        .O(\csr[mip_firq_nclr][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \csr[mip_firq_nclr][9]_i_2 
       (.I0(\csr[mtvec][31]_i_5_n_0 ),
        .I1(\csr[mip_firq_nclr][15]_i_3_n_0 ),
        .I2(xcsr_wdata[25]),
        .I3(\csr[mip_firq_nclr][15]_i_4_n_0 ),
        .I4(\csr[mtvec][31]_i_4_n_0 ),
        .I5(\csr[mie_firq][15]_i_5_n_0 ),
        .O(\csr[mip_firq_nclr][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FC05F5F5FC0C0C0)) 
    \csr[mscratch][0]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[0]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(\ctrl[rf_rs1] [0]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .I5(DOADO[0]),
        .O(xcsr_wdata[0]));
  LUT6 #(
    .INIT(64'h5FC05F5F5FC0C0C0)) 
    \csr[mscratch][1]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[1]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(\ctrl[rf_rs1] [1]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .I5(DOADO[1]),
        .O(xcsr_wdata[1]));
  LUT6 #(
    .INIT(64'h5FC05F5F5FC0C0C0)) 
    \csr[mscratch][2]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[2]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(\ctrl[rf_rs1] [2]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .I5(DOADO[2]),
        .O(xcsr_wdata[2]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \csr[mscratch][31]_i_1 
       (.I0(xcsr_we),
        .I1(xcsr_addr[11]),
        .I2(xcsr_addr[9]),
        .I3(\csr[mscratch][31]_i_2_n_0 ),
        .I4(\csr[mtvec][31]_i_3_n_0 ),
        .I5(xcsr_addr[8]),
        .O(\csr[mscratch][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \csr[mscratch][31]_i_2 
       (.I0(\csr[mie_firq][15]_i_5_n_0 ),
        .I1(\execute_engine_reg[ir][24]_0 [5]),
        .I2(xcsr_addr[7]),
        .I3(\csr[mip_firq_nclr][15]_i_3_n_0 ),
        .I4(\csr[mip_firq_nclr][15]_i_4_n_0 ),
        .I5(\execute_engine_reg[ir][24]_0 [4]),
        .O(\csr[mscratch][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FC05F5F5FC0C0C0)) 
    \csr[mscratch][3]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[3]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(\ctrl[rf_rs1] [3]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .I5(DOADO[3]),
        .O(xcsr_wdata[3]));
  LUT6 #(
    .INIT(64'h5FC05F5F5FC0C0C0)) 
    \csr[mscratch][4]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[4]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(\ctrl[rf_rs1] [4]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .I5(DOADO[4]),
        .O(xcsr_wdata[4]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mscratch][5]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[5]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[5]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[5]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mscratch][6]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[6]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[6]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[6]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \csr[mstatus_mie]_i_1 
       (.I0(xcsr_wdata[3]),
        .I1(xcsr_we),
        .I2(\csr_reg[mstatus_mpie]__0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .I4(\csr_reg[mstatus_mpie]0 ),
        .I5(\csr_reg[mstatus_mie]__0 ),
        .O(\csr[mstatus_mie]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h02FF02FF02FF0200)) 
    \csr[mstatus_mie]_i_2 
       (.I0(\csr[mepc][31]_i_3_n_0 ),
        .I1(\csr[mstatus_mie]_i_3_n_0 ),
        .I2(\csr[mstatus_mie]_i_4_n_0 ),
        .I3(xcsr_we),
        .I4(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .I5(\trap_ctrl[env_exit] ),
        .O(\csr_reg[mstatus_mpie]0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[mstatus_mie]_i_3 
       (.I0(\execute_engine_reg[ir][24]_0 [4]),
        .I1(\execute_engine_reg[ir][24]_0 [3]),
        .O(\csr[mstatus_mie]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \csr[mstatus_mie]_i_4 
       (.I0(xcsr_addr[5]),
        .I1(\execute_engine_reg[ir][24]_0 [7]),
        .I2(xcsr_addr[7]),
        .I3(xcsr_addr[6]),
        .I4(\csr[mstatus_mie]_i_5_n_0 ),
        .I5(\csr[mstatus_mie]_i_6_n_0 ),
        .O(\csr[mstatus_mie]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \csr[mstatus_mie]_i_5 
       (.I0(xcsr_addr[9]),
        .I1(xcsr_addr[8]),
        .O(\csr[mstatus_mie]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[mstatus_mie]_i_6 
       (.I0(\execute_engine_reg[ir][24]_0 [6]),
        .I1(\execute_engine_reg[ir][24]_0 [5]),
        .O(\csr[mstatus_mie]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \csr[mstatus_mpie]_i_1 
       (.I0(xcsr_wdata[7]),
        .I1(xcsr_we),
        .I2(\csr[mstatus_mpie]_i_2_n_0 ),
        .I3(\csr_reg[mstatus_mpie]0 ),
        .I4(\csr_reg[mstatus_mpie]__0 ),
        .O(\csr[mstatus_mpie]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \csr[mstatus_mpie]_i_2 
       (.I0(\csr_reg[mstatus_mie]__0 ),
        .I1(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(\trap_ctrl[env_exit] ),
        .O(\csr[mstatus_mpie]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][0]_i_1 
       (.I0(\ctrl[ir_opcode] [0]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][10]_i_1 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][11]_i_1 
       (.I0(\ctrl[rf_rd] [4]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][12]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][13]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][14]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [2]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][1]_i_1 
       (.I0(\ctrl[ir_opcode] [1]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][20]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [3]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][21]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [4]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][22]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [5]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][23]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [6]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][24]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [7]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][25]_i_1 
       (.I0(xcsr_addr[5]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][26]_i_1 
       (.I0(xcsr_addr[6]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][27]_i_1 
       (.I0(xcsr_addr[7]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][28]_i_1 
       (.I0(xcsr_addr[8]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][29]_i_1 
       (.I0(xcsr_addr[9]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][2]_i_1 
       (.I0(\ctrl[ir_opcode] [2]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][30]_i_1 
       (.I0(xcsr_addr[10]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][31]_i_1 
       (.I0(xcsr_addr[11]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][3]_i_1 
       (.I0(\ctrl[ir_opcode] [3]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][4]_i_1 
       (.I0(\ctrl[ir_opcode] [4]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][5]_i_1 
       (.I0(\ctrl[ir_opcode] [5]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][6]_i_1 
       (.I0(\ctrl[ir_opcode] [6]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][7]_i_1 
       (.I0(\ctrl[rf_rd] [0]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][8]_i_1 
       (.I0(\ctrl[rf_rd] [1]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][9]_i_1 
       (.I0(\ctrl[rf_rd] [2]),
        .I1(p_1_in163_in),
        .O(\csr[mtinst][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][0]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [0]),
        .O(\csr[mtval][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][10]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [10]),
        .O(\csr[mtval][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][11]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [11]),
        .O(\csr[mtval][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][12]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [12]),
        .O(\csr[mtval][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][13]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [13]),
        .O(\csr[mtval][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][14]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [14]),
        .O(\csr[mtval][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][15]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [15]),
        .O(\csr[mtval][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][16]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [16]),
        .O(\csr[mtval][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][17]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [17]),
        .O(\csr[mtval][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][18]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [18]),
        .O(\csr[mtval][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][19]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [19]),
        .O(\csr[mtval][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][1]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [1]),
        .O(\csr[mtval][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][20]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [20]),
        .O(\csr[mtval][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][21]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [21]),
        .O(\csr[mtval][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][22]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [22]),
        .O(\csr[mtval][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][23]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [23]),
        .O(\csr[mtval][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][24]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [24]),
        .O(\csr[mtval][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][25]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [25]),
        .O(\csr[mtval][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][26]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [26]),
        .O(\csr[mtval][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][27]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [27]),
        .O(\csr[mtval][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][28]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [28]),
        .O(\csr[mtval][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][29]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [29]),
        .O(\csr[mtval][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][2]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [2]),
        .O(\csr[mtval][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][30]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [30]),
        .O(\csr[mtval][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][31]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I2(xcsr_we),
        .O(\csr[mtval] ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][31]_i_2 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [31]),
        .O(\csr[mtval][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][3]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [3]),
        .O(\csr[mtval][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][4]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [4]),
        .O(\csr[mtval][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][5]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [5]),
        .O(\csr[mtval][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][6]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [6]),
        .O(\csr[mtval][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][7]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [7]),
        .O(\csr[mtval][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][8]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [8]),
        .O(\csr[mtval][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \csr[mtval][9]_i_1 
       (.I0(p_1_in163_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\trap_ctrl_reg[cause_n_0_][3] ),
        .I4(\ctrl_reg[adr][31] [9]),
        .O(\csr[mtval][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][0]_i_1 
       (.I0(xcsr_wdata[0]),
        .I1(xcsr_wdata[1]),
        .O(\csr[mtvec][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mtvec][10]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[10]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[10]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[10]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mtvec][11]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[11]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[11]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[11]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mtvec][12]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[12]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[12]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[12]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mtvec][13]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[13]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[13]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[13]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mtvec][14]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[14]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[14]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[14]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mtvec][15]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[15]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[15]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][2]_i_1 
       (.I0(xcsr_wdata[2]),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \csr[mtvec][31]_i_1 
       (.I0(xcsr_we),
        .I1(xcsr_addr[11]),
        .I2(xcsr_addr[9]),
        .I3(\csr[mtvec][31]_i_2_n_0 ),
        .I4(\csr[mtvec][31]_i_3_n_0 ),
        .I5(xcsr_addr[8]),
        .O(\csr[mtvec][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \csr[mtvec][31]_i_2 
       (.I0(\csr[mtvec][31]_i_4_n_0 ),
        .I1(\execute_engine_reg[ir][24]_0 [3]),
        .I2(xcsr_addr[5]),
        .I3(xcsr_addr[10]),
        .I4(\csr[mtvec][31]_i_5_n_0 ),
        .I5(\csr[mie_firq][15]_i_5_n_0 ),
        .O(\csr[mtvec][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[mtvec][31]_i_3 
       (.I0(\execute_engine_reg[ir][24]_0 [6]),
        .I1(\execute_engine_reg[ir][24]_0 [7]),
        .O(\csr[mtvec][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \csr[mtvec][31]_i_4 
       (.I0(xcsr_addr[7]),
        .I1(\execute_engine_reg[ir][24]_0 [5]),
        .O(\csr[mtvec][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \csr[mtvec][31]_i_5 
       (.I0(\execute_engine_reg[ir][24]_0 [5]),
        .I1(\execute_engine_reg[ir][24]_0 [4]),
        .I2(xcsr_addr[7]),
        .O(\csr[mtvec][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][3]_i_1 
       (.I0(xcsr_wdata[3]),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][4]_i_1 
       (.I0(xcsr_wdata[4]),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B404F444)) 
    \csr[mtvec][5]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [2]),
        .I1(DOADO[5]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(csr_rdata[5]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B404F444)) 
    \csr[mtvec][6]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [2]),
        .I1(DOADO[6]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(csr_rdata[6]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mtvec][7]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[7]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[7]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[7]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mtvec][8]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[8]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[8]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[8]));
  LUT5 #(
    .INIT(32'hC0C05FC0)) 
    \csr[mtvec][9]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(csr_rdata[9]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(DOADO[9]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .O(xcsr_wdata[9]));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \csr[rdata][0]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][0]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][0]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][0]_i_4_n_0 ),
        .O(\csr[rdata][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00008A8000000000)) 
    \csr[rdata][0]_i_2 
       (.I0(\csr[rdata][31]_i_8_n_0 ),
        .I1(\csr_reg[mscratch] [0]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][0] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8830FFFF88300000)) 
    \csr[rdata][0]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][0] ),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\csr_reg[mcountinhibit_n_0_][0] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\csr[rdata][31]_i_10_n_0 ),
        .I5(\csr[rdata][0]_i_5_n_0 ),
        .O(\csr[rdata][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFA4545FFFA4040)) 
    \csr[rdata][0]_i_4 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [0]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][0] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][0] ),
        .O(\csr[rdata][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \csr[rdata][0]_i_5 
       (.I0(\csr_reg[mtinst] [0]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\csr_reg[mtval] [0]),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(data5[0]),
        .O(\csr[rdata][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][10]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][10]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][10]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][10]_i_4_n_0 ),
        .O(\csr[rdata][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0CFC000000000)) 
    \csr[rdata][10]_i_2 
       (.I0(in37[10]),
        .I1(\csr_reg[mscratch] [10]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][10] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr[rdata][31]_i_10_n_0 ),
        .O(\csr[rdata][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][10]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][10] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [10]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [10]),
        .O(\csr[rdata][10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][10]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [10]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][10] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][10] ),
        .O(\csr[rdata][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][11]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][11]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][11]_i_4_n_0 ),
        .O(\csr[rdata][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \csr[rdata][11]_i_2 
       (.I0(\csr[rdata][11]_i_5_n_0 ),
        .I1(\csr_reg[mstatus_mpp_n_0_] ),
        .I2(\csr[rdata][31]_i_8_n_0 ),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .I4(\csr_reg[mie_mei]__0 ),
        .O(\csr[rdata][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8333000B8003000)) 
    \csr[rdata][11]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][11] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr[rdata][11]_i_6_n_0 ),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [11]),
        .O(\csr[rdata][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][11]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [11]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][11] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][11] ),
        .O(\csr[rdata][11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][11]_i_5 
       (.I0(in37[11]),
        .I1(\csr_reg[mscratch] [11]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][11] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][11]_i_6 
       (.I0(\csr_reg[mtinst] [11]),
        .I1(\csr[rdata][31]_i_13_n_0 ),
        .I2(\trap_ctrl_reg[irq_pnd_n_0_][2] ),
        .O(\csr[rdata][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][12]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][12]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][12]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][12]_i_4_n_0 ),
        .O(\csr[rdata][12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][12]_i_2 
       (.I0(\csr[rdata][31]_i_8_n_0 ),
        .I1(\csr_reg[mstatus_mpp_n_0_] ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(\csr[rdata][12]_i_5_n_0 ),
        .O(\csr[rdata][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][12]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][12] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [12]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [12]),
        .O(\csr[rdata][12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][12]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [12]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][12] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][12] ),
        .O(\csr[rdata][12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][12]_i_5 
       (.I0(in37[12]),
        .I1(\csr_reg[mscratch] [12]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][12] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][13]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][13]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][13]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][13]_i_4_n_0 ),
        .O(\csr[rdata][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0CFC000000000)) 
    \csr[rdata][13]_i_2 
       (.I0(in37[13]),
        .I1(\csr_reg[mscratch] [13]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][13] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr[rdata][31]_i_10_n_0 ),
        .O(\csr[rdata][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][13]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][13] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [13]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [13]),
        .O(\csr[rdata][13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][13]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [13]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][13] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][13] ),
        .O(\csr[rdata][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][14]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][14]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][14]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][14]_i_4_n_0 ),
        .O(\csr[rdata][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0CFC000000000)) 
    \csr[rdata][14]_i_2 
       (.I0(in37[14]),
        .I1(\csr_reg[mscratch] [14]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][14] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr[rdata][31]_i_10_n_0 ),
        .O(\csr[rdata][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][14]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][14] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [14]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [14]),
        .O(\csr[rdata][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][14]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [14]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][14] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][14] ),
        .O(\csr[rdata][14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][15]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][15]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][15]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][15]_i_4_n_0 ),
        .O(\csr[rdata][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0CFC000000000)) 
    \csr[rdata][15]_i_2 
       (.I0(in37[15]),
        .I1(\csr_reg[mscratch] [15]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][15] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr[rdata][31]_i_10_n_0 ),
        .O(\csr[rdata][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][15]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][15] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [15]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [15]),
        .O(\csr[rdata][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][15]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [15]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][15] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][15] ),
        .O(\csr[rdata][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \csr[rdata][16]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][16]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][16]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][16]_i_4_n_0 ),
        .O(\csr[rdata][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][16]_i_2 
       (.I0(\csr[rdata][16]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(\csr_reg[mie_firq_n_0_][0] ),
        .O(\csr[rdata][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8333000B8003000)) 
    \csr[rdata][16]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][16] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr[rdata][16]_i_6_n_0 ),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [16]),
        .O(\csr[rdata][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0500EFEF0500EAEA)) 
    \csr[rdata][16]_i_4 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [16]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][16] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][16] ),
        .O(\csr[rdata][16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][16]_i_5 
       (.I0(in37[16]),
        .I1(\csr_reg[mscratch] [16]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][16] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][16]_i_6 
       (.I0(\csr_reg[mtinst] [16]),
        .I1(\csr[rdata][31]_i_13_n_0 ),
        .I2(p_8_in25_in),
        .O(\csr[rdata][16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][17]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][17]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][17]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][17]_i_4_n_0 ),
        .O(\csr[rdata][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][17]_i_2 
       (.I0(\csr[rdata][17]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(\csr_reg[mie_firq_n_0_][1] ),
        .O(\csr[rdata][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][17]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][17] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [17]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [17]),
        .O(\csr[rdata][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][17]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [17]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][17] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][17] ),
        .O(\csr[rdata][17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][17]_i_5 
       (.I0(in37[17]),
        .I1(\csr_reg[mscratch] [17]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][17] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][18]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][18]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][18]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][18]_i_4_n_0 ),
        .O(\csr[rdata][18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][18]_i_2 
       (.I0(\csr[rdata][18]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(\csr_reg[mie_firq_n_0_][2] ),
        .O(\csr[rdata][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8333000B8003000)) 
    \csr[rdata][18]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][18] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr[rdata][18]_i_6_n_0 ),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [18]),
        .O(\csr[rdata][18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][18]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [18]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][18] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][18] ),
        .O(\csr[rdata][18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][18]_i_5 
       (.I0(in37[18]),
        .I1(\csr_reg[mscratch] [18]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][18] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][18]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][18]_i_6 
       (.I0(\csr_reg[mtinst] [18]),
        .I1(\csr[rdata][31]_i_13_n_0 ),
        .I2(p_14_in32_in),
        .O(\csr[rdata][18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \csr[rdata][19]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][19]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][19]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][19]_i_4_n_0 ),
        .O(\csr[rdata][19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][19]_i_2 
       (.I0(\csr[rdata][19]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(p_16_in36_in),
        .O(\csr[rdata][19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8333000B8003000)) 
    \csr[rdata][19]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][19] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr[rdata][19]_i_6_n_0 ),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [19]),
        .O(\csr[rdata][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0500EFEF0500EAEA)) 
    \csr[rdata][19]_i_4 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [19]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][19] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][19] ),
        .O(\csr[rdata][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][19]_i_5 
       (.I0(in37[19]),
        .I1(\csr_reg[mscratch] [19]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][19] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][19]_i_6 
       (.I0(\csr_reg[mtinst] [19]),
        .I1(\csr[rdata][31]_i_13_n_0 ),
        .I2(p_17_in37_in),
        .O(\csr[rdata][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA808A0A0A808)) 
    \csr[rdata][1]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][1]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][1]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][1]_i_4_n_0 ),
        .O(\csr[rdata][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8880008000000000)) 
    \csr[rdata][1]_i_2 
       (.I0(\csr[rdata][31]_i_8_n_0 ),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\csr_reg[mscratch] [1]),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(in37[1]),
        .I5(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB0803333B0800000)) 
    \csr[rdata][1]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][1] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr[rdata][31]_i_13_n_0 ),
        .I3(\csr_reg[mtinst] [1]),
        .I4(\csr[rdata][31]_i_12_n_0 ),
        .I5(\csr[rdata][1]_i_5_n_0 ),
        .O(\csr[rdata][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \csr[rdata][1]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [1]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][1] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][1] ),
        .O(\csr[rdata][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][1]_i_5 
       (.I0(\csr_reg[mtval] [1]),
        .I1(\csr[rdata][31]_i_13_n_0 ),
        .I2(data5[1]),
        .O(\csr[rdata][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][20]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][20]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][20]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][20]_i_4_n_0 ),
        .O(\csr[rdata][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][20]_i_2 
       (.I0(\csr[rdata][20]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(\csr_reg[mie_firq_n_0_][4] ),
        .O(\csr[rdata][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8333000B8003000)) 
    \csr[rdata][20]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][20] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr[rdata][20]_i_6_n_0 ),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [20]),
        .O(\csr[rdata][20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][20]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [20]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][20] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][20] ),
        .O(\csr[rdata][20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][20]_i_5 
       (.I0(in37[20]),
        .I1(\csr_reg[mscratch] [20]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][20] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][20]_i_6 
       (.I0(\csr_reg[mtinst] [20]),
        .I1(\csr[rdata][31]_i_13_n_0 ),
        .I2(p_20_in),
        .O(\csr[rdata][20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][21]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][21]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][21]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][21]_i_4_n_0 ),
        .O(\csr[rdata][21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][21]_i_2 
       (.I0(\csr[rdata][21]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(p_22_in),
        .O(\csr[rdata][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8333000B8003000)) 
    \csr[rdata][21]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][21] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr[rdata][21]_i_6_n_0 ),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [21]),
        .O(\csr[rdata][21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][21]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [21]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][21] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][21] ),
        .O(\csr[rdata][21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][21]_i_5 
       (.I0(in37[21]),
        .I1(\csr_reg[mscratch] [21]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][21] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][21]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][21]_i_6 
       (.I0(\csr_reg[mtinst] [21]),
        .I1(\csr[rdata][31]_i_13_n_0 ),
        .I2(p_23_in),
        .O(\csr[rdata][21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][22]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][22]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][22]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][22]_i_4_n_0 ),
        .O(\csr[rdata][22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][22]_i_2 
       (.I0(\csr[rdata][22]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(p_25_in),
        .O(\csr[rdata][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8333000B8003000)) 
    \csr[rdata][22]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][22] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr[rdata][22]_i_6_n_0 ),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [22]),
        .O(\csr[rdata][22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][22]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [22]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][22] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][22] ),
        .O(\csr[rdata][22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][22]_i_5 
       (.I0(in37[22]),
        .I1(\csr_reg[mscratch] [22]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][22] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][22]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][22]_i_6 
       (.I0(\csr_reg[mtinst] [22]),
        .I1(\csr[rdata][31]_i_13_n_0 ),
        .I2(p_26_in),
        .O(\csr[rdata][22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][23]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][23]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][23]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][23]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB833)) 
    \csr[rdata][23]_i_2 
       (.I0(\csr[rdata][23]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(p_28_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8333000B8003000)) 
    \csr[rdata][23]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][23] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr[rdata][23]_i_6_n_0 ),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [23]),
        .O(\csr[rdata][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][23]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [23]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][23] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][23] ),
        .O(\csr[rdata][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][23]_i_5 
       (.I0(in37[23]),
        .I1(\csr_reg[mscratch] [23]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][23] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][23]_i_6 
       (.I0(\csr_reg[mtinst] [23]),
        .I1(\csr[rdata][31]_i_13_n_0 ),
        .I2(p_29_in),
        .O(\csr[rdata][23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][24]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][24]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr[rdata][24]_i_3_n_0 ),
        .O(\csr[rdata][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \csr[rdata][24]_i_2 
       (.I0(\csr[rdata][24]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr[rdata][24]_i_5_n_0 ),
        .I3(\csr[rdata][31]_i_8_n_0 ),
        .I4(\csr[rdata][31]_i_9_n_0 ),
        .I5(p_31_in),
        .O(\csr[rdata][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0500EFEF0500EAEA)) 
    \csr[rdata][24]_i_3 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [24]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][24] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][24] ),
        .O(\csr[rdata][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][24]_i_4 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][24] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [24]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [24]),
        .O(\csr[rdata][24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][24]_i_5 
       (.I0(in37[24]),
        .I1(\csr_reg[mscratch] [24]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][24] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][25]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][25]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][25]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][25]_i_4_n_0 ),
        .O(\csr[rdata][25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][25]_i_2 
       (.I0(\csr[rdata][25]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(p_34_in),
        .O(\csr[rdata][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8333000B8003000)) 
    \csr[rdata][25]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][25] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr[rdata][25]_i_6_n_0 ),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [25]),
        .O(\csr[rdata][25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][25]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [25]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][25] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][25] ),
        .O(\csr[rdata][25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][25]_i_5 
       (.I0(in37[25]),
        .I1(\csr_reg[mscratch] [25]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][25] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][25]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][25]_i_6 
       (.I0(\csr_reg[mtinst] [25]),
        .I1(\csr[rdata][31]_i_13_n_0 ),
        .I2(p_35_in),
        .O(\csr[rdata][25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][26]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][26]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][26]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][26]_i_4_n_0 ),
        .O(\csr[rdata][26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][26]_i_2 
       (.I0(\csr[rdata][26]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(p_37_in),
        .O(\csr[rdata][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][26]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][26] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [26]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [26]),
        .O(\csr[rdata][26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][26]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [26]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][26] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][26] ),
        .O(\csr[rdata][26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][26]_i_5 
       (.I0(in37[26]),
        .I1(\csr_reg[mscratch] [26]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][26] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][27]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][27]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][27]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][27]_i_4_n_0 ),
        .O(\csr[rdata][27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][27]_i_2 
       (.I0(\csr[rdata][27]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(p_40_in),
        .O(\csr[rdata][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][27]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][27] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [27]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [27]),
        .O(\csr[rdata][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][27]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [27]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][27] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][27] ),
        .O(\csr[rdata][27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][27]_i_5 
       (.I0(in37[27]),
        .I1(\csr_reg[mscratch] [27]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][27] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][28]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][28]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][28]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][28]_i_4_n_0 ),
        .O(\csr[rdata][28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][28]_i_2 
       (.I0(\csr[rdata][28]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(p_43_in),
        .O(\csr[rdata][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \csr[rdata][28]_i_3 
       (.I0(\csr[rdata][28]_i_6_n_0 ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [28]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [28]),
        .O(\csr[rdata][28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][28]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [28]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][28] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][28] ),
        .O(\csr[rdata][28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][28]_i_5 
       (.I0(in37[28]),
        .I1(\csr_reg[mscratch] [28]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][28] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \csr[rdata][28]_i_6 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][28] ),
        .I1(\csr_reg[minstretcfg_uinh_n_0_] ),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\csr_reg[mcyclecfg_uinh_n_0_] ),
        .O(\csr[rdata][28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][29]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][29]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][29]_i_2 
       (.I0(\csr[rdata][29]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(p_46_in),
        .O(\csr[rdata][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][29]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][29] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [29]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [29]),
        .O(\csr[rdata][29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][29]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [29]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][29] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][29] ),
        .O(\csr[rdata][29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][29]_i_5 
       (.I0(in37[29]),
        .I1(\csr_reg[mscratch] [29]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][29] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \csr[rdata][2]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][2]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][2]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][2]_i_4_n_0 ),
        .O(\csr[rdata][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0CFC000000000)) 
    \csr[rdata][2]_i_2 
       (.I0(in37[2]),
        .I1(\csr_reg[mscratch] [2]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][2] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr[rdata][31]_i_10_n_0 ),
        .O(\csr[rdata][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8830FFFF88300000)) 
    \csr[rdata][2]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][2] ),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\csr_reg[mcountinhibit_n_0_][2] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\csr[rdata][31]_i_10_n_0 ),
        .I5(\csr[rdata][2]_i_5_n_0 ),
        .O(\csr[rdata][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0500EFEF0500EAEA)) 
    \csr[rdata][2]_i_4 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [2]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][2] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][2] ),
        .O(\csr[rdata][2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \csr[rdata][2]_i_5 
       (.I0(\csr_reg[mtinst] [2]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\csr_reg[mtval] [2]),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(data5[2]),
        .O(\csr[rdata][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][30]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][30]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][30]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB833)) 
    \csr[rdata][30]_i_2 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(p_49_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \csr[rdata][30]_i_3 
       (.I0(\csr[rdata][30]_i_6_n_0 ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [30]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [30]),
        .O(\csr[rdata][30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][30]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [30]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][30] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][30] ),
        .O(\csr[rdata][30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][30]_i_5 
       (.I0(in37[30]),
        .I1(\csr_reg[mscratch] [30]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][30] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \csr[rdata][30]_i_6 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][30] ),
        .I1(\csr_reg[minstretcfg_minh_n_0_] ),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\csr_reg[mcyclecfg_minh_n_0_] ),
        .O(\csr[rdata][30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][31]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][31]_i_4_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7077777777777777)) 
    \csr[rdata][31]_i_10 
       (.I0(\csr[rdata][31]_i_17_n_0 ),
        .I1(xcsr_addr[8]),
        .I2(\csr[rdata][31]_i_18_n_0 ),
        .I3(\csr[rdata][31]_i_19_n_0 ),
        .I4(\csr[rdata][31]_i_20_n_0 ),
        .I5(\csr[rdata][31]_i_21_n_0 ),
        .O(\csr[rdata][31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC000FAAAA)) 
    \csr[rdata][31]_i_12 
       (.I0(\csr[rdata][31]_i_24_n_0 ),
        .I1(\csr[rdata][31]_i_25_n_0 ),
        .I2(\execute_engine_reg[ir][24]_0 [5]),
        .I3(\csr[rdata][31]_i_26_n_0 ),
        .I4(\execute_engine_reg[ir][24]_0 [4]),
        .I5(\execute_engine_reg[ir][24]_0 [3]),
        .O(\csr[rdata][31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \csr[rdata][31]_i_13 
       (.I0(\csr[rdata][31]_i_27_n_0 ),
        .I1(\csr[rdata][31]_i_28_n_0 ),
        .I2(\csr[rdata][31]_i_29_n_0 ),
        .I3(\csr[rdata][31]_i_30_n_0 ),
        .I4(\csr[rdata][31]_i_31_n_0 ),
        .O(\csr[rdata][31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \csr[rdata][31]_i_14 
       (.I0(\csr_reg[mtinst] [31]),
        .I1(p_52_in),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtval] [31]),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(data5[31]),
        .O(\csr[rdata][31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0080008000007F70)) 
    \csr[rdata][31]_i_15 
       (.I0(xcsr_addr[8]),
        .I1(xcsr_addr[10]),
        .I2(\execute_engine_reg[ir][24]_0 [4]),
        .I3(xcsr_addr[7]),
        .I4(\execute_engine_reg[ir][24]_0 [3]),
        .I5(\execute_engine_reg[ir][24]_0 [7]),
        .O(\csr[rdata][31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h84444400)) 
    \csr[rdata][31]_i_16 
       (.I0(xcsr_addr[6]),
        .I1(xcsr_addr[11]),
        .I2(xcsr_addr[7]),
        .I3(xcsr_addr[10]),
        .I4(xcsr_addr[8]),
        .O(\csr[rdata][31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000008)) 
    \csr[rdata][31]_i_17 
       (.I0(\csr[rdata][31]_i_32_n_0 ),
        .I1(\csr[mepc][31]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir][24]_0 [5]),
        .I3(xcsr_addr[6]),
        .I4(\execute_engine_reg[ir][24]_0 [4]),
        .I5(\csr[rdata][31]_i_33_n_0 ),
        .O(\csr[rdata][31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    \csr[rdata][31]_i_18 
       (.I0(xcsr_addr[8]),
        .I1(xcsr_addr[10]),
        .I2(xcsr_addr[11]),
        .I3(\csr[rdata][31]_i_34_n_0 ),
        .O(\csr[rdata][31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0100000001010101)) 
    \csr[rdata][31]_i_19 
       (.I0(xcsr_addr[5]),
        .I1(\csr[rdata][31]_i_35_n_0 ),
        .I2(\execute_engine_reg[ir][24]_0 [3]),
        .I3(\execute_engine_reg[ir][24]_0 [4]),
        .I4(xcsr_addr[6]),
        .I5(\execute_engine_reg[ir][24]_0 [6]),
        .O(\csr[rdata][31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \csr[rdata][31]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr[rdata][31]_i_8_n_0 ),
        .I2(\csr[rdata][31]_i_9_n_0 ),
        .I3(\csr_reg[mie_firq_n_0_][15] ),
        .O(\csr[rdata][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h5D7D)) 
    \csr[rdata][31]_i_20 
       (.I0(\execute_engine_reg[ir][24]_0 [4]),
        .I1(xcsr_addr[11]),
        .I2(xcsr_addr[6]),
        .I3(xcsr_addr[7]),
        .O(\csr[rdata][31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hAAAAEFEE)) 
    \csr[rdata][31]_i_21 
       (.I0(\execute_engine_reg[ir][24]_0 [4]),
        .I1(xcsr_addr[7]),
        .I2(xcsr_addr[11]),
        .I3(xcsr_addr[8]),
        .I4(\execute_engine_reg[ir][24]_0 [7]),
        .O(\csr[rdata][31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000400000004FF)) 
    \csr[rdata][31]_i_22 
       (.I0(xcsr_addr[11]),
        .I1(xcsr_addr[8]),
        .I2(\csr[rdata][31]_i_36_n_0 ),
        .I3(\execute_engine_reg[ir][24]_0 [3]),
        .I4(\execute_engine_reg[ir][24]_0 [6]),
        .I5(\csr[rdata][31]_i_37_n_0 ),
        .O(\csr[rdata][31]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h00022A00)) 
    \csr[rdata][31]_i_23 
       (.I0(\csr[rdata][31]_i_38_n_0 ),
        .I1(\execute_engine_reg[ir][24]_0 [3]),
        .I2(\execute_engine_reg[ir][24]_0 [6]),
        .I3(xcsr_addr[6]),
        .I4(xcsr_addr[5]),
        .O(\csr[rdata][31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0400400000040000)) 
    \csr[rdata][31]_i_24 
       (.I0(\csr[rdata][31]_i_33_n_0 ),
        .I1(\csr[rdata][31]_i_32_n_0 ),
        .I2(xcsr_addr[10]),
        .I3(xcsr_addr[11]),
        .I4(xcsr_addr[8]),
        .I5(\csr[mcountinhibit][2]_i_4_n_0 ),
        .O(\csr[rdata][31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \csr[rdata][31]_i_25 
       (.I0(xcsr_addr[7]),
        .I1(xcsr_addr[8]),
        .I2(xcsr_addr[11]),
        .I3(xcsr_addr[10]),
        .I4(\FSM_onehot_execute_engine[state][5]_i_10_n_0 ),
        .I5(xcsr_addr[5]),
        .O(\csr[rdata][31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h7F707F7F7F707070)) 
    \csr[rdata][31]_i_26 
       (.I0(\csr[rdata][31]_i_39_n_0 ),
        .I1(\csr[rdata][31]_i_40_n_0 ),
        .I2(\execute_engine_reg[ir][24]_0 [6]),
        .I3(\csr[rdata][31]_i_41_n_0 ),
        .I4(\execute_engine_reg[ir][24]_0 [7]),
        .I5(\csr[rdata][31]_i_42_n_0 ),
        .O(\csr[rdata][31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hDCFCECFCDCFCE3FC)) 
    \csr[rdata][31]_i_27 
       (.I0(xcsr_addr[10]),
        .I1(xcsr_addr[6]),
        .I2(\execute_engine_reg[ir][24]_0 [3]),
        .I3(xcsr_addr[8]),
        .I4(xcsr_addr[11]),
        .I5(xcsr_addr[5]),
        .O(\csr[rdata][31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFFF0CFFF0FFD1)) 
    \csr[rdata][31]_i_28 
       (.I0(xcsr_addr[6]),
        .I1(xcsr_addr[5]),
        .I2(xcsr_addr[10]),
        .I3(\execute_engine_reg[ir][24]_0 [7]),
        .I4(\execute_engine_reg[ir][24]_0 [3]),
        .I5(\execute_engine_reg[ir][24]_0 [4]),
        .O(\csr[rdata][31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF111111111)) 
    \csr[rdata][31]_i_29 
       (.I0(csr_rw_valid298_in),
        .I1(xcsr_addr[8]),
        .I2(xcsr_addr[5]),
        .I3(\execute_engine_reg[ir][24]_0 [3]),
        .I4(xcsr_addr[6]),
        .I5(xcsr_addr[7]),
        .O(\csr[rdata][31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \csr[rdata][31]_i_3 
       (.I0(\csr[rdata][31]_i_10_n_0 ),
        .I1(\csr[rdata][31]_i_5_n_0 ),
        .I2(\execute_engine_reg[ir][24]_0 [7]),
        .I3(xcsr_addr[7]),
        .I4(\csr_reg[rdata][31]_i_11_n_0 ),
        .O(\csr[rdata][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \csr[rdata][31]_i_30 
       (.I0(\execute_engine_reg[ir][24]_0 [6]),
        .I1(\execute_engine_reg[ir][24]_0 [4]),
        .I2(xcsr_addr[5]),
        .I3(\execute_engine_reg[ir][24]_0 [5]),
        .O(\csr[rdata][31]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hCCCCB8CC)) 
    \csr[rdata][31]_i_31 
       (.I0(xcsr_addr[11]),
        .I1(xcsr_addr[5]),
        .I2(xcsr_addr[10]),
        .I3(xcsr_addr[8]),
        .I4(\execute_engine_reg[ir][24]_0 [3]),
        .O(\csr[rdata][31]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][31]_i_32 
       (.I0(xcsr_addr[5]),
        .I1(xcsr_addr[7]),
        .O(\csr[rdata][31]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][31]_i_33 
       (.I0(\execute_engine_reg[ir][24]_0 [7]),
        .I1(\execute_engine_reg[ir][24]_0 [6]),
        .O(\csr[rdata][31]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h3437)) 
    \csr[rdata][31]_i_34 
       (.I0(xcsr_addr[7]),
        .I1(\execute_engine_reg[ir][24]_0 [5]),
        .I2(\execute_engine_reg[ir][24]_0 [4]),
        .I3(xcsr_addr[6]),
        .O(\csr[rdata][31]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hCFFFF444)) 
    \csr[rdata][31]_i_35 
       (.I0(xcsr_addr[11]),
        .I1(xcsr_addr[7]),
        .I2(xcsr_addr[8]),
        .I3(xcsr_addr[10]),
        .I4(\execute_engine_reg[ir][24]_0 [7]),
        .O(\csr[rdata][31]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \csr[rdata][31]_i_36 
       (.I0(xcsr_addr[6]),
        .I1(\execute_engine_reg[ir][24]_0 [5]),
        .I2(xcsr_addr[5]),
        .I3(xcsr_addr[10]),
        .O(\csr[rdata][31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFF9BF)) 
    \csr[rdata][31]_i_37 
       (.I0(xcsr_addr[10]),
        .I1(xcsr_addr[8]),
        .I2(xcsr_addr[5]),
        .I3(xcsr_addr[11]),
        .I4(xcsr_addr[6]),
        .I5(\execute_engine_reg[ir][24]_0 [5]),
        .O(\csr[rdata][31]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h01100000)) 
    \csr[rdata][31]_i_38 
       (.I0(xcsr_addr[11]),
        .I1(\execute_engine_reg[ir][24]_0 [5]),
        .I2(xcsr_addr[6]),
        .I3(xcsr_addr[10]),
        .I4(xcsr_addr[8]),
        .O(\csr[rdata][31]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \csr[rdata][31]_i_39 
       (.I0(xcsr_addr[6]),
        .I1(xcsr_addr[5]),
        .I2(\execute_engine_reg[ir][24]_0 [7]),
        .O(\csr[rdata][31]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \csr[rdata][31]_i_4 
       (.I0(\csr[rdata][31]_i_12_n_0 ),
        .I1(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][31] ),
        .I2(\csr[rdata][31]_i_13_n_0 ),
        .I3(\csr[rdata][31]_i_10_n_0 ),
        .I4(\csr[rdata][31]_i_14_n_0 ),
        .O(\csr[rdata][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \csr[rdata][31]_i_40 
       (.I0(xcsr_addr[10]),
        .I1(xcsr_addr[11]),
        .I2(xcsr_addr[8]),
        .I3(xcsr_addr[7]),
        .O(\csr[rdata][31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \csr[rdata][31]_i_41 
       (.I0(xcsr_addr[8]),
        .I1(xcsr_addr[7]),
        .I2(xcsr_addr[11]),
        .I3(xcsr_addr[10]),
        .I4(xcsr_addr[5]),
        .I5(xcsr_addr[6]),
        .O(\csr[rdata][31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEBFFFFBFFFFF)) 
    \csr[rdata][31]_i_42 
       (.I0(xcsr_addr[6]),
        .I1(xcsr_addr[8]),
        .I2(xcsr_addr[10]),
        .I3(xcsr_addr[11]),
        .I4(xcsr_addr[5]),
        .I5(xcsr_addr[7]),
        .O(\csr[rdata][31]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \csr[rdata][31]_i_43 
       (.I0(xcsr_addr[10]),
        .I1(xcsr_addr[11]),
        .O(csr_rw_valid298_in));
  LUT5 #(
    .INIT(32'h01000000)) 
    \csr[rdata][31]_i_5 
       (.I0(\execute_engine_reg[ir][24]_0 [6]),
        .I1(\execute_engine_reg[ir][24]_0 [5]),
        .I2(xcsr_addr[5]),
        .I3(\csr[rdata][31]_i_15_n_0 ),
        .I4(\csr[rdata][31]_i_16_n_0 ),
        .O(\csr[rdata][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][31]_i_6 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [31]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][31] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][31] ),
        .O(\csr[rdata][31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][31]_i_7 
       (.I0(in37[31]),
        .I1(\csr_reg[mscratch] [31]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][31] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \csr[rdata][31]_i_8 
       (.I0(\csr[rdata][31]_i_10_n_0 ),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .O(\csr[rdata][31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \csr[rdata][31]_i_9 
       (.I0(\csr[rdata][31]_i_10_n_0 ),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][3]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][3]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][3]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][3]_i_4_n_0 ),
        .O(\csr[rdata][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \csr[rdata][3]_i_2 
       (.I0(\csr[rdata][3]_i_5_n_0 ),
        .I1(\csr_reg[mstatus_mie]__0 ),
        .I2(\csr[rdata][31]_i_8_n_0 ),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .I4(\csr_reg[mie_msi]__0 ),
        .O(\csr[rdata][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \csr[rdata][3]_i_3 
       (.I0(\csr[rdata][31]_i_12_n_0 ),
        .I1(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][3] ),
        .I2(\csr[rdata][31]_i_13_n_0 ),
        .I3(\csr[rdata][31]_i_10_n_0 ),
        .I4(\csr[rdata][3]_i_6_n_0 ),
        .O(\csr[rdata][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][3]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [3]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][3] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][3] ),
        .O(\csr[rdata][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][3]_i_5 
       (.I0(in37[3]),
        .I1(\csr_reg[mscratch] [3]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][3] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \csr[rdata][3]_i_6 
       (.I0(\csr_reg[mtinst] [3]),
        .I1(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtval] [3]),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(data5[3]),
        .O(\csr[rdata][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][4]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][4]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][4]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][4]_i_4_n_0 ),
        .O(\csr[rdata][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0CFC000000000)) 
    \csr[rdata][4]_i_2 
       (.I0(in37[4]),
        .I1(\csr_reg[mscratch] [4]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][4] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr[rdata][31]_i_10_n_0 ),
        .O(\csr[rdata][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB0803333B0800000)) 
    \csr[rdata][4]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][4] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr[rdata][31]_i_13_n_0 ),
        .I3(\csr_reg[mtinst] [4]),
        .I4(\csr[rdata][31]_i_12_n_0 ),
        .I5(\csr[rdata][4]_i_5_n_0 ),
        .O(\csr[rdata][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \csr[rdata][4]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [4]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][4] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][4] ),
        .O(\csr[rdata][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][4]_i_5 
       (.I0(\csr_reg[mtval] [4]),
        .I1(\csr[rdata][31]_i_13_n_0 ),
        .I2(data5[4]),
        .O(\csr[rdata][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][5]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][5]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][5]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][5]_i_4_n_0 ),
        .O(\csr[rdata][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0CFC000000000)) 
    \csr[rdata][5]_i_2 
       (.I0(in37[5]),
        .I1(\csr_reg[mscratch] [5]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][5] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr[rdata][31]_i_10_n_0 ),
        .O(\csr[rdata][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][5]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][5] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [5]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [5]),
        .O(\csr[rdata][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][5]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [5]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][5] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][5] ),
        .O(\csr[rdata][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][6]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][6]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][6]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][6]_i_4_n_0 ),
        .O(\csr[rdata][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0CFC000000000)) 
    \csr[rdata][6]_i_2 
       (.I0(in37[6]),
        .I1(\csr_reg[mscratch] [6]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][6] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr[rdata][31]_i_10_n_0 ),
        .O(\csr[rdata][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][6]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][6] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [6]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [6]),
        .O(\csr[rdata][6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][6]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [6]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][6] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][6] ),
        .O(\csr[rdata][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \csr[rdata][7]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][7]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][7]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][7]_i_4_n_0 ),
        .O(\csr[rdata][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \csr[rdata][7]_i_2 
       (.I0(\csr[rdata][7]_i_5_n_0 ),
        .I1(\csr_reg[mstatus_mpie]__0 ),
        .I2(\csr[rdata][31]_i_8_n_0 ),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .I4(\csr_reg[mie_mti]__0 ),
        .O(\csr[rdata][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8333000B8003000)) 
    \csr[rdata][7]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][7] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr[rdata][7]_i_6_n_0 ),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [7]),
        .O(\csr[rdata][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAA4545AFAA4040)) 
    \csr[rdata][7]_i_4 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [7]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][7] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][7] ),
        .O(\csr[rdata][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \csr[rdata][7]_i_5 
       (.I0(in37[7]),
        .I1(\csr_reg[mscratch] [7]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][7] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][7]_i_6 
       (.I0(\csr_reg[mtinst] [7]),
        .I1(\csr[rdata][31]_i_13_n_0 ),
        .I2(p_3_in),
        .O(\csr[rdata][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][8]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][8]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][8]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][8]_i_4_n_0 ),
        .O(\csr[rdata][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0000000CCFFAA00)) 
    \csr[rdata][8]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][8] ),
        .I1(\csr_reg[mscratch] [8]),
        .I2(in37[8]),
        .I3(\csr[rdata][31]_i_10_n_0 ),
        .I4(\csr[rdata][31]_i_12_n_0 ),
        .I5(\csr[rdata][31]_i_13_n_0 ),
        .O(\csr[rdata][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][8]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][8] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [8]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [8]),
        .O(\csr[rdata][8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][8]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [8]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][8] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][8] ),
        .O(\csr[rdata][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \csr[rdata][9]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][9]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr[rdata][9]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_5_n_0 ),
        .I5(\csr[rdata][9]_i_4_n_0 ),
        .O(\csr[rdata][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0CFC000000000)) 
    \csr[rdata][9]_i_2 
       (.I0(in37[9]),
        .I1(\csr_reg[mscratch] [9]),
        .I2(\csr[rdata][31]_i_12_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][9] ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr[rdata][31]_i_10_n_0 ),
        .O(\csr[rdata][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \csr[rdata][9]_i_3 
       (.I0(\cpu_counter_gen[0].cnt_reg[lo_n_0_][0][9] ),
        .I1(\csr[rdata][31]_i_10_n_0 ),
        .I2(\csr_reg[mtinst] [9]),
        .I3(\csr[rdata][31]_i_12_n_0 ),
        .I4(\csr[rdata][31]_i_13_n_0 ),
        .I5(\csr_reg[mtval] [9]),
        .O(\csr[rdata][9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][9]_i_4 
       (.I0(\cpu_counter_gen[2].cnt_reg[hi][2]_5 [9]),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\cpu_counter_gen[0].cnt_reg[hi_n_0_][0][9] ),
        .I3(\csr[rdata][31]_i_13_n_0 ),
        .I4(\cpu_counter_gen[2].cnt_reg[lo_n_0_][2][9] ),
        .O(\csr[rdata][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h82888820A2A28820)) 
    \csr[re]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(\ctrl[ir_opcode] [4]),
        .I2(\ctrl[ir_opcode] [2]),
        .I3(\ctrl[ir_opcode] [3]),
        .I4(\ctrl[ir_opcode] [6]),
        .I5(\ctrl[ir_opcode] [5]),
        .O(\csr[re_nxt] ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \csr[we]_i_1 
       (.I0(\FSM_onehot_execute_engine[state][5]_i_6_n_0 ),
        .I1(\FSM_onehot_execute_engine[state][5]_i_3_n_0 ),
        .I2(csr_rw_valid2__0),
        .I3(\FSM_onehot_execute_engine[state][5]_i_2_n_0 ),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\csr[we]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \csr[we]_i_2 
       (.I0(p_0_in65_out__0),
        .I1(\ctrl[rf_rs1] [2]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [0]),
        .I4(\ctrl[rf_rs1] [1]),
        .I5(\ctrl[rf_rs1] [3]),
        .O(csr_rw_valid2__0));
  FDCE \csr_reg[mcause][0] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][0]_i_1_n_0 ),
        .Q(data5[0]));
  FDCE \csr_reg[mcause][1] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][1]_i_1_n_0 ),
        .Q(data5[1]));
  FDCE \csr_reg[mcause][2] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][2]_i_1_n_0 ),
        .Q(data5[2]));
  FDCE \csr_reg[mcause][3] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][3]_i_1_n_0 ),
        .Q(data5[3]));
  FDCE \csr_reg[mcause][4] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][4]_i_1_n_0 ),
        .Q(data5[4]));
  FDCE \csr_reg[mcause][5] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][5]_i_2_n_0 ),
        .Q(data5[31]));
  FDCE \csr_reg[mcountinhibit][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mcountinhibit][0]_i_1_n_0 ),
        .Q(\csr_reg[mcountinhibit_n_0_][0] ));
  FDCE \csr_reg[mcountinhibit][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mcountinhibit][2]_i_1_n_0 ),
        .Q(\csr_reg[mcountinhibit_n_0_][2] ));
  FDCE \csr_reg[mcyclecfg_minh] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mcyclecfg_minh]_i_1_n_0 ),
        .Q(\csr_reg[mcyclecfg_minh_n_0_] ));
  FDCE \csr_reg[mcyclecfg_uinh] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mcyclecfg_uinh]_i_1_n_0 ),
        .Q(\csr_reg[mcyclecfg_uinh_n_0_] ));
  FDCE \csr_reg[mepc][10] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[10]),
        .Q(in37[10]));
  FDCE \csr_reg[mepc][11] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[11]),
        .Q(in37[11]));
  FDCE \csr_reg[mepc][12] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[12]),
        .Q(in37[12]));
  FDCE \csr_reg[mepc][13] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[13]),
        .Q(in37[13]));
  FDCE \csr_reg[mepc][14] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[14]),
        .Q(in37[14]));
  FDCE \csr_reg[mepc][15] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[15]),
        .Q(in37[15]));
  FDCE \csr_reg[mepc][16] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[16]),
        .Q(in37[16]));
  FDCE \csr_reg[mepc][17] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[17]),
        .Q(in37[17]));
  FDCE \csr_reg[mepc][18] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[18]),
        .Q(in37[18]));
  FDCE \csr_reg[mepc][19] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[19]),
        .Q(in37[19]));
  FDCE \csr_reg[mepc][1] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[1]),
        .Q(in37[1]));
  FDCE \csr_reg[mepc][20] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[20]),
        .Q(in37[20]));
  FDCE \csr_reg[mepc][21] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[21]),
        .Q(in37[21]));
  FDCE \csr_reg[mepc][22] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[22]),
        .Q(in37[22]));
  FDCE \csr_reg[mepc][23] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[23]),
        .Q(in37[23]));
  FDCE \csr_reg[mepc][24] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[24]),
        .Q(in37[24]));
  FDCE \csr_reg[mepc][25] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[25]),
        .Q(in37[25]));
  FDCE \csr_reg[mepc][26] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[26]),
        .Q(in37[26]));
  FDCE \csr_reg[mepc][27] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[27]),
        .Q(in37[27]));
  FDCE \csr_reg[mepc][28] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[28]),
        .Q(in37[28]));
  FDCE \csr_reg[mepc][29] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[29]),
        .Q(in37[29]));
  FDCE \csr_reg[mepc][2] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[2]),
        .Q(in37[2]));
  FDCE \csr_reg[mepc][30] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[30]),
        .Q(in37[30]));
  FDCE \csr_reg[mepc][31] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[31]),
        .Q(in37[31]));
  FDCE \csr_reg[mepc][3] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[3]),
        .Q(in37[3]));
  FDCE \csr_reg[mepc][4] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[4]),
        .Q(in37[4]));
  FDCE \csr_reg[mepc][5] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[5]),
        .Q(in37[5]));
  FDCE \csr_reg[mepc][6] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[6]),
        .Q(in37[6]));
  FDCE \csr_reg[mepc][7] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[7]),
        .Q(in37[7]));
  FDCE \csr_reg[mepc][8] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[8]),
        .Q(in37[8]));
  FDCE \csr_reg[mepc][9] 
       (.C(m_axi_aclk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[9]),
        .Q(in37[9]));
  FDCE \csr_reg[mie_firq][0] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[16]),
        .Q(\csr_reg[mie_firq_n_0_][0] ));
  FDCE \csr_reg[mie_firq][10] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[26]),
        .Q(p_37_in));
  FDCE \csr_reg[mie_firq][11] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[27]),
        .Q(p_40_in));
  FDCE \csr_reg[mie_firq][12] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[28]),
        .Q(p_43_in));
  FDCE \csr_reg[mie_firq][13] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[29]),
        .Q(p_46_in));
  FDCE \csr_reg[mie_firq][14] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[30]),
        .Q(p_49_in));
  FDCE \csr_reg[mie_firq][15] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[31]),
        .Q(\csr_reg[mie_firq_n_0_][15] ));
  FDCE \csr_reg[mie_firq][1] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[17]),
        .Q(\csr_reg[mie_firq_n_0_][1] ));
  FDCE \csr_reg[mie_firq][2] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[18]),
        .Q(\csr_reg[mie_firq_n_0_][2] ));
  FDCE \csr_reg[mie_firq][3] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[19]),
        .Q(p_16_in36_in));
  FDCE \csr_reg[mie_firq][4] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[20]),
        .Q(\csr_reg[mie_firq_n_0_][4] ));
  FDCE \csr_reg[mie_firq][5] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[21]),
        .Q(p_22_in));
  FDCE \csr_reg[mie_firq][6] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[22]),
        .Q(p_25_in));
  FDCE \csr_reg[mie_firq][7] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[23]),
        .Q(p_28_in));
  FDCE \csr_reg[mie_firq][8] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[24]),
        .Q(p_31_in));
  FDCE \csr_reg[mie_firq][9] 
       (.C(m_axi_aclk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[25]),
        .Q(p_34_in));
  FDCE \csr_reg[mie_mei] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mie_mei]__0 ));
  FDCE \csr_reg[mie_msi] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_1_n_0 ),
        .Q(\csr_reg[mie_msi]__0 ));
  FDCE \csr_reg[mie_mti] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_1_n_0 ),
        .Q(\csr_reg[mie_mti]__0 ));
  FDCE \csr_reg[minstretcfg_minh] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[minstretcfg_minh]_i_1_n_0 ),
        .Q(\csr_reg[minstretcfg_minh_n_0_] ));
  FDCE \csr_reg[minstretcfg_uinh] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[minstretcfg_uinh]_i_1_n_0 ),
        .Q(\csr_reg[minstretcfg_uinh_n_0_] ));
  FDCE \csr_reg[mip_firq_nclr][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mip_firq_nclr][0]_i_1_n_0 ),
        .Q(\csr_reg[mip_firq_nclr_n_0_][0] ));
  FDCE \csr_reg[mip_firq_nclr][15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mip_firq_nclr][15]_i_1_n_0 ),
        .Q(\csr_reg[mip_firq_nclr_n_0_][15] ));
  FDCE \csr_reg[mip_firq_nclr][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mip_firq_nclr][2]_i_1_n_0 ),
        .Q(p_6_in77_in));
  FDCE \csr_reg[mip_firq_nclr][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mip_firq_nclr][3]_i_1_n_0 ),
        .Q(p_9_in79_in));
  FDCE \csr_reg[mip_firq_nclr][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mip_firq_nclr][4]_i_1_n_0 ),
        .Q(p_12_in81_in));
  FDCE \csr_reg[mip_firq_nclr][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mip_firq_nclr][5]_i_1_n_0 ),
        .Q(p_15_in83_in));
  FDCE \csr_reg[mip_firq_nclr][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mip_firq_nclr][6]_i_1_n_0 ),
        .Q(p_18_in85_in));
  FDCE \csr_reg[mip_firq_nclr][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mip_firq_nclr][7]_i_1_n_0 ),
        .Q(p_21_in));
  FDCE \csr_reg[mip_firq_nclr][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mip_firq_nclr][9]_i_1_n_0 ),
        .Q(p_27_in));
  FDCE \csr_reg[mscratch][0] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[0]),
        .Q(\csr_reg[mscratch] [0]));
  FDPE \csr_reg[mscratch][10] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(xcsr_wdata[10]),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [10]));
  FDCE \csr_reg[mscratch][11] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[11]),
        .Q(\csr_reg[mscratch] [11]));
  FDCE \csr_reg[mscratch][12] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[12]),
        .Q(\csr_reg[mscratch] [12]));
  FDCE \csr_reg[mscratch][13] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[13]),
        .Q(\csr_reg[mscratch] [13]));
  FDCE \csr_reg[mscratch][14] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[14]),
        .Q(\csr_reg[mscratch] [14]));
  FDCE \csr_reg[mscratch][15] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[15]),
        .Q(\csr_reg[mscratch] [15]));
  FDCE \csr_reg[mscratch][16] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[16]),
        .Q(\csr_reg[mscratch] [16]));
  FDCE \csr_reg[mscratch][17] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[17]),
        .Q(\csr_reg[mscratch] [17]));
  FDCE \csr_reg[mscratch][18] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[18]),
        .Q(\csr_reg[mscratch] [18]));
  FDPE \csr_reg[mscratch][19] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(xcsr_wdata[19]),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [19]));
  FDCE \csr_reg[mscratch][1] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[1]),
        .Q(\csr_reg[mscratch] [1]));
  FDCE \csr_reg[mscratch][20] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[20]),
        .Q(\csr_reg[mscratch] [20]));
  FDCE \csr_reg[mscratch][21] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[21]),
        .Q(\csr_reg[mscratch] [21]));
  FDCE \csr_reg[mscratch][22] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[22]),
        .Q(\csr_reg[mscratch] [22]));
  FDPE \csr_reg[mscratch][23] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(xcsr_wdata[23]),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [23]));
  FDPE \csr_reg[mscratch][24] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(xcsr_wdata[24]),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [24]));
  FDCE \csr_reg[mscratch][25] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[25]),
        .Q(\csr_reg[mscratch] [25]));
  FDCE \csr_reg[mscratch][26] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[26]),
        .Q(\csr_reg[mscratch] [26]));
  FDPE \csr_reg[mscratch][27] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(xcsr_wdata[27]),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [27]));
  FDPE \csr_reg[mscratch][28] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(xcsr_wdata[28]),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [28]));
  FDCE \csr_reg[mscratch][29] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[29]),
        .Q(\csr_reg[mscratch] [29]));
  FDPE \csr_reg[mscratch][2] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(xcsr_wdata[2]),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [2]));
  FDCE \csr_reg[mscratch][30] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[30]),
        .Q(\csr_reg[mscratch] [30]));
  FDCE \csr_reg[mscratch][31] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[31]),
        .Q(\csr_reg[mscratch] [31]));
  FDCE \csr_reg[mscratch][3] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[3]),
        .Q(\csr_reg[mscratch] [3]));
  FDCE \csr_reg[mscratch][4] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[4]),
        .Q(\csr_reg[mscratch] [4]));
  FDCE \csr_reg[mscratch][5] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[5]),
        .Q(\csr_reg[mscratch] [5]));
  FDCE \csr_reg[mscratch][6] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[6]),
        .Q(\csr_reg[mscratch] [6]));
  FDCE \csr_reg[mscratch][7] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[7]),
        .Q(\csr_reg[mscratch] [7]));
  FDPE \csr_reg[mscratch][8] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(xcsr_wdata[8]),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [8]));
  FDPE \csr_reg[mscratch][9] 
       (.C(m_axi_aclk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(xcsr_wdata[9]),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [9]));
  FDCE \csr_reg[mstatus_mie] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mie]__0 ));
  FDCE \csr_reg[mstatus_mpie] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mpie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mpie]__0 ));
  FDCE \csr_reg[mstatus_mpp] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(1'b1),
        .Q(\csr_reg[mstatus_mpp_n_0_] ));
  FDCE \csr_reg[mtinst][0] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][0]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [0]));
  FDCE \csr_reg[mtinst][10] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][10]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [10]));
  FDCE \csr_reg[mtinst][11] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][11]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [11]));
  FDCE \csr_reg[mtinst][12] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][12]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [12]));
  FDCE \csr_reg[mtinst][13] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][13]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [13]));
  FDCE \csr_reg[mtinst][14] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][14]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [14]));
  FDCE \csr_reg[mtinst][15] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][15]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [15]));
  FDCE \csr_reg[mtinst][16] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][16]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [16]));
  FDCE \csr_reg[mtinst][17] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][17]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [17]));
  FDCE \csr_reg[mtinst][18] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][18]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [18]));
  FDCE \csr_reg[mtinst][19] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][19]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [19]));
  FDCE \csr_reg[mtinst][1] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][1]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [1]));
  FDCE \csr_reg[mtinst][20] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][20]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [20]));
  FDCE \csr_reg[mtinst][21] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][21]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [21]));
  FDCE \csr_reg[mtinst][22] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][22]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [22]));
  FDCE \csr_reg[mtinst][23] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][23]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [23]));
  FDCE \csr_reg[mtinst][24] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][24]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [24]));
  FDCE \csr_reg[mtinst][25] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][25]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [25]));
  FDCE \csr_reg[mtinst][26] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][26]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [26]));
  FDCE \csr_reg[mtinst][27] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][27]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [27]));
  FDCE \csr_reg[mtinst][28] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][28]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [28]));
  FDCE \csr_reg[mtinst][29] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][29]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [29]));
  FDCE \csr_reg[mtinst][2] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][2]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [2]));
  FDCE \csr_reg[mtinst][30] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][30]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [30]));
  FDCE \csr_reg[mtinst][31] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][31]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [31]));
  FDCE \csr_reg[mtinst][3] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][3]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [3]));
  FDCE \csr_reg[mtinst][4] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][4]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [4]));
  FDCE \csr_reg[mtinst][5] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][5]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [5]));
  FDCE \csr_reg[mtinst][6] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][6]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [6]));
  FDCE \csr_reg[mtinst][7] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][7]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [7]));
  FDCE \csr_reg[mtinst][8] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][8]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [8]));
  FDCE \csr_reg[mtinst][9] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][9]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [9]));
  FDCE \csr_reg[mtval][0] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][0]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [0]));
  FDCE \csr_reg[mtval][10] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][10]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [10]));
  FDCE \csr_reg[mtval][11] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][11]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [11]));
  FDCE \csr_reg[mtval][12] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][12]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [12]));
  FDCE \csr_reg[mtval][13] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][13]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [13]));
  FDCE \csr_reg[mtval][14] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][14]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [14]));
  FDCE \csr_reg[mtval][15] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][15]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [15]));
  FDCE \csr_reg[mtval][16] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][16]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [16]));
  FDCE \csr_reg[mtval][17] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][17]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [17]));
  FDCE \csr_reg[mtval][18] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][18]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [18]));
  FDCE \csr_reg[mtval][19] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][19]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [19]));
  FDCE \csr_reg[mtval][1] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][1]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [1]));
  FDCE \csr_reg[mtval][20] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][20]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [20]));
  FDCE \csr_reg[mtval][21] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][21]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [21]));
  FDCE \csr_reg[mtval][22] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][22]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [22]));
  FDCE \csr_reg[mtval][23] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][23]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [23]));
  FDCE \csr_reg[mtval][24] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][24]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [24]));
  FDCE \csr_reg[mtval][25] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][25]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [25]));
  FDCE \csr_reg[mtval][26] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][26]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [26]));
  FDCE \csr_reg[mtval][27] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][27]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [27]));
  FDCE \csr_reg[mtval][28] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][28]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [28]));
  FDCE \csr_reg[mtval][29] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][29]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [29]));
  FDCE \csr_reg[mtval][2] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][2]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [2]));
  FDCE \csr_reg[mtval][30] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][30]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [30]));
  FDCE \csr_reg[mtval][31] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][31]_i_2_n_0 ),
        .Q(\csr_reg[mtval] [31]));
  FDCE \csr_reg[mtval][3] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][3]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [3]));
  FDCE \csr_reg[mtval][4] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][4]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [4]));
  FDCE \csr_reg[mtval][5] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][5]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [5]));
  FDCE \csr_reg[mtval][6] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][6]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [6]));
  FDCE \csr_reg[mtval][7] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][7]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [7]));
  FDCE \csr_reg[mtval][8] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][8]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [8]));
  FDCE \csr_reg[mtval][9] 
       (.C(m_axi_aclk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][9]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [9]));
  FDCE \csr_reg[mtvec][0] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][0]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][0] ));
  FDCE \csr_reg[mtvec][10] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[10]),
        .Q(\csr_reg[mtvec_n_0_][10] ));
  FDCE \csr_reg[mtvec][11] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[11]),
        .Q(\csr_reg[mtvec_n_0_][11] ));
  FDCE \csr_reg[mtvec][12] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[12]),
        .Q(\csr_reg[mtvec_n_0_][12] ));
  FDCE \csr_reg[mtvec][13] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[13]),
        .Q(\csr_reg[mtvec_n_0_][13] ));
  FDCE \csr_reg[mtvec][14] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[14]),
        .Q(\csr_reg[mtvec_n_0_][14] ));
  FDCE \csr_reg[mtvec][15] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[15]),
        .Q(\csr_reg[mtvec_n_0_][15] ));
  FDCE \csr_reg[mtvec][16] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[16]),
        .Q(\csr_reg[mtvec_n_0_][16] ));
  FDCE \csr_reg[mtvec][17] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[17]),
        .Q(\csr_reg[mtvec_n_0_][17] ));
  FDCE \csr_reg[mtvec][18] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[18]),
        .Q(\csr_reg[mtvec_n_0_][18] ));
  FDCE \csr_reg[mtvec][19] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[19]),
        .Q(\csr_reg[mtvec_n_0_][19] ));
  FDCE \csr_reg[mtvec][20] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[20]),
        .Q(\csr_reg[mtvec_n_0_][20] ));
  FDCE \csr_reg[mtvec][21] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[21]),
        .Q(\csr_reg[mtvec_n_0_][21] ));
  FDCE \csr_reg[mtvec][22] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[22]),
        .Q(\csr_reg[mtvec_n_0_][22] ));
  FDCE \csr_reg[mtvec][23] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[23]),
        .Q(\csr_reg[mtvec_n_0_][23] ));
  FDCE \csr_reg[mtvec][24] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[24]),
        .Q(\csr_reg[mtvec_n_0_][24] ));
  FDCE \csr_reg[mtvec][25] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[25]),
        .Q(\csr_reg[mtvec_n_0_][25] ));
  FDCE \csr_reg[mtvec][26] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[26]),
        .Q(\csr_reg[mtvec_n_0_][26] ));
  FDCE \csr_reg[mtvec][27] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[27]),
        .Q(\csr_reg[mtvec_n_0_][27] ));
  FDCE \csr_reg[mtvec][28] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[28]),
        .Q(\csr_reg[mtvec_n_0_][28] ));
  FDCE \csr_reg[mtvec][29] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[29]),
        .Q(\csr_reg[mtvec_n_0_][29] ));
  FDCE \csr_reg[mtvec][2] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][2]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][2] ));
  FDCE \csr_reg[mtvec][30] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[30]),
        .Q(\csr_reg[mtvec_n_0_][30] ));
  FDCE \csr_reg[mtvec][31] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[31]),
        .Q(\csr_reg[mtvec_n_0_][31] ));
  FDCE \csr_reg[mtvec][3] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][3]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][3] ));
  FDCE \csr_reg[mtvec][4] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][4]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][4] ));
  FDCE \csr_reg[mtvec][5] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][5]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][5] ));
  FDCE \csr_reg[mtvec][6] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][6]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][6] ));
  FDCE \csr_reg[mtvec][7] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[7]),
        .Q(\csr_reg[mtvec_n_0_][7] ));
  FDCE \csr_reg[mtvec][8] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[8]),
        .Q(\csr_reg[mtvec_n_0_][8] ));
  FDCE \csr_reg[mtvec][9] 
       (.C(m_axi_aclk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(xcsr_wdata[9]),
        .Q(\csr_reg[mtvec_n_0_][9] ));
  FDCE \csr_reg[rdata][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][0]_i_1_n_0 ),
        .Q(csr_rdata[0]));
  FDCE \csr_reg[rdata][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][10]_i_1_n_0 ),
        .Q(csr_rdata[10]));
  FDCE \csr_reg[rdata][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][11]_i_1_n_0 ),
        .Q(csr_rdata[11]));
  FDCE \csr_reg[rdata][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][12]_i_1_n_0 ),
        .Q(csr_rdata[12]));
  FDCE \csr_reg[rdata][13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][13]_i_1_n_0 ),
        .Q(csr_rdata[13]));
  FDCE \csr_reg[rdata][14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][14]_i_1_n_0 ),
        .Q(csr_rdata[14]));
  FDCE \csr_reg[rdata][15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][15]_i_1_n_0 ),
        .Q(csr_rdata[15]));
  FDCE \csr_reg[rdata][16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][16]_i_1_n_0 ),
        .Q(csr_rdata[16]));
  FDCE \csr_reg[rdata][17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][17]_i_1_n_0 ),
        .Q(csr_rdata[17]));
  FDCE \csr_reg[rdata][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][18]_i_1_n_0 ),
        .Q(csr_rdata[18]));
  FDCE \csr_reg[rdata][19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][19]_i_1_n_0 ),
        .Q(csr_rdata[19]));
  FDCE \csr_reg[rdata][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][1]_i_1_n_0 ),
        .Q(csr_rdata[1]));
  FDCE \csr_reg[rdata][20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][20]_i_1_n_0 ),
        .Q(csr_rdata[20]));
  FDCE \csr_reg[rdata][21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][21]_i_1_n_0 ),
        .Q(csr_rdata[21]));
  FDCE \csr_reg[rdata][22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][22]_i_1_n_0 ),
        .Q(csr_rdata[22]));
  FDCE \csr_reg[rdata][23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][23]_i_1_n_0 ),
        .Q(csr_rdata[23]));
  FDCE \csr_reg[rdata][24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][24]_i_1_n_0 ),
        .Q(csr_rdata[24]));
  FDCE \csr_reg[rdata][25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][25]_i_1_n_0 ),
        .Q(csr_rdata[25]));
  FDCE \csr_reg[rdata][26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][26]_i_1_n_0 ),
        .Q(csr_rdata[26]));
  FDCE \csr_reg[rdata][27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][27]_i_1_n_0 ),
        .Q(csr_rdata[27]));
  FDCE \csr_reg[rdata][28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][28]_i_1_n_0 ),
        .Q(csr_rdata[28]));
  FDCE \csr_reg[rdata][29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][29]_i_1_n_0 ),
        .Q(csr_rdata[29]));
  FDCE \csr_reg[rdata][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][2]_i_1_n_0 ),
        .Q(csr_rdata[2]));
  FDCE \csr_reg[rdata][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][30]_i_1_n_0 ),
        .Q(csr_rdata[30]));
  FDCE \csr_reg[rdata][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][31]_i_1_n_0 ),
        .Q(csr_rdata[31]));
  MUXF7 \csr_reg[rdata][31]_i_11 
       (.I0(\csr[rdata][31]_i_22_n_0 ),
        .I1(\csr[rdata][31]_i_23_n_0 ),
        .O(\csr_reg[rdata][31]_i_11_n_0 ),
        .S(\execute_engine_reg[ir][24]_0 [4]));
  FDCE \csr_reg[rdata][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][3]_i_1_n_0 ),
        .Q(csr_rdata[3]));
  FDCE \csr_reg[rdata][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][4]_i_1_n_0 ),
        .Q(csr_rdata[4]));
  FDCE \csr_reg[rdata][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][5]_i_1_n_0 ),
        .Q(csr_rdata[5]));
  FDCE \csr_reg[rdata][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][6]_i_1_n_0 ),
        .Q(csr_rdata[6]));
  FDCE \csr_reg[rdata][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][7]_i_1_n_0 ),
        .Q(csr_rdata[7]));
  FDCE \csr_reg[rdata][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][8]_i_1_n_0 ),
        .Q(csr_rdata[8]));
  FDCE \csr_reg[rdata][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][9]_i_1_n_0 ),
        .Q(csr_rdata[9]));
  FDCE \csr_reg[re] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[re_nxt] ),
        .Q(\csr_reg[re]__0 ));
  FDCE \csr_reg[we] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[we]_i_1_n_0 ),
        .Q(xcsr_we));
  LUT3 #(
    .INIT(8'hAC)) 
    \ctrl[adr][10]_i_1 
       (.I0(Q[4]),
        .I1(\ctrl_reg[adr][31] [10]),
        .I2(\bus_req_i[src] ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ctrl[adr][11]_i_1 
       (.I0(Q[5]),
        .I1(\ctrl_reg[adr][31] [11]),
        .I2(\bus_req_i[src] ),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ctrl[adr][12]_i_1 
       (.I0(Q[6]),
        .I1(\ctrl_reg[adr][31] [12]),
        .I2(\bus_req_i[src] ),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ctrl[adr][13]_i_1 
       (.I0(Q[7]),
        .I1(\ctrl_reg[adr][31] [13]),
        .I2(\bus_req_i[src] ),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ctrl[adr][2]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl_reg[adr][31] [2]),
        .I2(\bus_req_i[src] ),
        .O(\fetch_engine_reg[pc][2]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ctrl[adr][3]_i_1 
       (.I0(Q[1]),
        .I1(\ctrl_reg[adr][31] [3]),
        .I2(\bus_req_i[src] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ctrl[adr][4]_i_1 
       (.I0(\cpu_i_req[addr] [4]),
        .I1(\ctrl_reg[adr][31] [4]),
        .I2(\bus_req_i[src] ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ctrl[adr][5]_i_1 
       (.I0(\cpu_i_req[addr] [5]),
        .I1(\ctrl_reg[adr][31] [5]),
        .I2(\bus_req_i[src] ),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ctrl[adr][6]_i_1 
       (.I0(\cpu_i_req[addr] [6]),
        .I1(\ctrl_reg[adr][31] [6]),
        .I2(\bus_req_i[src] ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ctrl[adr][7]_i_1 
       (.I0(\cpu_i_req[addr] [7]),
        .I1(\ctrl_reg[adr][31] [7]),
        .I2(\bus_req_i[src] ),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ctrl[adr][8]_i_1 
       (.I0(Q[2]),
        .I1(\ctrl_reg[adr][31] [8]),
        .I2(\bus_req_i[src] ),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ctrl[adr][9]_i_1 
       (.I0(Q[3]),
        .I1(\ctrl_reg[adr][31] [9]),
        .I2(\bus_req_i[src] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ctrl[alu_cp_trig][0]_i_1 
       (.I0(\ctrl[ir_opcode] [3]),
        .I1(\ctrl[ir_opcode] [2]),
        .I2(\ctrl[ir_opcode] [6]),
        .I3(\ctrl[ir_opcode] [4]),
        .I4(p_0_in65_out__0),
        .I5(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .O(\ctrl_nxt[alu_cp_trig] ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \ctrl[alu_op][0]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(\ctrl[ir_opcode] [3]),
        .I2(\ctrl[ir_opcode] [6]),
        .I3(\ctrl[alu_op][0]_i_2_n_0 ),
        .I4(\ctrl[ir_opcode] [4]),
        .O(\ctrl_nxt[alu_op] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFAAAABF)) 
    \ctrl[alu_op][0]_i_2 
       (.I0(\ctrl[ir_opcode] [2]),
        .I1(xcsr_addr[10]),
        .I2(\ctrl[ir_opcode] [5]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\execute_engine_reg[ir][24]_0 [1]),
        .I5(\execute_engine_reg[ir][24]_0 [0]),
        .O(\ctrl[alu_op][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ctrl[alu_op][1]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .I1(\ctrl[alu_op][1]_i_2_n_0 ),
        .I2(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .O(\ctrl_nxt[alu_op] [1]));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    \ctrl[alu_op][1]_i_2 
       (.I0(\ctrl[ir_opcode] [4]),
        .I1(\ctrl[ir_opcode] [2]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(\execute_engine_reg[ir][24]_0 [0]),
        .I4(\ctrl[ir_opcode] [6]),
        .I5(\ctrl[ir_opcode] [3]),
        .O(\ctrl[alu_op][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ctrl[alu_op][2]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(\ctrl[alu_op][2]_i_2_n_0 ),
        .I2(\ctrl[ir_opcode] [4]),
        .I3(\ctrl[ir_opcode] [3]),
        .I4(\ctrl[ir_opcode] [6]),
        .O(\ctrl_nxt[alu_op] [2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \ctrl[alu_op][2]_i_2 
       (.I0(\ctrl[ir_opcode] [5]),
        .I1(\ctrl[ir_opcode] [2]),
        .I2(\execute_engine_reg[ir][24]_0 [2]),
        .I3(\execute_engine_reg[ir][24]_0 [1]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .O(\ctrl[alu_op][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h20040020)) 
    \ctrl[alu_opa_mux]_i_1 
       (.I0(\ctrl[ir_opcode] [6]),
        .I1(\ctrl[ir_opcode] [4]),
        .I2(\ctrl[ir_opcode] [5]),
        .I3(\ctrl[ir_opcode] [3]),
        .I4(\ctrl[ir_opcode] [2]),
        .O(\ctrl_nxt[alu_opa_mux] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00C0518D)) 
    \ctrl[alu_opb_mux]_i_1 
       (.I0(\ctrl[ir_opcode] [6]),
        .I1(\ctrl[ir_opcode] [5]),
        .I2(\ctrl[ir_opcode] [2]),
        .I3(\ctrl[ir_opcode] [4]),
        .I4(\ctrl[ir_opcode] [3]),
        .O(\ctrl_nxt[alu_opb_mux] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ctrl[alu_unsigned]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(\ctrl[ir_opcode] [4]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .O(\ctrl_nxt[alu_unsigned] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[rf_mux][0]_i_1 
       (.I0(p_0_in126_in),
        .I1(p_0_in121_in),
        .O(\ctrl_nxt[rf_mux] [0]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEFEE)) 
    \ctrl[rf_mux][1]_i_1 
       (.I0(p_0_in121_in),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(\ctrl[rf_mux][1]_i_2_n_0 ),
        .I3(\ctrl[rf_mux][1]_i_3_n_0 ),
        .I4(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I5(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(\ctrl_nxt[rf_mux] [1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ctrl[rf_mux][1]_i_2 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][3] ),
        .I1(\trap_ctrl[env_exit] ),
        .I2(p_0_in132_in),
        .I3(\FSM_onehot_execute_engine_reg[state_n_0_][1] ),
        .O(\ctrl[rf_mux][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ctrl[rf_mux][1]_i_3 
       (.I0(\FSM_onehot_execute_engine_reg[state][9]_0 [1]),
        .I1(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [0]),
        .I3(p_0_in126_in),
        .O(\ctrl[rf_mux][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEFEAEAE)) 
    \ctrl[rf_wb_en]_i_1 
       (.I0(\ctrl[rf_wb_en]_i_2_n_0 ),
        .I1(\ctrl[rf_wb_en]_i_3_n_0 ),
        .I2(p_0_in126_in),
        .I3(\ctrl[ir_opcode] [5]),
        .I4(\arbiter_reg[a_req]_1 ),
        .I5(\ctrl_nxt[rf_wb_en]1__0 ),
        .O(\ctrl_nxt[rf_wb_en] ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \ctrl[rf_wb_en]_i_2 
       (.I0(\ctrl_nxt[rf_wb_en]0__0 ),
        .I1(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .I2(\ctrl[rf_wb_en]_i_7_n_0 ),
        .I3(p_0_in121_in),
        .I4(\ctrl[ir_opcode] [2]),
        .O(\ctrl[rf_wb_en]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ctrl[rf_wb_en]_i_3 
       (.I0(\FSM_onehot_execute_engine[state][5]_i_2_n_0 ),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(\FSM_onehot_execute_engine_reg[state_n_0_][3] ),
        .I3(\FSM_onehot_execute_engine[state][5]_i_3_n_0 ),
        .I4(\FSM_onehot_execute_engine_reg[state_n_0_][1] ),
        .I5(\ctrl[rf_wb_en]_i_8_n_0 ),
        .O(\ctrl[rf_wb_en]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008A00)) 
    \ctrl[rf_wb_en]_i_7 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(\ctrl[ir_opcode] [2]),
        .I2(p_0_in65_out__0),
        .I3(\ctrl[ir_opcode] [4]),
        .I4(\ctrl[ir_opcode] [3]),
        .I5(\ctrl[ir_opcode] [6]),
        .O(\ctrl[rf_wb_en]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ctrl[rf_wb_en]_i_8 
       (.I0(\FSM_onehot_execute_engine_reg[state][9]_0 [1]),
        .I1(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I2(\trap_ctrl[env_exit] ),
        .I3(\FSM_onehot_execute_engine_reg[state][9]_0 [0]),
        .O(\ctrl[rf_wb_en]_i_8_n_0 ));
  FDCE \ctrl_reg[alu_cp_trig][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] ),
        .Q(\ctrl[alu_cp_trig] ));
  FDCE \ctrl_reg[alu_op][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [0]),
        .Q(\ctrl[alu_op] [0]));
  FDCE \ctrl_reg[alu_op][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [1]),
        .Q(\ctrl[alu_op] [1]));
  FDCE \ctrl_reg[alu_op][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [2]),
        .Q(\ctrl[alu_op] [2]));
  FDCE \ctrl_reg[alu_opa_mux] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opa_mux] ),
        .Q(\ctrl[alu_opa_mux] ));
  FDCE \ctrl_reg[alu_opb_mux] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opb_mux] ),
        .Q(\ctrl[alu_opb_mux] ));
  FDCE \ctrl_reg[alu_unsigned] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_unsigned] ),
        .Q(\ctrl[alu_unsigned] ));
  FDCE \ctrl_reg[lsu_req] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_execute_engine[state][6]_i_1_n_0 ),
        .Q(\ctrl_reg[lsu_req]_0 ));
  FDCE \ctrl_reg[lsu_rw] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl[ir_opcode] [5]),
        .Q(\ctrl[lsu_rw] ));
  FDCE \ctrl_reg[rf_mux][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_mux] [0]),
        .Q(\ctrl[rf_mux] [0]));
  FDCE \ctrl_reg[rf_mux][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_mux] [1]),
        .Q(\ctrl[rf_mux] [1]));
  FDCE \ctrl_reg[rf_wb_en] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_wb_en] ),
        .Q(\ctrl_reg[rf_wb_en]__0 ));
  FDCE \ctrl_reg[rf_zero_we] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_zero_we] ),
        .Q(\ctrl[rf_zero_we] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine[next_pc]0_carry 
       (.CI(1'b0),
        .CO({\execute_engine[next_pc]0_carry_n_0 ,\execute_engine[next_pc]0_carry_n_1 ,\execute_engine[next_pc]0_carry_n_2 ,\execute_engine[next_pc]0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,curr_pc[2],1'b0}),
        .O(in39[4:1]),
        .S({curr_pc[4:3],\execute_engine[next_pc]0_carry_i_1_n_0 ,curr_pc[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine[next_pc]0_carry__0 
       (.CI(\execute_engine[next_pc]0_carry_n_0 ),
        .CO({\execute_engine[next_pc]0_carry__0_n_0 ,\execute_engine[next_pc]0_carry__0_n_1 ,\execute_engine[next_pc]0_carry__0_n_2 ,\execute_engine[next_pc]0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in39[8:5]),
        .S(curr_pc[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine[next_pc]0_carry__1 
       (.CI(\execute_engine[next_pc]0_carry__0_n_0 ),
        .CO({\execute_engine[next_pc]0_carry__1_n_0 ,\execute_engine[next_pc]0_carry__1_n_1 ,\execute_engine[next_pc]0_carry__1_n_2 ,\execute_engine[next_pc]0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in39[12:9]),
        .S(curr_pc[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine[next_pc]0_carry__2 
       (.CI(\execute_engine[next_pc]0_carry__1_n_0 ),
        .CO({\execute_engine[next_pc]0_carry__2_n_0 ,\execute_engine[next_pc]0_carry__2_n_1 ,\execute_engine[next_pc]0_carry__2_n_2 ,\execute_engine[next_pc]0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in39[16:13]),
        .S(curr_pc[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine[next_pc]0_carry__3 
       (.CI(\execute_engine[next_pc]0_carry__2_n_0 ),
        .CO({\execute_engine[next_pc]0_carry__3_n_0 ,\execute_engine[next_pc]0_carry__3_n_1 ,\execute_engine[next_pc]0_carry__3_n_2 ,\execute_engine[next_pc]0_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in39[20:17]),
        .S(curr_pc[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine[next_pc]0_carry__4 
       (.CI(\execute_engine[next_pc]0_carry__3_n_0 ),
        .CO({\execute_engine[next_pc]0_carry__4_n_0 ,\execute_engine[next_pc]0_carry__4_n_1 ,\execute_engine[next_pc]0_carry__4_n_2 ,\execute_engine[next_pc]0_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in39[24:21]),
        .S(curr_pc[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine[next_pc]0_carry__5 
       (.CI(\execute_engine[next_pc]0_carry__4_n_0 ),
        .CO({\execute_engine[next_pc]0_carry__5_n_0 ,\execute_engine[next_pc]0_carry__5_n_1 ,\execute_engine[next_pc]0_carry__5_n_2 ,\execute_engine[next_pc]0_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in39[28:25]),
        .S(curr_pc[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine[next_pc]0_carry__6 
       (.CI(\execute_engine[next_pc]0_carry__5_n_0 ),
        .CO({\NLW_execute_engine[next_pc]0_carry__6_CO_UNCONNECTED [3:2],\execute_engine[next_pc]0_carry__6_n_2 ,\execute_engine[next_pc]0_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_execute_engine[next_pc]0_carry__6_O_UNCONNECTED [3],in39[31:29]}),
        .S({1'b0,curr_pc[31:29]}));
  LUT1 #(
    .INIT(2'h1)) 
    \execute_engine[next_pc]0_carry_i_1 
       (.I0(curr_pc[2]),
        .O(\execute_engine[next_pc]0_carry_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][10]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[10]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][10] ),
        .I4(\execute_engine[next_pc][10]_i_2_n_0 ),
        .O(\execute_engine[next_pc][10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][10]_i_2 
       (.I0(in37[10]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[10]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][11]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[11]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][11] ),
        .I4(\execute_engine[next_pc][11]_i_2_n_0 ),
        .O(\execute_engine[next_pc][11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][11]_i_2 
       (.I0(in37[11]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[11]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][12]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[12]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][12] ),
        .I4(\execute_engine[next_pc][12]_i_2_n_0 ),
        .O(\execute_engine[next_pc][12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][12]_i_2 
       (.I0(in37[12]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[12]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][13]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[13]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][13] ),
        .I4(\execute_engine[next_pc][13]_i_2_n_0 ),
        .O(\execute_engine[next_pc][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][13]_i_2 
       (.I0(in37[13]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[13]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][14]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[14]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][14] ),
        .I4(\execute_engine[next_pc][14]_i_2_n_0 ),
        .O(\execute_engine[next_pc][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][14]_i_2 
       (.I0(in37[14]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[14]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][15]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[15]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][15] ),
        .I4(\execute_engine[next_pc][15]_i_2_n_0 ),
        .O(\execute_engine[next_pc][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][15]_i_2 
       (.I0(in37[15]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[15]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][16]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[16]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][16] ),
        .I4(\execute_engine[next_pc][16]_i_2_n_0 ),
        .O(\execute_engine[next_pc][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][16]_i_2 
       (.I0(in37[16]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[16]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][17]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[17]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][17] ),
        .I4(\execute_engine[next_pc][17]_i_2_n_0 ),
        .O(\execute_engine[next_pc][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][17]_i_2 
       (.I0(in37[17]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[17]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][18]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[18]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][18] ),
        .I4(\execute_engine[next_pc][18]_i_2_n_0 ),
        .O(\execute_engine[next_pc][18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][18]_i_2 
       (.I0(in37[18]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[18]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][19]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[19]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][19] ),
        .I4(\execute_engine[next_pc][19]_i_2_n_0 ),
        .O(\execute_engine[next_pc][19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][19]_i_2 
       (.I0(in37[19]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[19]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \execute_engine[next_pc][1]_i_1 
       (.I0(in37[1]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(\ctrl_nxt[rf_zero_we] ),
        .I3(curr_pc[1]),
        .I4(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I5(in39[1]),
        .O(\execute_engine[next_pc][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][20]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[20]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][20] ),
        .I4(\execute_engine[next_pc][20]_i_2_n_0 ),
        .O(\execute_engine[next_pc][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][20]_i_2 
       (.I0(in37[20]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[20]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][21]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[21]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][21] ),
        .I4(\execute_engine[next_pc][21]_i_2_n_0 ),
        .O(\execute_engine[next_pc][21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][21]_i_2 
       (.I0(in37[21]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[21]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][22]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[22]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][22] ),
        .I4(\execute_engine[next_pc][22]_i_2_n_0 ),
        .O(\execute_engine[next_pc][22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][22]_i_2 
       (.I0(in37[22]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[22]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][23]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[23]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][23] ),
        .I4(\execute_engine[next_pc][23]_i_2_n_0 ),
        .O(\execute_engine[next_pc][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][23]_i_2 
       (.I0(in37[23]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[23]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][24]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[24]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][24] ),
        .I4(\execute_engine[next_pc][24]_i_2_n_0 ),
        .O(\execute_engine[next_pc][24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][24]_i_2 
       (.I0(in37[24]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[24]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][25]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[25]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][25] ),
        .I4(\execute_engine[next_pc][25]_i_2_n_0 ),
        .O(\execute_engine[next_pc][25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][25]_i_2 
       (.I0(in37[25]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[25]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][26]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[26]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][26] ),
        .I4(\execute_engine[next_pc][26]_i_2_n_0 ),
        .O(\execute_engine[next_pc][26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][26]_i_2 
       (.I0(in37[26]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[26]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][27]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[27]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][27] ),
        .I4(\execute_engine[next_pc][27]_i_2_n_0 ),
        .O(\execute_engine[next_pc][27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][27]_i_2 
       (.I0(in37[27]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[27]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][28]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[28]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][28] ),
        .I4(\execute_engine[next_pc][28]_i_2_n_0 ),
        .O(\execute_engine[next_pc][28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][28]_i_2 
       (.I0(in37[28]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[28]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][29]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[29]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][29] ),
        .I4(\execute_engine[next_pc][29]_i_2_n_0 ),
        .O(\execute_engine[next_pc][29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][29]_i_2 
       (.I0(in37[29]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[29]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \execute_engine[next_pc][2]_i_1 
       (.I0(\execute_engine[next_pc][2]_i_2_n_0 ),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(curr_pc[2]),
        .I3(\trap_ctrl[env_exit] ),
        .I4(in37[2]),
        .O(\execute_engine[next_pc][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \execute_engine[next_pc][2]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][0] ),
        .I1(\execute_engine[next_pc]1__0 ),
        .I2(\csr_reg[mtvec_n_0_][2] ),
        .I3(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I4(in39[2]),
        .I5(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .O(\execute_engine[next_pc][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][30]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[30]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][30] ),
        .I4(\execute_engine[next_pc][30]_i_2_n_0 ),
        .O(\execute_engine[next_pc][30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][30]_i_2 
       (.I0(in37[30]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[30]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \execute_engine[next_pc][31]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I2(\ctrl_nxt[rf_zero_we] ),
        .I3(\trap_ctrl[env_exit] ),
        .O(\execute_engine[next_pc] ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][31]_i_2 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[31]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][31] ),
        .I4(\execute_engine[next_pc][31]_i_3_n_0 ),
        .O(\execute_engine[next_pc][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][31]_i_3 
       (.I0(in37[31]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[31]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \execute_engine[next_pc][3]_i_1 
       (.I0(\execute_engine[next_pc][3]_i_2_n_0 ),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(curr_pc[3]),
        .I3(\trap_ctrl[env_exit] ),
        .I4(in37[3]),
        .O(\execute_engine[next_pc][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \execute_engine[next_pc][3]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][1] ),
        .I1(\execute_engine[next_pc]1__0 ),
        .I2(\csr_reg[mtvec_n_0_][3] ),
        .I3(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I4(in39[3]),
        .I5(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .O(\execute_engine[next_pc][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \execute_engine[next_pc][4]_i_1 
       (.I0(\execute_engine[next_pc][4]_i_2_n_0 ),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(curr_pc[4]),
        .I3(\trap_ctrl[env_exit] ),
        .I4(in37[4]),
        .O(\execute_engine[next_pc][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \execute_engine[next_pc][4]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][2] ),
        .I1(\execute_engine[next_pc]1__0 ),
        .I2(\csr_reg[mtvec_n_0_][4] ),
        .I3(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I4(in39[4]),
        .I5(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .O(\execute_engine[next_pc][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \execute_engine[next_pc][5]_i_1 
       (.I0(\execute_engine[next_pc][5]_i_2_n_0 ),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(curr_pc[5]),
        .I3(\trap_ctrl[env_exit] ),
        .I4(in37[5]),
        .O(\execute_engine[next_pc][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \execute_engine[next_pc][5]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][3] ),
        .I1(\execute_engine[next_pc]1__0 ),
        .I2(\csr_reg[mtvec_n_0_][5] ),
        .I3(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I4(in39[5]),
        .I5(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .O(\execute_engine[next_pc][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \execute_engine[next_pc][6]_i_1 
       (.I0(\execute_engine[next_pc][6]_i_2_n_0 ),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(curr_pc[6]),
        .I3(\trap_ctrl[env_exit] ),
        .I4(in37[6]),
        .O(\execute_engine[next_pc][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \execute_engine[next_pc][6]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][4] ),
        .I1(\execute_engine[next_pc]1__0 ),
        .I2(\csr_reg[mtvec_n_0_][6] ),
        .I3(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I4(in39[6]),
        .I5(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .O(\execute_engine[next_pc][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[next_pc][6]_i_3 
       (.I0(p_1_in163_in),
        .I1(\csr_reg[mtvec_n_0_][0] ),
        .O(\execute_engine[next_pc]1__0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][7]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[7]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][7] ),
        .I4(\execute_engine[next_pc][7]_i_2_n_0 ),
        .O(\execute_engine[next_pc][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][7]_i_2 
       (.I0(in37[7]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[7]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][8]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[8]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][8] ),
        .I4(\execute_engine[next_pc][8]_i_2_n_0 ),
        .O(\execute_engine[next_pc][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][8]_i_2 
       (.I0(in37[8]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[8]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \execute_engine[next_pc][9]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(in39[9]),
        .I2(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I3(\csr_reg[mtvec_n_0_][9] ),
        .I4(\execute_engine[next_pc][9]_i_2_n_0 ),
        .O(\execute_engine[next_pc][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_engine[next_pc][9]_i_2 
       (.I0(in37[9]),
        .I1(\trap_ctrl[env_exit] ),
        .I2(curr_pc[9]),
        .I3(\ctrl_nxt[rf_zero_we] ),
        .O(\execute_engine[next_pc][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][10]_i_1 
       (.I0(alu_add[10]),
        .I1(p_0_in121_in),
        .I2(next_pc[10]),
        .O(\execute_engine[pc] [10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][11]_i_1 
       (.I0(alu_add[11]),
        .I1(p_0_in121_in),
        .I2(next_pc[11]),
        .O(\execute_engine[pc] [11]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][12]_i_1 
       (.I0(alu_add[12]),
        .I1(p_0_in121_in),
        .I2(next_pc[12]),
        .O(\execute_engine[pc] [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][13]_i_1 
       (.I0(alu_add[13]),
        .I1(p_0_in121_in),
        .I2(next_pc[13]),
        .O(\execute_engine[pc] [13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][14]_i_1 
       (.I0(alu_add[14]),
        .I1(p_0_in121_in),
        .I2(next_pc[14]),
        .O(\execute_engine[pc] [14]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][15]_i_1 
       (.I0(alu_add[15]),
        .I1(p_0_in121_in),
        .I2(next_pc[15]),
        .O(\execute_engine[pc] [15]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][16]_i_1 
       (.I0(alu_add[16]),
        .I1(p_0_in121_in),
        .I2(next_pc[16]),
        .O(\execute_engine[pc] [16]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][17]_i_1 
       (.I0(alu_add[17]),
        .I1(p_0_in121_in),
        .I2(next_pc[17]),
        .O(\execute_engine[pc] [17]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][18]_i_1 
       (.I0(alu_add[18]),
        .I1(p_0_in121_in),
        .I2(next_pc[18]),
        .O(\execute_engine[pc] [18]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][19]_i_1 
       (.I0(alu_add[19]),
        .I1(p_0_in121_in),
        .I2(next_pc[19]),
        .O(\execute_engine[pc] [19]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][1]_i_1 
       (.I0(alu_add[1]),
        .I1(p_0_in121_in),
        .I2(next_pc[1]),
        .O(\execute_engine[pc] [1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][20]_i_1 
       (.I0(alu_add[20]),
        .I1(p_0_in121_in),
        .I2(next_pc[20]),
        .O(\execute_engine[pc] [20]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][21]_i_1 
       (.I0(alu_add[21]),
        .I1(p_0_in121_in),
        .I2(next_pc[21]),
        .O(\execute_engine[pc] [21]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][22]_i_1 
       (.I0(alu_add[22]),
        .I1(p_0_in121_in),
        .I2(next_pc[22]),
        .O(\execute_engine[pc] [22]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][23]_i_1 
       (.I0(alu_add[23]),
        .I1(p_0_in121_in),
        .I2(next_pc[23]),
        .O(\execute_engine[pc] [23]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][24]_i_1 
       (.I0(alu_add[24]),
        .I1(p_0_in121_in),
        .I2(next_pc[24]),
        .O(\execute_engine[pc] [24]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][25]_i_1 
       (.I0(alu_add[25]),
        .I1(p_0_in121_in),
        .I2(next_pc[25]),
        .O(\execute_engine[pc] [25]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][26]_i_1 
       (.I0(alu_add[26]),
        .I1(p_0_in121_in),
        .I2(next_pc[26]),
        .O(\execute_engine[pc] [26]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][27]_i_1 
       (.I0(alu_add[27]),
        .I1(p_0_in121_in),
        .I2(next_pc[27]),
        .O(\execute_engine[pc] [27]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][28]_i_1 
       (.I0(alu_add[28]),
        .I1(p_0_in121_in),
        .I2(next_pc[28]),
        .O(\execute_engine[pc] [28]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][29]_i_1 
       (.I0(alu_add[29]),
        .I1(p_0_in121_in),
        .I2(next_pc[29]),
        .O(\execute_engine[pc] [29]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][2]_i_1 
       (.I0(alu_add[2]),
        .I1(p_0_in121_in),
        .I2(next_pc[2]),
        .O(\execute_engine[pc] [2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][30]_i_1 
       (.I0(alu_add[30]),
        .I1(p_0_in121_in),
        .I2(next_pc[30]),
        .O(\execute_engine[pc] [30]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][31]_i_2 
       (.I0(alu_add[31]),
        .I1(p_0_in121_in),
        .I2(next_pc[31]),
        .O(\execute_engine[pc] [31]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][3]_i_1 
       (.I0(alu_add[3]),
        .I1(p_0_in121_in),
        .I2(next_pc[3]),
        .O(\execute_engine[pc] [3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][4]_i_1 
       (.I0(alu_add[4]),
        .I1(p_0_in121_in),
        .I2(next_pc[4]),
        .O(\execute_engine[pc] [4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][5]_i_1 
       (.I0(alu_add[5]),
        .I1(p_0_in121_in),
        .I2(next_pc[5]),
        .O(\execute_engine[pc] [5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][6]_i_1 
       (.I0(alu_add[6]),
        .I1(p_0_in121_in),
        .I2(next_pc[6]),
        .O(\execute_engine[pc] [6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][7]_i_1 
       (.I0(alu_add[7]),
        .I1(p_0_in121_in),
        .I2(next_pc[7]),
        .O(\execute_engine[pc] [7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][8]_i_1 
       (.I0(alu_add[8]),
        .I1(p_0_in121_in),
        .I2(next_pc[8]),
        .O(\execute_engine[pc] [8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[pc][9]_i_1 
       (.I0(alu_add[9]),
        .I1(p_0_in121_in),
        .I2(next_pc[9]),
        .O(\execute_engine[pc] [9]));
  FDCE \execute_engine_reg[ir][0] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [0]),
        .Q(\ctrl[ir_opcode] [0]));
  FDCE \execute_engine_reg[ir][10] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [10]),
        .Q(\ctrl[rf_rd] [3]));
  FDCE \execute_engine_reg[ir][11] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [11]),
        .Q(\ctrl[rf_rd] [4]));
  FDCE \execute_engine_reg[ir][12] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [12]),
        .Q(\execute_engine_reg[ir][24]_0 [0]));
  FDCE \execute_engine_reg[ir][13] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [13]),
        .Q(\execute_engine_reg[ir][24]_0 [1]));
  FDCE \execute_engine_reg[ir][14] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [14]),
        .Q(\execute_engine_reg[ir][24]_0 [2]));
  FDCE \execute_engine_reg[ir][15] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [15]),
        .Q(\ctrl[rf_rs1] [0]));
  FDCE \execute_engine_reg[ir][16] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [0]),
        .Q(\ctrl[rf_rs1] [1]));
  FDCE \execute_engine_reg[ir][17] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [1]),
        .Q(\ctrl[rf_rs1] [2]));
  FDCE \execute_engine_reg[ir][18] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [2]),
        .Q(\ctrl[rf_rs1] [3]));
  FDCE \execute_engine_reg[ir][19] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [3]),
        .Q(\ctrl[rf_rs1] [4]));
  FDCE \execute_engine_reg[ir][1] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [1]),
        .Q(\ctrl[ir_opcode] [1]));
  FDCE \execute_engine_reg[ir][20] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [4]),
        .Q(\execute_engine_reg[ir][24]_0 [3]));
  FDCE \execute_engine_reg[ir][21] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [5]),
        .Q(\execute_engine_reg[ir][24]_0 [4]));
  FDCE \execute_engine_reg[ir][22] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [6]),
        .Q(\execute_engine_reg[ir][24]_0 [5]));
  FDCE \execute_engine_reg[ir][23] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [7]),
        .Q(\execute_engine_reg[ir][24]_0 [6]));
  FDCE \execute_engine_reg[ir][24] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [8]),
        .Q(\execute_engine_reg[ir][24]_0 [7]));
  FDCE \execute_engine_reg[ir][25] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [9]),
        .Q(xcsr_addr[5]));
  FDCE \execute_engine_reg[ir][26] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [10]),
        .Q(xcsr_addr[6]));
  FDCE \execute_engine_reg[ir][27] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [11]),
        .Q(xcsr_addr[7]));
  FDCE \execute_engine_reg[ir][28] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [12]),
        .Q(xcsr_addr[8]));
  FDCE \execute_engine_reg[ir][29] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [13]),
        .Q(xcsr_addr[9]));
  FDCE \execute_engine_reg[ir][2] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [2]),
        .Q(\ctrl[ir_opcode] [2]));
  FDCE \execute_engine_reg[ir][30] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [14]),
        .Q(xcsr_addr[10]));
  FDCE \execute_engine_reg[ir][31] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][1]_11 [15]),
        .Q(xcsr_addr[11]));
  FDCE \execute_engine_reg[ir][3] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [3]),
        .Q(\ctrl[ir_opcode] [3]));
  FDCE \execute_engine_reg[ir][4] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [4]),
        .Q(\ctrl[ir_opcode] [4]));
  FDCE \execute_engine_reg[ir][5] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [5]),
        .Q(\ctrl[ir_opcode] [5]));
  FDCE \execute_engine_reg[ir][6] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [6]),
        .Q(\ctrl[ir_opcode] [6]));
  FDCE \execute_engine_reg[ir][7] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [7]),
        .Q(\ctrl[rf_rd] [0]));
  FDCE \execute_engine_reg[ir][8] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [8]),
        .Q(\ctrl[rf_rd] [1]));
  FDCE \execute_engine_reg[ir][9] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\ipb[rdata][0]__0 [9]),
        .Q(\ctrl[rf_rd] [2]));
  FDCE \execute_engine_reg[next_pc][10] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][10]_i_1_n_0 ),
        .Q(next_pc[10]));
  FDCE \execute_engine_reg[next_pc][11] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][11]_i_1_n_0 ),
        .Q(next_pc[11]));
  FDCE \execute_engine_reg[next_pc][12] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][12]_i_1_n_0 ),
        .Q(next_pc[12]));
  FDCE \execute_engine_reg[next_pc][13] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][13]_i_1_n_0 ),
        .Q(next_pc[13]));
  FDPE \execute_engine_reg[next_pc][14] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][14]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[14]));
  FDPE \execute_engine_reg[next_pc][15] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][15]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[15]));
  FDPE \execute_engine_reg[next_pc][16] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][16]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[16]));
  FDPE \execute_engine_reg[next_pc][17] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][17]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[17]));
  FDPE \execute_engine_reg[next_pc][18] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][18]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[18]));
  FDPE \execute_engine_reg[next_pc][19] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][19]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[19]));
  FDCE \execute_engine_reg[next_pc][1] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][1]_i_1_n_0 ),
        .Q(next_pc[1]));
  FDPE \execute_engine_reg[next_pc][20] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][20]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[20]));
  FDPE \execute_engine_reg[next_pc][21] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][21]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[21]));
  FDPE \execute_engine_reg[next_pc][22] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][22]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[22]));
  FDPE \execute_engine_reg[next_pc][23] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][23]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[23]));
  FDPE \execute_engine_reg[next_pc][24] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][24]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[24]));
  FDPE \execute_engine_reg[next_pc][25] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][25]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[25]));
  FDPE \execute_engine_reg[next_pc][26] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][26]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[26]));
  FDPE \execute_engine_reg[next_pc][27] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][27]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[27]));
  FDPE \execute_engine_reg[next_pc][28] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][28]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[28]));
  FDPE \execute_engine_reg[next_pc][29] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][29]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[29]));
  FDCE \execute_engine_reg[next_pc][2] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][2]_i_1_n_0 ),
        .Q(next_pc[2]));
  FDPE \execute_engine_reg[next_pc][30] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][30]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[30]));
  FDPE \execute_engine_reg[next_pc][31] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine[next_pc][31]_i_2_n_0 ),
        .PRE(rstn_sys),
        .Q(next_pc[31]));
  FDCE \execute_engine_reg[next_pc][3] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][3]_i_1_n_0 ),
        .Q(next_pc[3]));
  FDCE \execute_engine_reg[next_pc][4] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][4]_i_1_n_0 ),
        .Q(next_pc[4]));
  FDCE \execute_engine_reg[next_pc][5] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][5]_i_1_n_0 ),
        .Q(next_pc[5]));
  FDCE \execute_engine_reg[next_pc][6] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][6]_i_1_n_0 ),
        .Q(next_pc[6]));
  FDCE \execute_engine_reg[next_pc][7] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][7]_i_1_n_0 ),
        .Q(next_pc[7]));
  FDCE \execute_engine_reg[next_pc][8] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][8]_i_1_n_0 ),
        .Q(next_pc[8]));
  FDCE \execute_engine_reg[next_pc][9] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][9]_i_1_n_0 ),
        .Q(next_pc[9]));
  FDCE \execute_engine_reg[pc][10] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [10]),
        .Q(curr_pc[10]));
  FDCE \execute_engine_reg[pc][11] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [11]),
        .Q(curr_pc[11]));
  FDCE \execute_engine_reg[pc][12] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [12]),
        .Q(curr_pc[12]));
  FDCE \execute_engine_reg[pc][13] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [13]),
        .Q(curr_pc[13]));
  FDPE \execute_engine_reg[pc][14] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [14]),
        .PRE(rstn_sys),
        .Q(curr_pc[14]));
  FDPE \execute_engine_reg[pc][15] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [15]),
        .PRE(rstn_sys),
        .Q(curr_pc[15]));
  FDPE \execute_engine_reg[pc][16] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [16]),
        .PRE(rstn_sys),
        .Q(curr_pc[16]));
  FDPE \execute_engine_reg[pc][17] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [17]),
        .PRE(rstn_sys),
        .Q(curr_pc[17]));
  FDPE \execute_engine_reg[pc][18] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [18]),
        .PRE(rstn_sys),
        .Q(curr_pc[18]));
  FDPE \execute_engine_reg[pc][19] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [19]),
        .PRE(rstn_sys),
        .Q(curr_pc[19]));
  FDCE \execute_engine_reg[pc][1] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [1]),
        .Q(curr_pc[1]));
  FDPE \execute_engine_reg[pc][20] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [20]),
        .PRE(rstn_sys),
        .Q(curr_pc[20]));
  FDPE \execute_engine_reg[pc][21] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [21]),
        .PRE(rstn_sys),
        .Q(curr_pc[21]));
  FDPE \execute_engine_reg[pc][22] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [22]),
        .PRE(rstn_sys),
        .Q(curr_pc[22]));
  FDPE \execute_engine_reg[pc][23] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [23]),
        .PRE(rstn_sys),
        .Q(curr_pc[23]));
  FDPE \execute_engine_reg[pc][24] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [24]),
        .PRE(rstn_sys),
        .Q(curr_pc[24]));
  FDPE \execute_engine_reg[pc][25] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [25]),
        .PRE(rstn_sys),
        .Q(curr_pc[25]));
  FDPE \execute_engine_reg[pc][26] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [26]),
        .PRE(rstn_sys),
        .Q(curr_pc[26]));
  FDPE \execute_engine_reg[pc][27] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [27]),
        .PRE(rstn_sys),
        .Q(curr_pc[27]));
  FDPE \execute_engine_reg[pc][28] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [28]),
        .PRE(rstn_sys),
        .Q(curr_pc[28]));
  FDPE \execute_engine_reg[pc][29] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [29]),
        .PRE(rstn_sys),
        .Q(curr_pc[29]));
  FDCE \execute_engine_reg[pc][2] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [2]),
        .Q(curr_pc[2]));
  FDPE \execute_engine_reg[pc][30] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [30]),
        .PRE(rstn_sys),
        .Q(curr_pc[30]));
  FDPE \execute_engine_reg[pc][31] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine[pc] [31]),
        .PRE(rstn_sys),
        .Q(curr_pc[31]));
  FDCE \execute_engine_reg[pc][3] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [3]),
        .Q(curr_pc[3]));
  FDCE \execute_engine_reg[pc][4] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [4]),
        .Q(curr_pc[4]));
  FDCE \execute_engine_reg[pc][5] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [5]),
        .Q(curr_pc[5]));
  FDCE \execute_engine_reg[pc][6] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [6]),
        .Q(curr_pc[6]));
  FDCE \execute_engine_reg[pc][7] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [7]),
        .Q(curr_pc[7]));
  FDCE \execute_engine_reg[pc][8] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [8]),
        .Q(curr_pc[8]));
  FDCE \execute_engine_reg[pc][9] 
       (.C(m_axi_aclk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine[pc] [9]),
        .Q(curr_pc[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][10]_i_1 
       (.I0(curr_pc[10]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[8]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][11]_i_1 
       (.I0(curr_pc[11]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[9]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][12]_i_1 
       (.I0(curr_pc[12]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[10]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][13]_i_1 
       (.I0(curr_pc[13]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[11]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][14]_i_1 
       (.I0(curr_pc[14]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[12]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][15]_i_1 
       (.I0(curr_pc[15]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[13]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][16]_i_1 
       (.I0(curr_pc[16]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[14]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][17]_i_1 
       (.I0(curr_pc[17]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[15]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][18]_i_1 
       (.I0(curr_pc[18]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[16]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][19]_i_1 
       (.I0(curr_pc[19]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[17]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][20]_i_1 
       (.I0(curr_pc[20]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[18]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][21]_i_1 
       (.I0(curr_pc[21]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[19]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][22]_i_1 
       (.I0(curr_pc[22]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[20]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][23]_i_1 
       (.I0(curr_pc[23]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[21]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][24]_i_1 
       (.I0(curr_pc[24]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[22]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][25]_i_1 
       (.I0(curr_pc[25]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[23]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][26]_i_1 
       (.I0(curr_pc[26]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[24]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][27]_i_1 
       (.I0(curr_pc[27]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[25]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][28]_i_1 
       (.I0(curr_pc[28]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[26]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][29]_i_1 
       (.I0(curr_pc[29]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[27]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \fetch_engine[pc][2]_i_1 
       (.I0(curr_pc[2]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(Q[0]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][30]_i_1 
       (.I0(curr_pc[30]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[28]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fetch_engine[pc][31]_i_1 
       (.I0(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I1(\prefetch_buffer[1].prefetch_buffer_inst_n_1 ),
        .O(\fetch_engine[pc] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][31]_i_2 
       (.I0(curr_pc[31]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[29]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][3]_i_1 
       (.I0(curr_pc[3]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[1]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][4]_i_1 
       (.I0(curr_pc[4]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[2]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][5]_i_1 
       (.I0(curr_pc[5]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[3]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][6]_i_1 
       (.I0(curr_pc[6]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[4]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][7]_i_1 
       (.I0(curr_pc[7]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[5]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][8]_i_1 
       (.I0(curr_pc[8]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[6]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fetch_engine[pc][9]_i_1 
       (.I0(curr_pc[9]),
        .I1(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I2(in5[7]),
        .I3(p_0_in135_in),
        .O(\fetch_engine[pc][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h0000FFEA)) 
    \fetch_engine[restart]_i_1 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][1] ),
        .I1(\fetch_engine[reset]0__0 ),
        .I2(p_0_in121_in),
        .I3(\fetch_engine_reg[restart]__0 ),
        .I4(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .O(\fetch_engine[restart]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fetch_engine[unaligned]_i_1 
       (.I0(\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .I1(curr_pc[1]),
        .O(\fetch_engine[unaligned]_i_1_n_0 ));
  FDCE \fetch_engine_reg[pc][10] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][10]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \fetch_engine_reg[pc][11] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][11]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \fetch_engine_reg[pc][12] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][12]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \fetch_engine_reg[pc][13] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][13]_i_1_n_0 ),
        .Q(Q[7]));
  FDPE \fetch_engine_reg[pc][14] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][14]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[8]));
  FDPE \fetch_engine_reg[pc][15] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][15]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[9]));
  FDPE \fetch_engine_reg[pc][16] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][16]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[10]));
  FDPE \fetch_engine_reg[pc][17] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][17]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[11]));
  FDPE \fetch_engine_reg[pc][18] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][18]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[12]));
  FDPE \fetch_engine_reg[pc][19] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][19]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[13]));
  FDPE \fetch_engine_reg[pc][20] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][20]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[14]));
  FDPE \fetch_engine_reg[pc][21] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][21]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[15]));
  FDPE \fetch_engine_reg[pc][22] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][22]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[16]));
  FDPE \fetch_engine_reg[pc][23] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][23]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[17]));
  FDPE \fetch_engine_reg[pc][24] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][24]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[18]));
  FDPE \fetch_engine_reg[pc][25] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][25]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[19]));
  FDPE \fetch_engine_reg[pc][26] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][26]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\cpu_i_req[addr] [26]));
  FDPE \fetch_engine_reg[pc][27] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][27]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\cpu_i_req[addr] [27]));
  FDPE \fetch_engine_reg[pc][28] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][28]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\cpu_i_req[addr] [28]));
  FDPE \fetch_engine_reg[pc][29] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][29]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\cpu_i_req[addr] [29]));
  FDCE \fetch_engine_reg[pc][2] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][2]_i_1_n_0 ),
        .Q(Q[0]));
  FDPE \fetch_engine_reg[pc][30] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][30]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\cpu_i_req[addr] [30]));
  FDPE \fetch_engine_reg[pc][31] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][31]_i_2_n_0 ),
        .PRE(rstn_sys),
        .Q(Q[20]));
  FDCE \fetch_engine_reg[pc][3] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][3]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \fetch_engine_reg[pc][4] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][4]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [4]));
  FDCE \fetch_engine_reg[pc][5] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][5]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [5]));
  FDCE \fetch_engine_reg[pc][6] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][6]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [6]));
  FDCE \fetch_engine_reg[pc][7] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][7]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [7]));
  FDCE \fetch_engine_reg[pc][8] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][8]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \fetch_engine_reg[pc][9] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][9]_i_1_n_0 ),
        .Q(Q[3]));
  FDPE \fetch_engine_reg[restart] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fetch_engine[restart]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[restart]__0 ));
  FDCE \fetch_engine_reg[unaligned] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[unaligned]_i_1_n_0 ),
        .Q(\fetch_engine_reg[unaligned_n_0_] ));
  LUT6 #(
    .INIT(64'hFCFCFCDCDCECFCEC)) 
    \imm_o[0]_i_1 
       (.I0(\ctrl[ir_opcode] [2]),
        .I1(\imm_o[0]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir][24]_0 [3]),
        .I3(\ctrl[ir_opcode] [3]),
        .I4(\ctrl[ir_opcode] [6]),
        .I5(\ctrl[ir_opcode] [4]),
        .O(\imm_o[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0030113000300030)) 
    \imm_o[0]_i_2 
       (.I0(\imm_o[0]_i_3_n_0 ),
        .I1(\ctrl[ir_opcode] [4]),
        .I2(\execute_engine_reg[ir][24]_0 [3]),
        .I3(\ctrl[ir_opcode] [5]),
        .I4(\ctrl[ir_opcode] [6]),
        .I5(\ctrl[rf_rd] [0]),
        .O(\imm_o[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \imm_o[0]_i_3 
       (.I0(\ctrl[ir_opcode] [2]),
        .I1(\ctrl[ir_opcode] [3]),
        .O(\imm_o[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \imm_o[10]_i_1 
       (.I0(\ctrl[ir_opcode] [2]),
        .I1(\ctrl[ir_opcode] [4]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [6]),
        .O(\imm_o[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \imm_o[11]_i_1 
       (.I0(xcsr_addr[11]),
        .I1(\ctrl[ir_opcode] [3]),
        .I2(\execute_engine_reg[ir][24]_0 [3]),
        .I3(\ctrl[ir_opcode] [4]),
        .I4(\imm_o[11]_i_2_n_0 ),
        .I5(\imm_o[11]_i_3_n_0 ),
        .O(\imm_o[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h02A20202)) 
    \imm_o[11]_i_2 
       (.I0(\ctrl[ir_opcode] [2]),
        .I1(\ctrl[ir_opcode] [3]),
        .I2(\ctrl[ir_opcode] [6]),
        .I3(\ctrl[ir_opcode] [4]),
        .I4(\ctrl[ir_opcode] [5]),
        .O(\imm_o[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    \imm_o[11]_i_3 
       (.I0(xcsr_addr[11]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [5]),
        .I3(\ctrl[ir_opcode] [3]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(\ctrl[rf_rd] [0]),
        .O(\imm_o[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[12]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(xcsr_addr[11]),
        .O(\imm_o[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[13]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(xcsr_addr[11]),
        .O(\imm_o[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[14]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [2]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(xcsr_addr[11]),
        .O(\imm_o[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(xcsr_addr[11]),
        .O(\imm_o[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(xcsr_addr[11]),
        .O(\imm_o[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(xcsr_addr[11]),
        .O(\imm_o[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(xcsr_addr[11]),
        .O(\imm_o[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(xcsr_addr[11]),
        .O(\imm_o[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h08200020)) 
    \imm_o[19]_i_2 
       (.I0(\ctrl[ir_opcode] [2]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [4]),
        .I3(\ctrl[ir_opcode] [3]),
        .I4(\ctrl[ir_opcode] [5]),
        .O(\imm_o[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[1]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [4]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\ctrl[ir_opcode] [2]),
        .O(\imm_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \imm_o[20]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [3]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [2]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(xcsr_addr[11]),
        .O(\imm_o[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \imm_o[21]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [4]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [2]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(xcsr_addr[11]),
        .O(\imm_o[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \imm_o[22]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [5]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [2]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(xcsr_addr[11]),
        .O(\imm_o[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \imm_o[23]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [6]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [2]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(xcsr_addr[11]),
        .O(\imm_o[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \imm_o[24]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [7]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [2]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(xcsr_addr[11]),
        .O(\imm_o[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \imm_o[25]_i_1 
       (.I0(xcsr_addr[5]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [2]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(xcsr_addr[11]),
        .O(\imm_o[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \imm_o[26]_i_1 
       (.I0(xcsr_addr[6]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [2]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(xcsr_addr[11]),
        .O(\imm_o[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \imm_o[27]_i_1 
       (.I0(xcsr_addr[7]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [2]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(xcsr_addr[11]),
        .O(\imm_o[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \imm_o[28]_i_1 
       (.I0(xcsr_addr[8]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [2]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(xcsr_addr[11]),
        .O(\imm_o[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \imm_o[29]_i_1 
       (.I0(xcsr_addr[9]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [2]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(xcsr_addr[11]),
        .O(\imm_o[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[2]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [5]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\ctrl[ir_opcode] [2]),
        .O(\imm_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \imm_o[30]_i_1 
       (.I0(xcsr_addr[10]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [2]),
        .I4(\ctrl[ir_opcode] [4]),
        .I5(xcsr_addr[11]),
        .O(\imm_o[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[3]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [6]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\ctrl[ir_opcode] [2]),
        .O(\imm_o[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[4]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [7]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\ctrl[ir_opcode] [2]),
        .O(\imm_o[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hEFEFFAFF)) 
    \imm_o[4]_i_2 
       (.I0(\ctrl[ir_opcode] [3]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [4]),
        .I3(\ctrl[ir_opcode] [5]),
        .I4(\ctrl[ir_opcode] [2]),
        .O(\imm_o[4]_i_2_n_0 ));
  FDRE \imm_o_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[0]_i_1_n_0 ),
        .Q(imm[0]),
        .R(1'b0));
  FDRE \imm_o_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(xcsr_addr[10]),
        .Q(imm[10]),
        .R(\imm_o[10]_i_1_n_0 ));
  FDRE \imm_o_reg[11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[11]_i_1_n_0 ),
        .Q(imm[11]),
        .R(1'b0));
  FDRE \imm_o_reg[12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[12]_i_1_n_0 ),
        .Q(imm[12]),
        .R(1'b0));
  FDRE \imm_o_reg[13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[13]_i_1_n_0 ),
        .Q(imm[13]),
        .R(1'b0));
  FDRE \imm_o_reg[14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[14]_i_1_n_0 ),
        .Q(imm[14]),
        .R(1'b0));
  FDRE \imm_o_reg[15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[15]_i_1_n_0 ),
        .Q(imm[15]),
        .R(1'b0));
  FDRE \imm_o_reg[16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[16]_i_1_n_0 ),
        .Q(imm[16]),
        .R(1'b0));
  FDRE \imm_o_reg[17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[17]_i_1_n_0 ),
        .Q(imm[17]),
        .R(1'b0));
  FDRE \imm_o_reg[18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[18]_i_1_n_0 ),
        .Q(imm[18]),
        .R(1'b0));
  FDRE \imm_o_reg[19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[19]_i_1_n_0 ),
        .Q(imm[19]),
        .R(1'b0));
  FDRE \imm_o_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[1]_i_1_n_0 ),
        .Q(imm[1]),
        .R(1'b0));
  FDRE \imm_o_reg[20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[20]_i_1_n_0 ),
        .Q(imm[20]),
        .R(1'b0));
  FDRE \imm_o_reg[21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[21]_i_1_n_0 ),
        .Q(imm[21]),
        .R(1'b0));
  FDRE \imm_o_reg[22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[22]_i_1_n_0 ),
        .Q(imm[22]),
        .R(1'b0));
  FDRE \imm_o_reg[23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[23]_i_1_n_0 ),
        .Q(imm[23]),
        .R(1'b0));
  FDRE \imm_o_reg[24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[24]_i_1_n_0 ),
        .Q(imm[24]),
        .R(1'b0));
  FDRE \imm_o_reg[25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[25]_i_1_n_0 ),
        .Q(imm[25]),
        .R(1'b0));
  FDRE \imm_o_reg[26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[26]_i_1_n_0 ),
        .Q(imm[26]),
        .R(1'b0));
  FDRE \imm_o_reg[27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[27]_i_1_n_0 ),
        .Q(imm[27]),
        .R(1'b0));
  FDRE \imm_o_reg[28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[28]_i_1_n_0 ),
        .Q(imm[28]),
        .R(1'b0));
  FDRE \imm_o_reg[29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[29]_i_1_n_0 ),
        .Q(imm[29]),
        .R(1'b0));
  FDRE \imm_o_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[2]_i_1_n_0 ),
        .Q(imm[2]),
        .R(1'b0));
  FDRE \imm_o_reg[30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[30]_i_1_n_0 ),
        .Q(imm[30]),
        .R(1'b0));
  FDRE \imm_o_reg[31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(xcsr_addr[11]),
        .Q(imm[31]),
        .R(1'b0));
  FDRE \imm_o_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[3]_i_1_n_0 ),
        .Q(imm[3]),
        .R(1'b0));
  FDRE \imm_o_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\imm_o[4]_i_1_n_0 ),
        .Q(imm[4]),
        .R(1'b0));
  FDRE \imm_o_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(xcsr_addr[5]),
        .Q(imm[5]),
        .R(\imm_o[10]_i_1_n_0 ));
  FDRE \imm_o_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(xcsr_addr[6]),
        .Q(imm[6]),
        .R(\imm_o[10]_i_1_n_0 ));
  FDRE \imm_o_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(xcsr_addr[7]),
        .Q(imm[7]),
        .R(\imm_o[10]_i_1_n_0 ));
  FDRE \imm_o_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(xcsr_addr[8]),
        .Q(imm[8]),
        .R(\imm_o[10]_i_1_n_0 ));
  FDRE \imm_o_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(xcsr_addr[9]),
        .Q(imm[9]),
        .R(\imm_o[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[11]_i_10 
       (.I0(imm[11]),
        .I1(DOBDO[11]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [11]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[11]_i_11 
       (.I0(imm[10]),
        .I1(DOBDO[10]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[11]_i_12 
       (.I0(imm[9]),
        .I1(DOBDO[9]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [9]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[11]_i_13 
       (.I0(imm[8]),
        .I1(DOBDO[8]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [8]));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[11]_i_2 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[11]),
        .I3(imm[11]),
        .O(\mar[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[11]_i_3 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[10]),
        .I3(imm[10]),
        .O(\mar[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[11]_i_4 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[9]),
        .I3(imm[9]),
        .O(\mar[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[11]_i_5 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[8]),
        .I3(imm[8]),
        .O(\mar[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[11]_i_6 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [11]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[11]),
        .I4(curr_pc[11]),
        .O(\mar[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[11]_i_7 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [10]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[10]),
        .I4(curr_pc[10]),
        .O(\mar[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[11]_i_8 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [9]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[9]),
        .I4(curr_pc[9]),
        .O(\mar[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[11]_i_9 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [8]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[8]),
        .I4(curr_pc[8]),
        .O(\mar[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[15]_i_10 
       (.I0(imm[15]),
        .I1(DOBDO[15]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [15]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[15]_i_11 
       (.I0(imm[14]),
        .I1(DOBDO[14]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [14]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[15]_i_12 
       (.I0(imm[13]),
        .I1(DOBDO[13]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [13]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[15]_i_13 
       (.I0(imm[12]),
        .I1(DOBDO[12]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [12]));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[15]_i_2 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[15]),
        .I3(imm[15]),
        .O(\mar[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[15]_i_3 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[14]),
        .I3(imm[14]),
        .O(\mar[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[15]_i_4 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[13]),
        .I3(imm[13]),
        .O(\mar[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[15]_i_5 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[12]),
        .I3(imm[12]),
        .O(\mar[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[15]_i_6 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [15]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[15]),
        .I4(curr_pc[15]),
        .O(\mar[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[15]_i_7 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [14]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[14]),
        .I4(curr_pc[14]),
        .O(\mar[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[15]_i_8 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [13]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[13]),
        .I4(curr_pc[13]),
        .O(\mar[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[15]_i_9 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [12]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[12]),
        .I4(curr_pc[12]),
        .O(\mar[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[19]_i_10 
       (.I0(imm[19]),
        .I1(DOBDO[19]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [19]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[19]_i_11 
       (.I0(imm[18]),
        .I1(DOBDO[18]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [18]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[19]_i_12 
       (.I0(imm[17]),
        .I1(DOBDO[17]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [17]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[19]_i_13 
       (.I0(imm[16]),
        .I1(DOBDO[16]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [16]));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[19]_i_2 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[19]),
        .I3(imm[19]),
        .O(\mar[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[19]_i_3 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[18]),
        .I3(imm[18]),
        .O(\mar[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[19]_i_4 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[17]),
        .I3(imm[17]),
        .O(\mar[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[19]_i_5 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[16]),
        .I3(imm[16]),
        .O(\mar[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[19]_i_6 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [19]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[19]),
        .I4(curr_pc[19]),
        .O(\mar[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[19]_i_7 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [18]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[18]),
        .I4(curr_pc[18]),
        .O(\mar[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[19]_i_8 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [17]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[17]),
        .I4(curr_pc[17]),
        .O(\mar[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[19]_i_9 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [16]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[16]),
        .I4(curr_pc[16]),
        .O(\mar[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[23]_i_10 
       (.I0(imm[23]),
        .I1(DOBDO[23]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [23]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[23]_i_11 
       (.I0(imm[22]),
        .I1(DOBDO[22]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [22]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[23]_i_12 
       (.I0(imm[21]),
        .I1(DOBDO[21]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [21]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[23]_i_13 
       (.I0(imm[20]),
        .I1(DOBDO[20]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [20]));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[23]_i_2 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[23]),
        .I3(imm[23]),
        .O(\mar[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[23]_i_3 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[22]),
        .I3(imm[22]),
        .O(\mar[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[23]_i_4 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[21]),
        .I3(imm[21]),
        .O(\mar[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[23]_i_5 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[20]),
        .I3(imm[20]),
        .O(\mar[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[23]_i_6 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [23]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[23]),
        .I4(curr_pc[23]),
        .O(\mar[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[23]_i_7 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [22]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[22]),
        .I4(curr_pc[22]),
        .O(\mar[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[23]_i_8 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [21]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[21]),
        .I4(curr_pc[21]),
        .O(\mar[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[23]_i_9 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [20]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[20]),
        .I4(curr_pc[20]),
        .O(\mar[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[27]_i_10 
       (.I0(imm[27]),
        .I1(DOBDO[27]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [27]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[27]_i_11 
       (.I0(imm[26]),
        .I1(DOBDO[26]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [26]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[27]_i_12 
       (.I0(imm[25]),
        .I1(DOBDO[25]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [25]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[27]_i_13 
       (.I0(imm[24]),
        .I1(DOBDO[24]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [24]));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[27]_i_2 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[27]),
        .I3(imm[27]),
        .O(\mar[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[27]_i_3 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[26]),
        .I3(imm[26]),
        .O(\mar[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[27]_i_4 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[25]),
        .I3(imm[25]),
        .O(\mar[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[27]_i_5 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[24]),
        .I3(imm[24]),
        .O(\mar[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[27]_i_6 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [27]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[27]),
        .I4(curr_pc[27]),
        .O(\mar[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[27]_i_7 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [26]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[26]),
        .I4(curr_pc[26]),
        .O(\mar[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[27]_i_8 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [25]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[25]),
        .I4(curr_pc[25]),
        .O(\mar[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[27]_i_9 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [24]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[24]),
        .I4(curr_pc[24]),
        .O(\mar[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[31]_i_10 
       (.I0(imm[31]),
        .I1(DOBDO[31]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [31]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[31]_i_11 
       (.I0(imm[30]),
        .I1(DOBDO[30]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [30]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[31]_i_12 
       (.I0(imm[29]),
        .I1(DOBDO[29]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [29]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[31]_i_13 
       (.I0(imm[28]),
        .I1(DOBDO[28]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [28]));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[31]_i_2 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[31]),
        .I3(imm[31]),
        .O(\mar[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[31]_i_3 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[30]),
        .I3(imm[30]),
        .O(\mar[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[31]_i_4 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[29]),
        .I3(imm[29]),
        .O(\mar[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[31]_i_5 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[28]),
        .I3(imm[28]),
        .O(\mar[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[31]_i_6 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [31]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[31]),
        .I4(curr_pc[31]),
        .O(\mar[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[31]_i_7 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [30]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[30]),
        .I4(curr_pc[30]),
        .O(\mar[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[31]_i_8 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [29]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[29]),
        .I4(curr_pc[29]),
        .O(\mar[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[31]_i_9 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [28]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[28]),
        .I4(curr_pc[28]),
        .O(\mar[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[3]_i_10 
       (.I0(imm[1]),
        .I1(DOBDO[1]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [1]));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[3]_i_3 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[3]),
        .I3(imm[3]),
        .O(\mar[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[3]_i_4 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[2]),
        .I3(imm[2]),
        .O(\mar[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[3]_i_5 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .I3(imm[1]),
        .O(\mar[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[3]_i_6 
       (.I0(\imm_o_reg[4]_0 [1]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[3]),
        .I4(curr_pc[3]),
        .O(\mar[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[3]_i_7 
       (.I0(\imm_o_reg[4]_0 [0]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[2]),
        .I4(curr_pc[2]),
        .O(\mar[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[3]_i_8 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [1]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[1]),
        .I4(curr_pc[1]),
        .O(\mar[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[3]_i_9 
       (.I0(imm[0]),
        .I1(DOBDO[0]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\mar[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[7]_i_10 
       (.I0(imm[7]),
        .I1(DOBDO[7]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[7]_i_11 
       (.I0(imm[6]),
        .I1(DOBDO[6]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mar[7]_i_12 
       (.I0(imm[5]),
        .I1(DOBDO[5]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [5]));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[7]_i_2 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[7]),
        .I3(imm[7]),
        .O(\mar[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[7]_i_3 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[6]),
        .I3(imm[6]),
        .O(\mar[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[7]_i_4 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[5]),
        .I3(imm[5]),
        .O(\mar[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \mar[7]_i_5 
       (.I0(\ctrl[alu_op] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[4]),
        .I3(imm[4]),
        .O(\mar[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[7]_i_6 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [7]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[7]),
        .I4(curr_pc[7]),
        .O(\mar[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[7]_i_7 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [6]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[6]),
        .I4(curr_pc[6]),
        .O(\mar[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[7]_i_8 
       (.I0(\neorv32_cpu_alu_inst/opb__95 [5]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[5]),
        .I4(curr_pc[5]),
        .O(\mar[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966966)) 
    \mar[7]_i_9 
       (.I0(\imm_o_reg[4]_0 [2]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_opa_mux] ),
        .I3(DOADO[4]),
        .I4(curr_pc[4]),
        .O(\mar[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[11]_i_1 
       (.CI(\mar_reg[7]_i_1_n_0 ),
        .CO({\mar_reg[11]_i_1_n_0 ,\mar_reg[11]_i_1_n_1 ,\mar_reg[11]_i_1_n_2 ,\mar_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mar[11]_i_2_n_0 ,\mar[11]_i_3_n_0 ,\mar[11]_i_4_n_0 ,\mar[11]_i_5_n_0 }),
        .O(alu_add[11:8]),
        .S({\mar[11]_i_6_n_0 ,\mar[11]_i_7_n_0 ,\mar[11]_i_8_n_0 ,\mar[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[15]_i_1 
       (.CI(\mar_reg[11]_i_1_n_0 ),
        .CO({\mar_reg[15]_i_1_n_0 ,\mar_reg[15]_i_1_n_1 ,\mar_reg[15]_i_1_n_2 ,\mar_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mar[15]_i_2_n_0 ,\mar[15]_i_3_n_0 ,\mar[15]_i_4_n_0 ,\mar[15]_i_5_n_0 }),
        .O(alu_add[15:12]),
        .S({\mar[15]_i_6_n_0 ,\mar[15]_i_7_n_0 ,\mar[15]_i_8_n_0 ,\mar[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[19]_i_1 
       (.CI(\mar_reg[15]_i_1_n_0 ),
        .CO({\mar_reg[19]_i_1_n_0 ,\mar_reg[19]_i_1_n_1 ,\mar_reg[19]_i_1_n_2 ,\mar_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mar[19]_i_2_n_0 ,\mar[19]_i_3_n_0 ,\mar[19]_i_4_n_0 ,\mar[19]_i_5_n_0 }),
        .O(alu_add[19:16]),
        .S({\mar[19]_i_6_n_0 ,\mar[19]_i_7_n_0 ,\mar[19]_i_8_n_0 ,\mar[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[23]_i_1 
       (.CI(\mar_reg[19]_i_1_n_0 ),
        .CO({\mar_reg[23]_i_1_n_0 ,\mar_reg[23]_i_1_n_1 ,\mar_reg[23]_i_1_n_2 ,\mar_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mar[23]_i_2_n_0 ,\mar[23]_i_3_n_0 ,\mar[23]_i_4_n_0 ,\mar[23]_i_5_n_0 }),
        .O(alu_add[23:20]),
        .S({\mar[23]_i_6_n_0 ,\mar[23]_i_7_n_0 ,\mar[23]_i_8_n_0 ,\mar[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[27]_i_1 
       (.CI(\mar_reg[23]_i_1_n_0 ),
        .CO({\mar_reg[27]_i_1_n_0 ,\mar_reg[27]_i_1_n_1 ,\mar_reg[27]_i_1_n_2 ,\mar_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mar[27]_i_2_n_0 ,\mar[27]_i_3_n_0 ,\mar[27]_i_4_n_0 ,\mar[27]_i_5_n_0 }),
        .O(alu_add[27:24]),
        .S({\mar[27]_i_6_n_0 ,\mar[27]_i_7_n_0 ,\mar[27]_i_8_n_0 ,\mar[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[31]_i_1 
       (.CI(\mar_reg[27]_i_1_n_0 ),
        .CO({\mar_reg[31]_i_1_n_0 ,\mar_reg[31]_i_1_n_1 ,\mar_reg[31]_i_1_n_2 ,\mar_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mar[31]_i_2_n_0 ,\mar[31]_i_3_n_0 ,\mar[31]_i_4_n_0 ,\mar[31]_i_5_n_0 }),
        .O(alu_add[31:28]),
        .S({\mar[31]_i_6_n_0 ,\mar[31]_i_7_n_0 ,\mar[31]_i_8_n_0 ,\mar[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mar_reg[3]_i_1_n_0 ,\mar_reg[3]_i_1_n_1 ,\mar_reg[3]_i_1_n_2 ,\mar_reg[3]_i_1_n_3 }),
        .CYINIT(\mar_reg[3] ),
        .DI({\mar[3]_i_3_n_0 ,\mar[3]_i_4_n_0 ,\mar[3]_i_5_n_0 ,\ctrl[alu_op] [0]}),
        .O(alu_add[3:0]),
        .S({\mar[3]_i_6_n_0 ,\mar[3]_i_7_n_0 ,\mar[3]_i_8_n_0 ,\mar[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[7]_i_1 
       (.CI(\mar_reg[3]_i_1_n_0 ),
        .CO({\mar_reg[7]_i_1_n_0 ,\mar_reg[7]_i_1_n_1 ,\mar_reg[7]_i_1_n_2 ,\mar_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mar[7]_i_2_n_0 ,\mar[7]_i_3_n_0 ,\mar[7]_i_4_n_0 ,\mar[7]_i_5_n_0 }),
        .O(alu_add[7:4]),
        .S({\mar[7]_i_6_n_0 ,\mar[7]_i_7_n_0 ,\mar[7]_i_8_n_0 ,\mar[7]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFC88)) 
    misaligned_i_1
       (.I0(alu_add[1]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(alu_add[0]),
        .O(\execute_engine_reg[ir][13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \monitor[cnt][0]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][0] ),
        .I1(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \monitor[cnt][1]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][0] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \monitor[cnt][2]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][0] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\monitor_reg[cnt_n_0_][2] ),
        .I3(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \monitor[cnt][3]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][1] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][2] ),
        .I3(\monitor_reg[cnt_n_0_][3] ),
        .I4(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(plusOp[3]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \monitor[cnt][4]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][2] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor_reg[cnt_n_0_][3] ),
        .I4(\monitor_reg[cnt_n_0_][4] ),
        .I5(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(plusOp[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \monitor[cnt][5]_i_1 
       (.I0(\monitor[cnt][8]_i_2_n_0 ),
        .I1(\monitor_reg[cnt_n_0_][5] ),
        .I2(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \monitor[cnt][6]_i_1 
       (.I0(\monitor[cnt][8]_i_2_n_0 ),
        .I1(\monitor_reg[cnt_n_0_][5] ),
        .I2(\monitor_reg[cnt_n_0_][6] ),
        .I3(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \monitor[cnt][7]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][5] ),
        .I1(\monitor[cnt][8]_i_2_n_0 ),
        .I2(\monitor_reg[cnt_n_0_][6] ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .I4(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \monitor[cnt][8]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][6] ),
        .I1(\monitor[cnt][8]_i_2_n_0 ),
        .I2(\monitor_reg[cnt_n_0_][5] ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .I4(\monitor_reg[cnt_n_0_][8] ),
        .I5(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(plusOp[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \monitor[cnt][8]_i_2 
       (.I0(\monitor_reg[cnt_n_0_][4] ),
        .I1(\monitor_reg[cnt_n_0_][2] ),
        .I2(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .I3(\monitor_reg[cnt_n_0_][0] ),
        .I4(\monitor_reg[cnt_n_0_][1] ),
        .I5(\monitor_reg[cnt_n_0_][3] ),
        .O(\monitor[cnt][8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \monitor[cnt][9]_i_1 
       (.I0(\monitor[cnt][9]_i_2_n_0 ),
        .I1(\monitor_reg[cnt_n_0_][8] ),
        .I2(\monitor[exc] ),
        .I3(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(plusOp[9]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \monitor[cnt][9]_i_2 
       (.I0(\monitor_reg[cnt_n_0_][7] ),
        .I1(\monitor_reg[cnt_n_0_][5] ),
        .I2(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .I3(\monitor[cnt][8]_i_2_n_0 ),
        .I4(\monitor_reg[cnt_n_0_][6] ),
        .O(\monitor[cnt][9]_i_2_n_0 ));
  FDCE \monitor_reg[cnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(plusOp[0]),
        .Q(\monitor_reg[cnt_n_0_][0] ));
  FDCE \monitor_reg[cnt][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(plusOp[1]),
        .Q(\monitor_reg[cnt_n_0_][1] ));
  FDCE \monitor_reg[cnt][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(plusOp[2]),
        .Q(\monitor_reg[cnt_n_0_][2] ));
  FDCE \monitor_reg[cnt][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(plusOp[3]),
        .Q(\monitor_reg[cnt_n_0_][3] ));
  FDCE \monitor_reg[cnt][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(plusOp[4]),
        .Q(\monitor_reg[cnt_n_0_][4] ));
  FDCE \monitor_reg[cnt][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(plusOp[5]),
        .Q(\monitor_reg[cnt_n_0_][5] ));
  FDCE \monitor_reg[cnt][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(plusOp[6]),
        .Q(\monitor_reg[cnt_n_0_][6] ));
  FDCE \monitor_reg[cnt][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(plusOp[7]),
        .Q(\monitor_reg[cnt_n_0_][7] ));
  FDCE \monitor_reg[cnt][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(plusOp[8]),
        .Q(\monitor_reg[cnt_n_0_][8] ));
  FDCE \monitor_reg[cnt][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(plusOp[9]),
        .Q(\monitor[exc] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__2/i__carry_n_0 ,\plusOp_inferred__2/i__carry_n_1 ,\plusOp_inferred__2/i__carry_n_2 ,\plusOp_inferred__2/i__carry_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[4:1]),
        .S({\cpu_i_req[addr] [6:4],Q[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__2/i__carry__0 
       (.CI(\plusOp_inferred__2/i__carry_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__0_n_0 ,\plusOp_inferred__2/i__carry__0_n_1 ,\plusOp_inferred__2/i__carry__0_n_2 ,\plusOp_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[8:5]),
        .S({Q[4:2],\cpu_i_req[addr] [7]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__2/i__carry__1 
       (.CI(\plusOp_inferred__2/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__1_n_0 ,\plusOp_inferred__2/i__carry__1_n_1 ,\plusOp_inferred__2/i__carry__1_n_2 ,\plusOp_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[12:9]),
        .S(Q[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__2/i__carry__2 
       (.CI(\plusOp_inferred__2/i__carry__1_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__2_n_0 ,\plusOp_inferred__2/i__carry__2_n_1 ,\plusOp_inferred__2/i__carry__2_n_2 ,\plusOp_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[16:13]),
        .S(Q[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__2/i__carry__3 
       (.CI(\plusOp_inferred__2/i__carry__2_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__3_n_0 ,\plusOp_inferred__2/i__carry__3_n_1 ,\plusOp_inferred__2/i__carry__3_n_2 ,\plusOp_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[20:17]),
        .S(Q[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__2/i__carry__4 
       (.CI(\plusOp_inferred__2/i__carry__3_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__4_n_0 ,\plusOp_inferred__2/i__carry__4_n_1 ,\plusOp_inferred__2/i__carry__4_n_2 ,\plusOp_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[24:21]),
        .S({\cpu_i_req[addr] [26],Q[19:17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__2/i__carry__5 
       (.CI(\plusOp_inferred__2/i__carry__4_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__5_n_0 ,\plusOp_inferred__2/i__carry__5_n_1 ,\plusOp_inferred__2/i__carry__5_n_2 ,\plusOp_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[28:25]),
        .S(\cpu_i_req[addr] [30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__2/i__carry__6 
       (.CI(\plusOp_inferred__2/i__carry__5_n_0 ),
        .CO(\NLW_plusOp_inferred__2/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__2/i__carry__6_O_UNCONNECTED [3:1],in5[29]}),
        .S({1'b0,1'b0,1'b0,Q[20]}));
  RV_RTDS_neorv32_integration_0_4_neorv32_fifo \prefetch_buffer[0].prefetch_buffer_inst 
       (.D({\prefetch_buffer[0].prefetch_buffer_inst_n_3 ,\prefetch_buffer[0].prefetch_buffer_inst_n_4 }),
        .E(E),
        .\FSM_onehot_execute_engine_reg[state][0] (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\FSM_onehot_execute_engine_reg[state][0]_0 (\execute_engine[ir_nxt] ),
        .\FSM_onehot_execute_engine_reg[state][0]_1 (\FSM_onehot_execute_engine[state][12]_i_4_n_0 ),
        .\FSM_onehot_execute_engine_reg[state][0]_2 (\FSM_onehot_execute_engine[state][12]_i_5_n_0 ),
        .\FSM_onehot_execute_engine_reg[state][0]_3 (\FSM_onehot_execute_engine[state][12]_i_6_n_0 ),
        .\FSM_onehot_execute_engine_reg[state][0]_4 (\FSM_onehot_execute_engine[state][12]_i_7_n_0 ),
        .\FSM_onehot_execute_engine_reg[state][1] (\execute_engine[pc_we] ),
        .\FSM_onehot_fetch_engine_reg[state][0] (\prefetch_buffer[0].prefetch_buffer_inst_n_5 ),
        .\FSM_onehot_fetch_engine_reg[state][0]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_6 ),
        .\FSM_onehot_fetch_engine_reg[state][0]_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_7 ),
        .\FSM_onehot_fetch_engine_reg[state][0]_2 (\FSM_onehot_fetch_engine_reg[state_n_0_][0] ),
        .\FSM_onehot_fetch_engine_reg[state][0]_3 (\FSM_onehot_fetch_engine_reg[state_n_0_][2] ),
        .Q({p_7_in7_in,\trap_ctrl_reg[exc_buf][1]_0 ,\trap_ctrl_reg[exc_buf_n_0_][0] }),
        .SR(SR),
        .\arbiter[state_nxt]1 (\arbiter[state_nxt]1 ),
        .\arbiter_reg[a_req] (\arbiter_reg[a_req] ),
        .\arbiter_reg[b_req] (\arbiter_reg[b_req] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[rtx_sreg][1] (\arbiter_reg[rtx_sreg][1] ),
        .\arbiter_reg[rtx_sreg][4] (\arbiter_reg[rtx_sreg][4] ),
        .\arbiter_reg[rtx_sreg][5] (\arbiter_reg[rtx_sreg][5] ),
        .\arbiter_reg[rtx_sreg][6] (\arbiter_reg[rtx_sreg][6] ),
        .\arbiter_reg[rtx_sreg][7] (\arbiter_reg[rtx_sreg][7] ),
        .\arbiter_reg[rtx_sreg][8] (\arbiter_reg[rtx_sreg][8] ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .\boot_req[stb] (\boot_req[stb] ),
        .\bus_req_i[src] (\bus_req_i[src] ),
        .\bus_req_i[stb] (\bus_req_i[stb] ),
        .\bus_req_o_reg[rw] (\bus_req_o_reg[rw] ),
        .\bus_req_o_reg[rw]_0 (\bus_req_o_reg[rw]_0 ),
        .\bus_req_o_reg[rw]_1 (\bus_req_o_reg[rw]_1 ),
        .\bus_req_o_reg[rw]_2 (\bus_req_o_reg[rw]_2 ),
        .\bus_rsp_o[data]1 (\bus_rsp_o[data]1 ),
        .\bus_rsp_o_reg[ack] (\bus_rsp_o_reg[ack] ),
        .\bus_rsp_o_reg[ack]_0 (\bus_rsp_o_reg[ack]_0 ),
        .\bus_rsp_o_reg[ack]_1 (\bus_rsp_o_reg[ack]_1 ),
        .\bus_rsp_o_reg[ack]_10 (\bus_rsp_o_reg[ack]_9 ),
        .\bus_rsp_o_reg[ack]_11 (\bus_rsp_o_reg[ack]_10 ),
        .\bus_rsp_o_reg[ack]_12 (\bus_rsp_o_reg[ack]_11 ),
        .\bus_rsp_o_reg[ack]_13 (\bus_rsp_o_reg[ack]_12 ),
        .\bus_rsp_o_reg[ack]_14 (\bus_rsp_o_reg[ack]_13 ),
        .\bus_rsp_o_reg[ack]_2 (\bus_rsp_o_reg[ack]_2 ),
        .\bus_rsp_o_reg[ack]_3 (\bus_rsp_o_reg[ack]_3 ),
        .\bus_rsp_o_reg[ack]_4 (\bus_rsp_o_reg[ack]_4 ),
        .\bus_rsp_o_reg[ack]_5 (\bus_rsp_o_reg[ack]_5 ),
        .\bus_rsp_o_reg[ack]_6 (D[10:9]),
        .\bus_rsp_o_reg[ack]_7 (\bus_rsp_o_reg[ack]_6 ),
        .\bus_rsp_o_reg[ack]_8 (\bus_rsp_o_reg[ack]_7 ),
        .\bus_rsp_o_reg[ack]_9 (\bus_rsp_o_reg[ack]_8 ),
        .\bus_rsp_o_reg[data][2] (\bus_rsp_o_reg[data][2] ),
        .\bus_rsp_o_reg[data][2]_0 (\bus_rsp_o_reg[data][2]_0 ),
        .\bus_rsp_o_reg[data][31] (\fetch_engine_reg[pc][2]_0 ),
        .\bus_rsp_o_reg[data][31]_0 (D[5]),
        .\bus_rsp_o_reg[data][31]_1 (\bus_rsp_o_reg[data][31] ),
        .\bus_rsp_o_reg[data][31]_2 (D[6]),
        .\bus_rsp_o_reg[data][31]_3 (D[7]),
        .\bus_rsp_o_reg[data][31]_4 (D[8]),
        .\bus_rsp_o_reg[data][5] (\bus_rsp_o_reg[data][5] ),
        .\bus_rsp_o_reg[data][5]_0 (\bus_rsp_o_reg[data][5]_0 ),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][7] ),
        .\bus_rsp_o_reg[data][7]_0 (\bus_rsp_o_reg[data][7]_0 ),
        .\bus_rsp_o_reg[data][7]_1 (\bus_rsp_o_reg[data][7]_1 ),
        .\bus_rsp_o_reg[data][7]_2 (\bus_rsp_o_reg[data][7]_2 ),
        .\bus_rsp_o_reg[data][7]_3 (\bus_rsp_o_reg[data][7]_3 ),
        .\cg_en[twi] (\cg_en[twi] ),
        .\cg_en[uart0] (\cg_en[uart0] ),
        .\cg_en[uart1] (\cg_en[uart1] ),
        .\cpu_d_req[rw] (\cpu_d_req[rw] ),
        .\ctrl_reg[adr][14] (\ctrl_reg[adr][14] ),
        .\ctrl_reg[adr][31] ({Q[20],\cpu_i_req[addr] [30:26],Q[19:7]}),
        .\ctrl_reg[adr][31]_0 (\ctrl_reg[adr][31] [31:13]),
        .\ctrl_reg[enable] (\ctrl_reg[enable] ),
        .\ctrl_reg[enable]_0 (\ctrl_reg[enable]_0 ),
        .\ctrl_reg[lsu_req] (\ctrl_reg[lsu_req]_1 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\ctrl_reg[sim_mode]__0_2 (\ctrl_reg[sim_mode]__0_2 ),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .\ctrl_reg[state]_0 (\arbiter_reg[a_req]_0 ),
        .\ctrl_reg[state]_1 (\trap_ctrl_reg[exc_buf][5]_0 ),
        .\ctrl_reg[state]_2 (\ctrl_reg[lsu_req]_0 ),
        .\ctrl_reg[state]_3 (\ctrl_reg[state]_0 ),
        .\ctrl_reg[state]_4 (\ctrl_reg[state]_1 ),
        .\ctrl_reg[we] (\ctrl_reg[we] ),
        .\execute_engine[pc_we]1__0 (\execute_engine[pc_we]1__0 ),
        .\execute_engine_reg[pc][1] ({p_0_in121_in,\FSM_onehot_execute_engine_reg[state][9]_0 [2],\FSM_onehot_execute_engine_reg[state_n_0_][1] ,p_0_in132_in}),
        .\fetch_engine[state]1__0 (\fetch_engine[state]1__0 ),
        .\fetch_engine_reg[pc][11] (\fetch_engine_reg[pc][11]_0 ),
        .\fetch_engine_reg[pc][14] (\fetch_engine_reg[pc][14]_0 ),
        .\fetch_engine_reg[pc][14]_0 (\io_req[stb] ),
        .\fetch_engine_reg[pc][18] (\fetch_engine_reg[pc][18]_0 ),
        .\fetch_engine_reg[pc][19] (\fetch_engine_reg[pc][19]_0 ),
        .\fetch_engine_reg[pc][23] (\fetch_engine_reg[pc][23]_0 ),
        .\fetch_engine_reg[pc][27] (\fetch_engine_reg[pc][27]_0 ),
        .\fetch_engine_reg[pc][2] (\fetch_engine_reg[pc][2]_1 ),
        .\fetch_engine_reg[pc][2]_0 (\fetch_engine_reg[pc][2]_2 ),
        .\fetch_engine_reg[pc][2]_1 (\fetch_engine_reg[pc][2]_3 ),
        .\fetch_engine_reg[pc][31] (D[27:11]),
        .\fetch_engine_reg[pc][31]_0 (\fetch_engine_reg[pc][31]_0 ),
        .\fetch_engine_reg[pc][9] (\fetch_engine_reg[pc][9]_0 ),
        .\fetch_engine_reg[restart] (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\fifo[full] (\fifo[full] ),
        .fifo_clr1(fifo_clr1),
        .\fifo_memory.fifo_reg[data][1][0]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_1 ),
        .\fifo_memory.fifo_reg[data][1][15]_0 (\ipb[rdata][0]__0 ),
        .\fifo_memory.fifo_reg[data][1][17]_0 ({\fifo_memory.fifo_reg[data][1][17] ,\fetch_engine_reg[unaligned_n_0_] ,\main_rsp[data] [15:0]}),
        .\fifo_read_sync.rdata_o_reg[0] (\fifo_read_sync.rdata_o_reg[0] ),
        .\fifo_read_sync.rdata_o_reg[0]_0 (\fifo_read_sync.rdata_o_reg[0]_0 ),
        .\fifo_read_sync.rdata_o_reg[1] (\fifo_read_sync.rdata_o_reg[1] ),
        .\fifo_read_sync.rdata_o_reg[1]_0 (\fifo_read_sync.rdata_o_reg[1]_0 ),
        .\fifo_read_sync.rdata_o_reg[2] (\fifo_read_sync.rdata_o_reg[2] ),
        .\fifo_read_sync.rdata_o_reg[2]_0 (\fifo_read_sync.rdata_o_reg[2]_0 ),
        .\fifo_read_sync.rdata_o_reg[3] (\fifo_read_sync.rdata_o_reg[3] ),
        .\fifo_read_sync.rdata_o_reg[3]_0 (\fifo_read_sync.rdata_o_reg[3]_0 ),
        .\fifo_read_sync.rdata_o_reg[4] (\fifo_read_sync.rdata_o_reg[4] ),
        .\fifo_read_sync.rdata_o_reg[4]_0 (\fifo_read_sync.rdata_o_reg[4]_0 ),
        .\fifo_read_sync.rdata_o_reg[5] (\fifo_read_sync.rdata_o_reg[5] ),
        .\fifo_read_sync.rdata_o_reg[5]_0 (\fifo_read_sync.rdata_o_reg[5]_0 ),
        .\fifo_read_sync.rdata_o_reg[6] (\fifo_read_sync.rdata_o_reg[6] ),
        .\fifo_read_sync.rdata_o_reg[6]_0 (\fifo_read_sync.rdata_o_reg[6]_0 ),
        .\fifo_read_sync.rdata_o_reg[7] (\fifo_read_sync.rdata_o_reg[7] ),
        .\fifo_read_sync.rdata_o_reg[7]_0 (\fifo_read_sync.rdata_o_reg[7]_0 ),
        .\fifo_reg[w_pnt][0]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_0 ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[1][stb] (\iodev_req[1][stb] ),
        .\iodev_req[2][stb] (\iodev_req[2][stb] ),
        .\iodev_req[4][stb] (\iodev_req[4][stb] ),
        .\iodev_req[5][stb] (\iodev_req[5][stb] ),
        .\iodev_req[7][stb] (\iodev_req[7][stb] ),
        .m_axi_aclk(m_axi_aclk),
        .\main_rsp[ack] (\main_rsp[ack] ),
        .\main_rsp_o[err] (\main_rsp_o[err] ),
        .\mar_reg[10] (\mar_reg[10] ),
        .\mar_reg[11] (\mar_reg[11] ),
        .\mar_reg[11]_0 (\mar_reg[11]_0 ),
        .\mar_reg[14] (\mar_reg[14] ),
        .p_0_in135_in(p_0_in135_in),
        .p_0_in1_in(p_0_in1_in),
        .p_2_in(p_2_in),
        .rden_reg(rden_reg),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over] (\rx_engine_reg[over] ),
        .\rx_engine_reg[over]_0 (\rx_engine_reg[over]_0 ),
        .\trap_ctrl_reg[exc_buf][0] (\trap_ctrl_reg[env_pending]__0 ),
        .\wb_core[cyc] (\wb_core[cyc] ));
  RV_RTDS_neorv32_integration_0_4_neorv32_fifo_6 \prefetch_buffer[1].prefetch_buffer_inst 
       (.D(\ipb[rdata][1]_11 ),
        .E(\prefetch_buffer[1].prefetch_buffer_inst_n_0 ),
        .\FSM_onehot_execute_engine_reg[state][9] (\trap_ctrl_reg[env_pending]__0 ),
        .\FSM_onehot_fetch_engine_reg[state][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_1 ),
        .Q({p_1_in1_in,p_2_in2_in,p_3_in3_in,p_4_in4_in,p_5_in5_in,p_6_in6_in,p_7_in7_in,\trap_ctrl_reg[exc_buf][1]_0 ,\trap_ctrl_reg[exc_buf_n_0_][0] }),
        .\bus_req_i[src] (\bus_req_i[src] ),
        .\ctrl_nxt[rf_wb_en]1__0 (\ctrl_nxt[rf_wb_en]1__0 ),
        .\execute_engine[pc_we]1__0 (\execute_engine[pc_we]1__0 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\fifo[full] (\fifo[full] ),
        .\fifo_reg[r_pnt][1]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .m_axi_aclk(m_axi_aclk),
        .\main_rsp[ack] (\main_rsp[ack] ),
        .\main_rsp[data] (\main_rsp[data] [31:16]),
        .\main_rsp_o[err] (\main_rsp_o[err] ),
        .p_0_in135_in(p_0_in135_in),
        .rstn_sys(rstn_sys));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[0]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [16]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [0]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\rdata_o_reg[7] [0]),
        .O(\execute_engine_reg[ir][13]_1 [0]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[10]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [26]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [10]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(rdata_o__0),
        .O(\execute_engine_reg[ir][13]_1 [10]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[11]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [27]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [11]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(rdata_o__0),
        .O(\execute_engine_reg[ir][13]_1 [11]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[12]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [28]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [12]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(rdata_o__0),
        .O(\execute_engine_reg[ir][13]_1 [12]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[13]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [29]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [13]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(rdata_o__0),
        .O(\execute_engine_reg[ir][13]_1 [13]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[14]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [30]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [14]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(rdata_o__0),
        .O(\execute_engine_reg[ir][13]_1 [14]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[15]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [31]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [15]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(rdata_o__0),
        .O(\execute_engine_reg[ir][13]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[16]_i_1 
       (.I0(\main_rsp[data] [16]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[17]_i_1 
       (.I0(\main_rsp[data] [17]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[18]_i_1 
       (.I0(\main_rsp[data] [18]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[19]_i_1 
       (.I0(\main_rsp[data] [19]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [19]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[1]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [17]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [1]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\rdata_o_reg[7] [1]),
        .O(\execute_engine_reg[ir][13]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[20]_i_1 
       (.I0(\main_rsp[data] [20]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[21]_i_1 
       (.I0(\main_rsp[data] [21]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[22]_i_1 
       (.I0(\main_rsp[data] [22]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[23]_i_1 
       (.I0(\main_rsp[data] [23]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[24]_i_1 
       (.I0(\main_rsp[data] [24]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[25]_i_1 
       (.I0(\main_rsp[data] [25]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[26]_i_1 
       (.I0(\main_rsp[data] [26]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[27]_i_1 
       (.I0(\main_rsp[data] [27]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[28]_i_1 
       (.I0(\main_rsp[data] [28]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[29]_i_1 
       (.I0(\main_rsp[data] [29]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [29]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[2]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [18]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [2]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\rdata_o_reg[7] [2]),
        .O(\execute_engine_reg[ir][13]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[30]_i_1 
       (.I0(\main_rsp[data] [30]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[31]_i_1 
       (.I0(\main_rsp[data] [31]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\rdata_o_reg[16] ),
        .O(\execute_engine_reg[ir][13]_1 [31]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[3]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [19]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [3]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\rdata_o_reg[7] [3]),
        .O(\execute_engine_reg[ir][13]_1 [3]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[4]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [20]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [4]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\rdata_o_reg[7] [4]),
        .O(\execute_engine_reg[ir][13]_1 [4]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[5]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [21]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [5]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\rdata_o_reg[7] [5]),
        .O(\execute_engine_reg[ir][13]_1 [5]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[6]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [22]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [6]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\rdata_o_reg[7] [6]),
        .O(\execute_engine_reg[ir][13]_1 [6]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[7]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [23]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [7]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\rdata_o_reg[7] [7]),
        .O(\execute_engine_reg[ir][13]_1 [7]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[8]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [24]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [8]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(rdata_o__0),
        .O(\execute_engine_reg[ir][13]_1 [8]));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \rdata_o[9]_i_1 
       (.I0(\execute_engine_reg[ir][24]_0 [1]),
        .I1(\main_rsp[data] [25]),
        .I2(\ctrl_reg[adr][31] [1]),
        .I3(\main_rsp[data] [9]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(rdata_o__0),
        .O(\execute_engine_reg[ir][13]_1 [9]));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    reg_file_reg_i_1
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\ctrl_reg[rf_wb_en]__0 ),
        .I3(\ctrl[rf_rd] [4]),
        .I4(\ctrl[rf_zero_we] ),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_10
       (.I0(reg_file_reg_0[27]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [27]),
        .I2(next_pc[27]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[27]),
        .O(DIADI[27]));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_100
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[5]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[5]),
        .I4(DOBDO[5]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_101
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[4]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[4]),
        .I4(DOBDO[4]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_102
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[3]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[3]),
        .I4(DOBDO[3]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_103
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[2]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[2]),
        .I4(DOBDO[2]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_104
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[1]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[1]),
        .I4(DOBDO[1]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h886FEFCF8860E0C0)) 
    reg_file_reg_i_105
       (.I0(DOADO[0]),
        .I1(\neorv32_cpu_alu_inst/opb__95 [0]),
        .I2(\ctrl[alu_op] [2]),
        .I3(\ctrl[alu_op] [1]),
        .I4(\ctrl[alu_op] [0]),
        .I5(alu_add[0]),
        .O(reg_file_reg_i_105_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 reg_file_reg_i_106
       (.CI(\mar_reg[31]_i_1_n_0 ),
        .CO(NLW_reg_file_reg_i_106_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_reg_file_reg_i_106_O_UNCONNECTED[3:1],data2}),
        .S({1'b0,1'b0,1'b0,reg_file_reg_i_108_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    reg_file_reg_i_107
       (.I0(imm[0]),
        .I1(DOBDO[0]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\neorv32_cpu_alu_inst/opb__95 [0]));
  LUT6 #(
    .INIT(64'hC9C6C9C6C9C9C6C6)) 
    reg_file_reg_i_108
       (.I0(\neorv32_cpu_alu_inst/opb__95 [31]),
        .I1(\ctrl[alu_op] [0]),
        .I2(\ctrl[alu_unsigned] ),
        .I3(curr_pc[31]),
        .I4(DOADO[31]),
        .I5(\ctrl[alu_opa_mux] ),
        .O(reg_file_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_11
       (.I0(reg_file_reg_0[26]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [26]),
        .I2(next_pc[26]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[26]),
        .O(DIADI[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_12
       (.I0(reg_file_reg_0[25]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [25]),
        .I2(next_pc[25]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[25]),
        .O(DIADI[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_13
       (.I0(reg_file_reg_0[24]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [24]),
        .I2(next_pc[24]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[24]),
        .O(DIADI[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_14
       (.I0(reg_file_reg_0[23]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [23]),
        .I2(next_pc[23]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[23]),
        .O(DIADI[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_15
       (.I0(reg_file_reg_0[22]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [22]),
        .I2(next_pc[22]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[22]),
        .O(DIADI[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_16
       (.I0(reg_file_reg_0[21]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [21]),
        .I2(next_pc[21]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[21]),
        .O(DIADI[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_17
       (.I0(reg_file_reg_0[20]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [20]),
        .I2(next_pc[20]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[20]),
        .O(DIADI[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_18
       (.I0(reg_file_reg_0[19]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [19]),
        .I2(next_pc[19]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[19]),
        .O(DIADI[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_19
       (.I0(reg_file_reg_0[18]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [18]),
        .I2(next_pc[18]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[18]),
        .O(DIADI[18]));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    reg_file_reg_i_2
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\ctrl_reg[rf_wb_en]__0 ),
        .I3(\ctrl[rf_rd] [3]),
        .I4(\ctrl[rf_zero_we] ),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_20
       (.I0(reg_file_reg_0[17]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [17]),
        .I2(next_pc[17]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[17]),
        .O(DIADI[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_21
       (.I0(reg_file_reg_0[16]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [16]),
        .I2(next_pc[16]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[16]),
        .O(DIADI[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_22
       (.I0(reg_file_reg_0[15]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [15]),
        .I2(next_pc[15]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[15]),
        .O(DIADI[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_23
       (.I0(reg_file_reg_0[14]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [14]),
        .I2(next_pc[14]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[14]),
        .O(DIADI[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_24
       (.I0(reg_file_reg_0[13]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [13]),
        .I2(next_pc[13]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[13]),
        .O(DIADI[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_25
       (.I0(reg_file_reg_0[12]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [12]),
        .I2(next_pc[12]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[12]),
        .O(DIADI[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_26
       (.I0(reg_file_reg_0[11]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [11]),
        .I2(next_pc[11]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[11]),
        .O(DIADI[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_27
       (.I0(reg_file_reg_0[10]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [10]),
        .I2(next_pc[10]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[10]),
        .O(DIADI[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_28
       (.I0(reg_file_reg_0[9]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [9]),
        .I2(next_pc[9]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[9]),
        .O(DIADI[9]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_29
       (.I0(reg_file_reg_0[8]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [8]),
        .I2(next_pc[8]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[8]),
        .O(DIADI[8]));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    reg_file_reg_i_3
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\ctrl_reg[rf_wb_en]__0 ),
        .I3(\ctrl[rf_rd] [2]),
        .I4(\ctrl[rf_zero_we] ),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_30
       (.I0(reg_file_reg_0[7]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [7]),
        .I2(next_pc[7]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[7]),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_31
       (.I0(reg_file_reg_0[6]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [6]),
        .I2(next_pc[6]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[6]),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_32
       (.I0(reg_file_reg_0[5]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [5]),
        .I2(next_pc[5]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[5]),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_33
       (.I0(reg_file_reg_0[4]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [4]),
        .I2(next_pc[4]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[4]),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_34
       (.I0(reg_file_reg_0[3]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [3]),
        .I2(next_pc[3]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[3]),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_35
       (.I0(reg_file_reg_0[2]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [2]),
        .I2(next_pc[2]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[2]),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_36
       (.I0(reg_file_reg_0[1]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [1]),
        .I2(next_pc[1]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[1]),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    reg_file_reg_i_37
       (.I0(reg_file_reg_0[0]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [0]),
        .I2(\ctrl[rf_mux] [1]),
        .I3(\ctrl[rf_mux] [0]),
        .I4(csr_rdata[0]),
        .O(DIADI[0]));
  LUT4 #(
    .INIT(16'hFF04)) 
    reg_file_reg_i_38
       (.I0(\neorv32_cpu_regfile_inst/rd_zero ),
        .I1(\ctrl_reg[rf_wb_en]__0 ),
        .I2(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I3(\ctrl[rf_zero_we] ),
        .O(WEA));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_39
       (.I0(reg_file_reg_i_72_n_0),
        .I1(alu_add[31]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [31]));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    reg_file_reg_i_4
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\ctrl_reg[rf_wb_en]__0 ),
        .I3(\ctrl[rf_rd] [1]),
        .I4(\ctrl[rf_zero_we] ),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_40
       (.I0(reg_file_reg_i_75_n_0),
        .I1(alu_add[30]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [30]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [30]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_41
       (.I0(reg_file_reg_i_76_n_0),
        .I1(alu_add[29]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [29]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [29]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_42
       (.I0(reg_file_reg_i_77_n_0),
        .I1(alu_add[28]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [28]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [28]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_43
       (.I0(reg_file_reg_i_78_n_0),
        .I1(alu_add[27]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [27]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [27]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_44
       (.I0(reg_file_reg_i_79_n_0),
        .I1(alu_add[26]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [26]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [26]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_45
       (.I0(reg_file_reg_i_80_n_0),
        .I1(alu_add[25]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [25]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [25]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_46
       (.I0(reg_file_reg_i_81_n_0),
        .I1(alu_add[24]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [24]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [24]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_47
       (.I0(reg_file_reg_i_82_n_0),
        .I1(alu_add[23]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [23]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [23]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_48
       (.I0(reg_file_reg_i_83_n_0),
        .I1(alu_add[22]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [22]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [22]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_49
       (.I0(reg_file_reg_i_84_n_0),
        .I1(alu_add[21]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [21]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [21]));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    reg_file_reg_i_5
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\ctrl_reg[rf_wb_en]__0 ),
        .I3(\ctrl[rf_rd] [0]),
        .I4(\ctrl[rf_zero_we] ),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_50
       (.I0(reg_file_reg_i_85_n_0),
        .I1(alu_add[20]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [20]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [20]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_51
       (.I0(reg_file_reg_i_86_n_0),
        .I1(alu_add[19]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [19]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [19]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_52
       (.I0(reg_file_reg_i_87_n_0),
        .I1(alu_add[18]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [18]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [18]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_53
       (.I0(reg_file_reg_i_88_n_0),
        .I1(alu_add[17]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [17]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [17]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_54
       (.I0(reg_file_reg_i_89_n_0),
        .I1(alu_add[16]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [16]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [16]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_55
       (.I0(reg_file_reg_i_90_n_0),
        .I1(alu_add[15]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [15]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [15]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_56
       (.I0(reg_file_reg_i_91_n_0),
        .I1(alu_add[14]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [14]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [14]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_57
       (.I0(reg_file_reg_i_92_n_0),
        .I1(alu_add[13]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [13]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [13]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_58
       (.I0(reg_file_reg_i_93_n_0),
        .I1(alu_add[12]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [12]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [12]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_59
       (.I0(reg_file_reg_i_94_n_0),
        .I1(alu_add[11]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [11]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_6
       (.I0(reg_file_reg_0[31]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [31]),
        .I2(next_pc[31]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[31]),
        .O(DIADI[31]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_60
       (.I0(reg_file_reg_i_95_n_0),
        .I1(alu_add[10]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [10]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [10]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_61
       (.I0(reg_file_reg_i_96_n_0),
        .I1(alu_add[9]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [9]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [9]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_62
       (.I0(reg_file_reg_i_97_n_0),
        .I1(alu_add[8]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [8]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [8]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_63
       (.I0(reg_file_reg_i_98_n_0),
        .I1(alu_add[7]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [7]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [7]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_64
       (.I0(reg_file_reg_i_99_n_0),
        .I1(alu_add[6]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [6]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [6]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_65
       (.I0(reg_file_reg_i_100_n_0),
        .I1(alu_add[5]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [5]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [5]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_66
       (.I0(reg_file_reg_i_101_n_0),
        .I1(alu_add[4]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [4]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [4]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_67
       (.I0(reg_file_reg_i_102_n_0),
        .I1(alu_add[3]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [3]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [3]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_68
       (.I0(reg_file_reg_i_103_n_0),
        .I1(alu_add[2]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [2]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [2]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CFC0C0C0)) 
    reg_file_reg_i_69
       (.I0(reg_file_reg_i_104_n_0),
        .I1(alu_add[1]),
        .I2(reg_file_reg_i_73_n_0),
        .I3(\serial_shifter.shifter_reg[sreg][31] [1]),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(reg_file_reg_i_74_n_0),
        .O(\neorv32_cpu_alu_inst/res_o__196 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_7
       (.I0(reg_file_reg_0[30]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [30]),
        .I2(next_pc[30]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[30]),
        .O(DIADI[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    reg_file_reg_i_70
       (.I0(reg_file_reg_i_105_n_0),
        .I1(reg_file_reg_i_73_n_0),
        .I2(data2),
        .I3(reg_file_reg_i_74_n_0),
        .I4(\serial_shifter.shifter_reg[done_ff] ),
        .I5(\serial_shifter.shifter_reg[sreg][31] [0]),
        .O(\neorv32_cpu_alu_inst/res_o__196 [0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    reg_file_reg_i_71
       (.I0(\ctrl[rf_rd] [3]),
        .I1(\ctrl[rf_rd] [1]),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_rd] [4]),
        .I4(\ctrl[rf_rd] [2]),
        .O(\neorv32_cpu_regfile_inst/rd_zero ));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_72
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[31]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[31]),
        .I4(DOBDO[31]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_72_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    reg_file_reg_i_73
       (.I0(\ctrl[alu_op] [2]),
        .I1(\ctrl[alu_op] [1]),
        .O(reg_file_reg_i_73_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    reg_file_reg_i_74
       (.I0(\ctrl[alu_op] [2]),
        .I1(\ctrl[alu_op] [1]),
        .I2(\ctrl[alu_op] [0]),
        .O(reg_file_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_75
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[30]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[30]),
        .I4(DOBDO[30]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_76
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[29]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[29]),
        .I4(DOBDO[29]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_77
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[28]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[28]),
        .I4(DOBDO[28]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_78
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[27]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[27]),
        .I4(DOBDO[27]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_79
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[26]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[26]),
        .I4(DOBDO[26]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_8
       (.I0(reg_file_reg_0[29]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [29]),
        .I2(next_pc[29]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[29]),
        .O(DIADI[29]));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_80
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[25]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[25]),
        .I4(DOBDO[25]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_81
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[24]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[24]),
        .I4(DOBDO[24]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_82
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[23]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[23]),
        .I4(DOBDO[23]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_83
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[22]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[22]),
        .I4(DOBDO[22]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_84
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[21]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[21]),
        .I4(DOBDO[21]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_85
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[20]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[20]),
        .I4(DOBDO[20]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_86
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[19]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[19]),
        .I4(DOBDO[19]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_87
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[18]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[18]),
        .I4(DOBDO[18]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_88
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[17]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[17]),
        .I4(DOBDO[17]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_89
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[16]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[16]),
        .I4(DOBDO[16]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    reg_file_reg_i_9
       (.I0(reg_file_reg_0[28]),
        .I1(\neorv32_cpu_alu_inst/res_o__196 [28]),
        .I2(next_pc[28]),
        .I3(\ctrl[rf_mux] [1]),
        .I4(\ctrl[rf_mux] [0]),
        .I5(csr_rdata[28]),
        .O(DIADI[28]));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_90
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[15]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[15]),
        .I4(DOBDO[15]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_91
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[14]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[14]),
        .I4(DOBDO[14]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_92
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[13]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[13]),
        .I4(DOBDO[13]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_93
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[12]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[12]),
        .I4(DOBDO[12]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_93_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_94
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[11]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[11]),
        .I4(DOBDO[11]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_95
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[10]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[10]),
        .I4(DOBDO[10]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_96
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[9]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[9]),
        .I4(DOBDO[9]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_97
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[8]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[8]),
        .I4(DOBDO[8]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_98
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[7]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[7]),
        .I4(DOBDO[7]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h9F489F489F9F4848)) 
    reg_file_reg_i_99
       (.I0(\ctrl[alu_op] [1]),
        .I1(DOADO[6]),
        .I2(\ctrl[alu_op] [0]),
        .I3(imm[6]),
        .I4(DOBDO[6]),
        .I5(\ctrl[alu_opb_mux] ),
        .O(reg_file_reg_i_99_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hAC00ACFF)) 
    \serial_shifter.shifter[cnt][0]_i_1 
       (.I0(imm[0]),
        .I1(DOBDO[0]),
        .I2(\ctrl[alu_opb_mux] ),
        .I3(\ctrl[alu_cp_trig] ),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .O(\imm_o_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00ACFF)) 
    \serial_shifter.shifter[cnt][1]_i_1 
       (.I0(imm[1]),
        .I1(DOBDO[1]),
        .I2(\ctrl[alu_opb_mux] ),
        .I3(\ctrl[alu_cp_trig] ),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .I5(\serial_shifter.shifter_reg[cnt][1] [1]),
        .O(\imm_o_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \serial_shifter.shifter[cnt][2]_i_2 
       (.I0(imm[2]),
        .I1(DOBDO[2]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\imm_o_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \serial_shifter.shifter[cnt][3]_i_2 
       (.I0(imm[3]),
        .I1(DOBDO[3]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\imm_o_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \serial_shifter.shifter[cnt][4]_i_2 
       (.I0(imm[4]),
        .I1(DOBDO[4]),
        .I2(\ctrl[alu_opb_mux] ),
        .O(\imm_o_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \serial_shifter.shifter[sreg][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\execute_engine_reg[ir][24]_0 [2]),
        .I3(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(reg_file_reg[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [11]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [9]),
        .O(reg_file_reg[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [12]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [10]),
        .O(reg_file_reg[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [13]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [11]),
        .O(reg_file_reg[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [14]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [12]),
        .O(reg_file_reg[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [15]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [13]),
        .O(reg_file_reg[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [16]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [14]),
        .O(reg_file_reg[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [17]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [15]),
        .O(reg_file_reg[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [18]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [16]),
        .O(reg_file_reg[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [19]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [17]),
        .O(reg_file_reg[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [20]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [18]),
        .O(reg_file_reg[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [2]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [0]),
        .O(reg_file_reg[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [21]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [19]),
        .O(reg_file_reg[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [22]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [20]),
        .O(reg_file_reg[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [23]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [21]),
        .O(reg_file_reg[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [24]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [22]),
        .O(reg_file_reg[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [25]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [23]),
        .O(reg_file_reg[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [26]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [24]),
        .O(reg_file_reg[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [27]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [25]),
        .O(reg_file_reg[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [28]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [26]),
        .O(reg_file_reg[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [29]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [27]),
        .O(reg_file_reg[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [30]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [28]),
        .O(reg_file_reg[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [3]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(reg_file_reg[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [29]),
        .O(reg_file_reg[30]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \serial_shifter.shifter[sreg][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I3(xcsr_addr[10]),
        .I4(\execute_engine_reg[ir][24]_0 [2]),
        .I5(\serial_shifter.shifter_reg[sreg][31] [30]),
        .O(reg_file_reg[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [4]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [2]),
        .O(reg_file_reg[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [5]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [3]),
        .O(reg_file_reg[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [6]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [4]),
        .O(reg_file_reg[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [7]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [5]),
        .O(reg_file_reg[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [8]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [6]),
        .O(reg_file_reg[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [9]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [7]),
        .O(reg_file_reg[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[sreg][31] [10]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\serial_shifter.shifter_reg[sreg][31] [8]),
        .O(reg_file_reg[9]));
  LUT6 #(
    .INIT(64'h00000000AFAFAEAF)) 
    \trap_ctrl[cause][0]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(p_6_in6_in),
        .I2(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I3(\trap_ctrl[cause][2]_i_2_n_0 ),
        .I4(\trap_ctrl[cause][0]_i_2_n_0 ),
        .I5(p_7_in7_in),
        .O(\trap_ctrl[cause][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFECCCCFFFE)) 
    \trap_ctrl[cause][0]_i_2 
       (.I0(\trap_ctrl[cause][0]_i_3_n_0 ),
        .I1(\trap_ctrl[cause][6]_i_5_n_0 ),
        .I2(p_2_in2_in),
        .I3(p_1_in1_in),
        .I4(\trap_ctrl[cause][0]_i_4_n_0 ),
        .I5(p_5_in5_in),
        .O(\trap_ctrl[cause][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5500550055555510)) 
    \trap_ctrl[cause][0]_i_3 
       (.I0(\trap_ctrl[cause][6]_i_8_n_0 ),
        .I1(p_10_in),
        .I2(p_9_in),
        .I3(p_13_in),
        .I4(p_11_in),
        .I5(p_12_in),
        .O(\trap_ctrl[cause][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \trap_ctrl[cause][0]_i_4 
       (.I0(p_4_in4_in),
        .I1(p_3_in3_in),
        .I2(p_5_in5_in),
        .O(\trap_ctrl[cause][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000000FE)) 
    \trap_ctrl[cause][1]_i_1 
       (.I0(p_6_in6_in),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\trap_ctrl[cause][1]_i_2_n_0 ),
        .I3(p_7_in7_in),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .O(\trap_ctrl[cause][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCF0FCF0FDF0FF)) 
    \trap_ctrl[cause][1]_i_2 
       (.I0(p_7_in),
        .I1(\trap_ctrl[cause][1]_i_3_n_0 ),
        .I2(\trap_ctrl[cause][1]_i_4_n_0 ),
        .I3(\trap_ctrl[cause][6]_i_6_n_0 ),
        .I4(\trap_ctrl[cause][1]_i_5_n_0 ),
        .I5(\trap_ctrl[cause][4]_i_6_n_0 ),
        .O(\trap_ctrl[cause][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0E0E0E0E0F0F0F0C)) 
    \trap_ctrl[cause][1]_i_3 
       (.I0(p_13_in),
        .I1(p_14_in),
        .I2(p_16_in),
        .I3(p_10_in),
        .I4(p_9_in),
        .I5(\trap_ctrl[cause][1]_i_6_n_0 ),
        .O(\trap_ctrl[cause][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFBFA)) 
    \trap_ctrl[cause][1]_i_4 
       (.I0(p_4_in4_in),
        .I1(p_3_in3_in),
        .I2(p_5_in5_in),
        .I3(p_2_in2_in),
        .O(\trap_ctrl[cause][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[cause][1]_i_5 
       (.I0(p_1_in),
        .I1(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I2(p_17_in),
        .I3(p_7_in),
        .O(\trap_ctrl[cause][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \trap_ctrl[cause][1]_i_6 
       (.I0(p_12_in),
        .I1(p_11_in),
        .I2(p_13_in),
        .O(\trap_ctrl[cause][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000005050405)) 
    \trap_ctrl[cause][2]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(p_6_in6_in),
        .I2(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I3(\trap_ctrl[cause][2]_i_2_n_0 ),
        .I4(\trap_ctrl[cause][2]_i_3_n_0 ),
        .I5(\trap_ctrl[cause][4]_i_3_n_0 ),
        .O(\trap_ctrl[cause][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[cause][2]_i_2 
       (.I0(\trap_ctrl[cause][4]_i_6_n_0 ),
        .I1(p_1_in),
        .I2(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I3(p_17_in),
        .I4(p_7_in),
        .I5(\trap_ctrl[cause][6]_i_6_n_0 ),
        .O(\trap_ctrl[cause][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAFFAAFFAAFE)) 
    \trap_ctrl[cause][2]_i_3 
       (.I0(\trap_ctrl[cause][2]_i_4_n_0 ),
        .I1(p_2_in2_in),
        .I2(p_1_in1_in),
        .I3(p_5_in5_in),
        .I4(p_3_in3_in),
        .I5(p_4_in4_in),
        .O(\trap_ctrl[cause][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000031)) 
    \trap_ctrl[cause][2]_i_4 
       (.I0(\trap_ctrl[cause][4]_i_5_n_0 ),
        .I1(p_7_in),
        .I2(p_1_in),
        .I3(\trap_ctrl[cause][4]_i_6_n_0 ),
        .I4(\trap_ctrl[cause][6]_i_6_n_0 ),
        .I5(\trap_ctrl[cause][2]_i_5_n_0 ),
        .O(\trap_ctrl[cause][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0055005500550054)) 
    \trap_ctrl[cause][2]_i_5 
       (.I0(\trap_ctrl[cause][6]_i_8_n_0 ),
        .I1(p_10_in),
        .I2(p_9_in),
        .I3(p_13_in),
        .I4(p_11_in),
        .I5(p_12_in),
        .O(\trap_ctrl[cause][2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \trap_ctrl[cause][3]_i_1 
       (.I0(p_6_in6_in),
        .I1(\trap_ctrl[cause][3]_i_2_n_0 ),
        .I2(p_7_in7_in),
        .I3(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .O(\trap_ctrl[cause][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00005554)) 
    \trap_ctrl[cause][3]_i_2 
       (.I0(\trap_ctrl[cause][6]_i_6_n_0 ),
        .I1(p_7_in),
        .I2(p_17_in),
        .I3(p_1_in),
        .I4(\trap_ctrl[cause][4]_i_6_n_0 ),
        .O(\trap_ctrl[cause][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000504)) 
    \trap_ctrl[cause][4]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(p_6_in6_in),
        .I2(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I3(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I4(\trap_ctrl[cause][6]_i_4_n_0 ),
        .I5(\trap_ctrl[cause][4]_i_3_n_0 ),
        .O(\trap_ctrl[cause][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0F0C0F00)) 
    \trap_ctrl[cause][4]_i_2 
       (.I0(\trap_ctrl[cause][4]_i_4_n_0 ),
        .I1(p_1_in),
        .I2(\trap_ctrl[cause][6]_i_6_n_0 ),
        .I3(p_7_in),
        .I4(\trap_ctrl[cause][4]_i_5_n_0 ),
        .I5(\trap_ctrl[cause][4]_i_6_n_0 ),
        .O(\trap_ctrl[cause][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[cause][4]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(p_6_in6_in),
        .I2(p_5_in5_in),
        .I3(p_7_in7_in),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[cause][4]_i_4 
       (.I0(p_12_in),
        .I1(p_11_in),
        .I2(p_13_in),
        .I3(\trap_ctrl[cause][4]_i_7_n_0 ),
        .I4(p_14_in),
        .I5(p_16_in),
        .O(\trap_ctrl[cause][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \trap_ctrl[cause][4]_i_5 
       (.I0(p_17_in),
        .I1(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I2(p_1_in),
        .O(\trap_ctrl[cause][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[cause][4]_i_6 
       (.I0(p_12_in),
        .I1(p_11_in),
        .I2(p_13_in),
        .I3(p_9_in),
        .I4(p_10_in),
        .I5(\trap_ctrl[cause][6]_i_8_n_0 ),
        .O(\trap_ctrl[cause][4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h0000000E)) 
    \trap_ctrl[cause][4]_i_7 
       (.I0(p_9_in),
        .I1(p_10_in),
        .I2(p_13_in),
        .I3(p_11_in),
        .I4(p_12_in),
        .O(\trap_ctrl[cause][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000032)) 
    \trap_ctrl[cause][6]_i_1 
       (.I0(p_6_in6_in),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\trap_ctrl[cause][6]_i_2_n_0 ),
        .I3(\trap_ctrl[cause][6]_i_3_n_0 ),
        .I4(\trap_ctrl[cause][6]_i_4_n_0 ),
        .I5(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .O(\trap_ctrl[cause][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \trap_ctrl[cause][6]_i_2 
       (.I0(\trap_ctrl[cause][6]_i_5_n_0 ),
        .I1(\trap_ctrl[cause][6]_i_6_n_0 ),
        .I2(\trap_ctrl[cause][6]_i_7_n_0 ),
        .I3(\trap_ctrl[cause][2]_i_2_n_0 ),
        .O(\trap_ctrl[cause][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[cause][6]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(p_7_in7_in),
        .I2(p_5_in5_in),
        .I3(p_6_in6_in),
        .O(\trap_ctrl[cause][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[cause][6]_i_4 
       (.I0(p_3_in3_in),
        .I1(p_4_in4_in),
        .I2(p_1_in1_in),
        .I3(p_2_in2_in),
        .O(\trap_ctrl[cause][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trap_ctrl[cause][6]_i_5 
       (.I0(\trap_ctrl[cause][4]_i_6_n_0 ),
        .I1(\trap_ctrl[cause][6]_i_6_n_0 ),
        .O(\trap_ctrl[cause][6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[cause][6]_i_6 
       (.I0(p_2_in2_in),
        .I1(p_1_in1_in),
        .I2(p_5_in5_in),
        .I3(p_3_in3_in),
        .I4(p_4_in4_in),
        .O(\trap_ctrl[cause][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[cause][6]_i_7 
       (.I0(\trap_ctrl[cause][6]_i_8_n_0 ),
        .I1(p_10_in),
        .I2(p_9_in),
        .I3(p_13_in),
        .I4(p_11_in),
        .I5(p_12_in),
        .O(\trap_ctrl[cause][6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[cause][6]_i_8 
       (.I0(p_14_in),
        .I1(p_16_in),
        .O(\trap_ctrl[cause][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFEAAAEAAA)) 
    \trap_ctrl[env_pending]_i_1 
       (.I0(p_68_in),
        .I1(or_reduce_f11_out),
        .I2(\csr_reg[mstatus_mie]__0 ),
        .I3(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I4(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I5(\trap_ctrl_reg[env_pending]__0 ),
        .O(\trap_ctrl[env_pending]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[env_pending]_i_2 
       (.I0(p_5_in5_in),
        .I1(\ctrl_nxt[rf_wb_en]1__0 ),
        .I2(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I4(p_6_in6_in),
        .I5(p_7_in7_in),
        .O(p_68_in));
  LUT6 #(
    .INIT(64'h00000000EFFFAAAA)) 
    \trap_ctrl[exc_buf][1]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I2(\ctrl[ir_opcode] [0]),
        .I3(\ctrl[ir_opcode] [1]),
        .I4(\trap_ctrl_reg[exc_buf]355_out ),
        .I5(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h220F22222233220A)) 
    \trap_ctrl[exc_buf][1]_i_10 
       (.I0(\ctrl[ir_opcode] [5]),
        .I1(illegal_cmd3__4),
        .I2(\trap_ctrl[exc_buf][1]_i_22_n_0 ),
        .I3(\execute_engine_reg[ir][24]_0 [1]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\execute_engine_reg[ir][24]_0 [2]),
        .O(\trap_ctrl[exc_buf][1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    \trap_ctrl[exc_buf][1]_i_11 
       (.I0(\ctrl[ir_opcode] [2]),
        .I1(\ctrl[ir_opcode] [5]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\ctrl[ir_opcode] [6]),
        .O(\trap_ctrl[exc_buf][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h55540000)) 
    \trap_ctrl[exc_buf][1]_i_12 
       (.I0(\ctrl[ir_opcode] [3]),
        .I1(\execute_engine_reg[ir][24]_0 [1]),
        .I2(\execute_engine_reg[ir][24]_0 [0]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\ctrl[ir_opcode] [5]),
        .O(\trap_ctrl[exc_buf][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF020202020202)) 
    \trap_ctrl[exc_buf][1]_i_13 
       (.I0(\execute_engine_reg[ir][24]_0 [2]),
        .I1(\execute_engine_reg[ir][24]_0 [0]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(\decode_aux[rs1_zero]__3 ),
        .I4(xcsr_addr[10]),
        .I5(xcsr_addr[11]),
        .O(\trap_ctrl[exc_buf][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8FF88F8F8F8F)) 
    \trap_ctrl[exc_buf][1]_i_14 
       (.I0(\trap_ctrl[exc_buf][1]_i_23_n_0 ),
        .I1(xcsr_addr[5]),
        .I2(xcsr_addr[9]),
        .I3(xcsr_addr[6]),
        .I4(\execute_engine_reg[ir][24]_0 [7]),
        .I5(xcsr_addr[10]),
        .O(\trap_ctrl[exc_buf][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFFF66666666)) 
    \trap_ctrl[exc_buf][1]_i_15 
       (.I0(xcsr_addr[9]),
        .I1(xcsr_addr[8]),
        .I2(\execute_engine_reg[ir][24]_0 [3]),
        .I3(xcsr_addr[6]),
        .I4(\execute_engine_reg[ir][24]_0 [4]),
        .I5(\execute_engine_reg[ir][24]_0 [6]),
        .O(\trap_ctrl[exc_buf][1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \trap_ctrl[exc_buf][1]_i_16 
       (.I0(\trap_ctrl[exc_buf][1]_i_24_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_25_n_0 ),
        .I2(\execute_engine_reg[ir][24]_0 [5]),
        .I3(\execute_engine_reg[ir][24]_0 [4]),
        .I4(\trap_ctrl[exc_buf][1]_i_26_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8FF8FFFF8FF80000)) 
    \trap_ctrl[exc_buf][1]_i_17 
       (.I0(xcsr_addr[6]),
        .I1(\execute_engine_reg[ir][24]_0 [5]),
        .I2(xcsr_addr[11]),
        .I3(\execute_engine_reg[ir][24]_0 [7]),
        .I4(\execute_engine_reg[ir][24]_0 [3]),
        .I5(\trap_ctrl[exc_buf][1]_i_27_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \trap_ctrl[exc_buf][1]_i_18 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(\execute_engine_reg[ir][24]_0 [2]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .O(\trap_ctrl[exc_buf][1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \trap_ctrl[exc_buf][1]_i_19 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\ctrl[rf_rs1] [1]),
        .I2(\ctrl[rf_rs1] [0]),
        .I3(\ctrl[rf_rs1] [4]),
        .I4(\ctrl[rf_rs1] [2]),
        .O(\decode_aux[rs1_zero]__3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF888B)) 
    \trap_ctrl[exc_buf][1]_i_2 
       (.I0(\trap_ctrl[exc_buf][1]_i_5_n_0 ),
        .I1(\ctrl[ir_opcode] [4]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\trap_ctrl[exc_buf][1]_i_6_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_7_n_0 ),
        .I5(\monitor[exc] ),
        .O(\trap_ctrl[exc_buf][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_20 
       (.I0(xcsr_addr[6]),
        .I1(xcsr_addr[10]),
        .I2(xcsr_addr[5]),
        .I3(\trap_ctrl[exc_buf][1]_i_28_n_0 ),
        .I4(xcsr_addr[7]),
        .I5(\execute_engine_reg[ir][24]_0 [6]),
        .O(\trap_ctrl[exc_buf][1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \trap_ctrl[exc_buf][1]_i_21 
       (.I0(xcsr_addr[10]),
        .I1(xcsr_addr[9]),
        .I2(xcsr_addr[11]),
        .I3(\FSM_onehot_execute_engine[state][5]_i_11_n_0 ),
        .O(illegal_cmd3__4));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trap_ctrl[exc_buf][1]_i_22 
       (.I0(xcsr_addr[7]),
        .I1(xcsr_addr[9]),
        .I2(xcsr_addr[5]),
        .I3(xcsr_addr[6]),
        .I4(xcsr_addr[8]),
        .I5(xcsr_addr[11]),
        .O(\trap_ctrl[exc_buf][1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_23 
       (.I0(xcsr_addr[11]),
        .I1(xcsr_addr[6]),
        .I2(\execute_engine_reg[ir][24]_0 [4]),
        .I3(\execute_engine_reg[ir][24]_0 [3]),
        .I4(\execute_engine_reg[ir][24]_0 [7]),
        .I5(\execute_engine_reg[ir][24]_0 [5]),
        .O(\trap_ctrl[exc_buf][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFBFFE)) 
    \trap_ctrl[exc_buf][1]_i_24 
       (.I0(xcsr_addr[7]),
        .I1(xcsr_addr[11]),
        .I2(xcsr_addr[10]),
        .I3(\execute_engine_reg[ir][24]_0 [7]),
        .I4(\execute_engine_reg[ir][24]_0 [4]),
        .I5(xcsr_addr[6]),
        .O(\trap_ctrl[exc_buf][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FFFFFEFAFF)) 
    \trap_ctrl[exc_buf][1]_i_25 
       (.I0(\execute_engine_reg[ir][24]_0 [7]),
        .I1(xcsr_addr[7]),
        .I2(\execute_engine_reg[ir][24]_0 [5]),
        .I3(xcsr_addr[11]),
        .I4(xcsr_addr[6]),
        .I5(xcsr_addr[10]),
        .O(\trap_ctrl[exc_buf][1]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hDFFFFFF8)) 
    \trap_ctrl[exc_buf][1]_i_26 
       (.I0(xcsr_addr[6]),
        .I1(\execute_engine_reg[ir][24]_0 [7]),
        .I2(xcsr_addr[7]),
        .I3(xcsr_addr[10]),
        .I4(xcsr_addr[11]),
        .O(\trap_ctrl[exc_buf][1]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \trap_ctrl[exc_buf][1]_i_27 
       (.I0(\execute_engine_reg[ir][24]_0 [4]),
        .I1(\execute_engine_reg[ir][24]_0 [5]),
        .I2(xcsr_addr[10]),
        .I3(\execute_engine_reg[ir][24]_0 [7]),
        .O(\trap_ctrl[exc_buf][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFBFEFFFE)) 
    \trap_ctrl[exc_buf][1]_i_28 
       (.I0(\execute_engine_reg[ir][24]_0 [7]),
        .I1(\execute_engine_reg[ir][24]_0 [5]),
        .I2(xcsr_addr[9]),
        .I3(xcsr_addr[8]),
        .I4(\execute_engine_reg[ir][24]_0 [3]),
        .I5(\execute_engine_reg[ir][24]_0 [4]),
        .O(\trap_ctrl[exc_buf][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[exc_buf][1]_i_3 
       (.I0(\FSM_onehot_execute_engine_reg[state_n_0_][10] ),
        .I1(\FSM_onehot_execute_engine_reg[state_n_0_][11] ),
        .O(\trap_ctrl_reg[exc_buf]355_out ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trap_ctrl[exc_buf][1]_i_4 
       (.I0(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .O(\trap_ctrl[exc_buf][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFF0FEFFFEF0)) 
    \trap_ctrl[exc_buf][1]_i_5 
       (.I0(\trap_ctrl[exc_buf][1]_i_8_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\ctrl[ir_opcode] [6]),
        .I4(\trap_ctrl[exc_buf][1]_i_10_n_0 ),
        .I5(\ctrl[ir_opcode] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC0000CC0C035F)) 
    \trap_ctrl[exc_buf][1]_i_6 
       (.I0(\execute_engine_reg[ir][24]_0 [0]),
        .I1(\ctrl[ir_opcode] [5]),
        .I2(\execute_engine_reg[ir][24]_0 [1]),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\ctrl[ir_opcode] [6]),
        .I5(\ctrl[ir_opcode] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFF444F4)) 
    \trap_ctrl[exc_buf][1]_i_7 
       (.I0(\ctrl[ir_opcode] [5]),
        .I1(\ctrl[ir_opcode] [6]),
        .I2(\ctrl[ir_opcode] [3]),
        .I3(\trap_ctrl[exc_buf][1]_i_11_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_12_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_8 
       (.I0(\trap_ctrl[exc_buf][1]_i_13_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_14_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_15_n_0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_16_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_17_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_18_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \trap_ctrl[exc_buf][1]_i_9 
       (.I0(\neorv32_cpu_regfile_inst/rd_zero ),
        .I1(\decode_aux[rs1_zero]__3 ),
        .I2(xcsr_addr[11]),
        .I3(\trap_ctrl[exc_buf][1]_i_20_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_18_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAEAAAEAAAEA)) 
    \trap_ctrl[exc_buf][3]_i_1 
       (.I0(p_6_in6_in),
        .I1(\FSM_onehot_execute_engine[state][5]_i_2_n_0 ),
        .I2(\trap_ctrl[env_call]7_out__0 ),
        .I3(\FSM_onehot_execute_engine[state][5]_i_6_n_0 ),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .I5(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .O(\trap_ctrl[exc_buf][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \trap_ctrl[exc_buf][3]_i_2 
       (.I0(xcsr_addr[11]),
        .I1(\trap_ctrl[exc_buf][3]_i_3_n_0 ),
        .I2(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\execute_engine_reg[ir][24]_0 [1]),
        .O(\trap_ctrl[env_call]7_out__0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \trap_ctrl[exc_buf][3]_i_3 
       (.I0(\execute_engine_reg[ir][24]_0 [6]),
        .I1(xcsr_addr[7]),
        .I2(\trap_ctrl[exc_buf][3]_i_4_n_0 ),
        .I3(xcsr_addr[10]),
        .I4(\execute_engine_reg[ir][24]_0 [5]),
        .I5(xcsr_addr[6]),
        .O(\trap_ctrl[exc_buf][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trap_ctrl[exc_buf][3]_i_4 
       (.I0(\execute_engine_reg[ir][24]_0 [3]),
        .I1(\execute_engine_reg[ir][24]_0 [4]),
        .I2(xcsr_addr[8]),
        .I3(xcsr_addr[9]),
        .I4(xcsr_addr[5]),
        .I5(\execute_engine_reg[ir][24]_0 [7]),
        .O(\trap_ctrl[exc_buf][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAEAAAEAAAEA)) 
    \trap_ctrl[exc_buf][4]_i_1 
       (.I0(p_5_in5_in),
        .I1(\FSM_onehot_execute_engine[state][5]_i_2_n_0 ),
        .I2(\trap_ctrl[break_point]5_out__0 ),
        .I3(\FSM_onehot_execute_engine[state][5]_i_6_n_0 ),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .I5(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .O(\trap_ctrl[exc_buf][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \trap_ctrl[exc_buf][4]_i_2 
       (.I0(xcsr_addr[11]),
        .I1(\trap_ctrl[exc_buf][4]_i_3_n_0 ),
        .I2(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I3(\execute_engine_reg[ir][24]_0 [2]),
        .I4(\execute_engine_reg[ir][24]_0 [0]),
        .I5(\execute_engine_reg[ir][24]_0 [1]),
        .O(\trap_ctrl[break_point]5_out__0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \trap_ctrl[exc_buf][4]_i_3 
       (.I0(\execute_engine_reg[ir][24]_0 [6]),
        .I1(xcsr_addr[7]),
        .I2(\trap_ctrl[exc_buf][4]_i_4_n_0 ),
        .I3(xcsr_addr[10]),
        .I4(\execute_engine_reg[ir][24]_0 [5]),
        .I5(xcsr_addr[6]),
        .O(\trap_ctrl[exc_buf][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \trap_ctrl[exc_buf][4]_i_4 
       (.I0(\execute_engine_reg[ir][24]_0 [4]),
        .I1(xcsr_addr[8]),
        .I2(xcsr_addr[9]),
        .I3(\execute_engine_reg[ir][24]_0 [3]),
        .I4(xcsr_addr[5]),
        .I5(\execute_engine_reg[ir][24]_0 [7]),
        .O(\trap_ctrl[exc_buf][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000EAAAEAAAEAAA)) 
    \trap_ctrl[exc_buf][5]_i_1 
       (.I0(p_4_in4_in),
        .I1(\ctrl[lsu_rw] ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\trap_ctrl_reg[exc_buf][5]_0 ),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .I5(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .O(\trap_ctrl[exc_buf][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000BAAABAAABAAA)) 
    \trap_ctrl[exc_buf][6]_i_1 
       (.I0(p_3_in3_in),
        .I1(\ctrl[lsu_rw] ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\trap_ctrl_reg[exc_buf][5]_0 ),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .I5(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .O(\trap_ctrl[exc_buf][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000EAAAEAAAEAAA)) 
    \trap_ctrl[exc_buf][7]_i_1 
       (.I0(p_2_in2_in),
        .I1(\ctrl[lsu_rw] ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(arbiter_err),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .I5(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .O(\trap_ctrl[exc_buf][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000BAAABAAABAAA)) 
    \trap_ctrl[exc_buf][8]_i_1 
       (.I0(p_1_in1_in),
        .I1(\ctrl[lsu_rw] ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(arbiter_err),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .I5(\FSM_onehot_execute_engine_reg[state][9]_0 [2]),
        .O(\trap_ctrl[exc_buf][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][0]_i_1 
       (.I0(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I1(\csr_reg[mie_msi]__0 ),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .O(p_53_out[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][10]_i_1 
       (.I0(p_29_in),
        .I1(p_28_in),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_9_in),
        .O(p_53_out[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][12]_i_1 
       (.I0(p_35_in),
        .I1(p_34_in),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_7_in),
        .O(p_53_out[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][18]_i_1 
       (.I0(\csr_reg[mie_firq_n_0_][15] ),
        .I1(p_52_in),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_1_in),
        .O(p_53_out[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][1]_i_1 
       (.I0(p_3_in),
        .I1(\csr_reg[mie_mti]__0 ),
        .I2(p_18_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_53_out[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][2]_i_1 
       (.I0(\trap_ctrl_reg[irq_pnd_n_0_][2] ),
        .I1(\csr_reg[mie_mei]__0 ),
        .I2(p_17_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_53_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][3]_i_1 
       (.I0(p_8_in25_in),
        .I1(\csr_reg[mie_firq_n_0_][0] ),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_16_in),
        .O(p_53_out[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][5]_i_1 
       (.I0(p_14_in32_in),
        .I1(\csr_reg[mie_firq_n_0_][2] ),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_14_in),
        .O(p_53_out[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][6]_i_1 
       (.I0(p_17_in37_in),
        .I1(p_16_in36_in),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_13_in),
        .O(p_53_out[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][7]_i_1 
       (.I0(p_20_in),
        .I1(\csr_reg[mie_firq_n_0_][4] ),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_12_in),
        .O(p_53_out[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][8]_i_1 
       (.I0(p_23_in),
        .I1(p_22_in),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_11_in),
        .O(p_53_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][9]_i_1 
       (.I0(p_26_in),
        .I1(p_25_in),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_10_in),
        .O(p_53_out[9]));
  LUT3 #(
    .INIT(8'hF8)) 
    \trap_ctrl[irq_pnd][10]_i_1 
       (.I0(p_21_in),
        .I1(p_29_in),
        .I2(cpu_firq[6]),
        .O(p_46_out[10]));
  LUT3 #(
    .INIT(8'hF8)) 
    \trap_ctrl[irq_pnd][12]_i_1 
       (.I0(p_27_in),
        .I1(p_35_in),
        .I2(cpu_firq[7]),
        .O(p_46_out[12]));
  LUT3 #(
    .INIT(8'hF8)) 
    \trap_ctrl[irq_pnd][18]_i_1 
       (.I0(\csr_reg[mip_firq_nclr_n_0_][15] ),
        .I1(p_52_in),
        .I2(cpu_firq[8]),
        .O(p_46_out[18]));
  LUT3 #(
    .INIT(8'hF8)) 
    \trap_ctrl[irq_pnd][3]_i_1 
       (.I0(p_8_in25_in),
        .I1(\csr_reg[mip_firq_nclr_n_0_][0] ),
        .I2(cpu_firq[0]),
        .O(p_46_out[3]));
  LUT3 #(
    .INIT(8'hF8)) 
    \trap_ctrl[irq_pnd][5]_i_1 
       (.I0(p_6_in77_in),
        .I1(p_14_in32_in),
        .I2(cpu_firq[1]),
        .O(p_46_out[5]));
  LUT3 #(
    .INIT(8'hF8)) 
    \trap_ctrl[irq_pnd][6]_i_1 
       (.I0(p_9_in79_in),
        .I1(p_17_in37_in),
        .I2(cpu_firq[2]),
        .O(p_46_out[6]));
  LUT3 #(
    .INIT(8'hF8)) 
    \trap_ctrl[irq_pnd][7]_i_1 
       (.I0(p_12_in81_in),
        .I1(p_20_in),
        .I2(cpu_firq[3]),
        .O(p_46_out[7]));
  LUT3 #(
    .INIT(8'hF8)) 
    \trap_ctrl[irq_pnd][8]_i_1 
       (.I0(p_23_in),
        .I1(p_15_in83_in),
        .I2(cpu_firq[4]),
        .O(p_46_out[8]));
  LUT3 #(
    .INIT(8'hF8)) 
    \trap_ctrl[irq_pnd][9]_i_1 
       (.I0(p_18_in85_in),
        .I1(p_26_in),
        .I2(cpu_firq[5]),
        .O(p_46_out[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[wakeup]_i_1 
       (.I0(p_18_in),
        .I1(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I2(\trap_ctrl[wakeup]_i_2_n_0 ),
        .I3(p_1_in),
        .I4(p_16_in),
        .I5(p_13_in),
        .O(or_reduce_f11_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[wakeup]_i_2 
       (.I0(p_7_in),
        .I1(p_9_in),
        .I2(p_17_in),
        .I3(\trap_ctrl[wakeup]_i_3_n_0 ),
        .O(\trap_ctrl[wakeup]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[wakeup]_i_3 
       (.I0(p_12_in),
        .I1(p_14_in),
        .I2(p_10_in),
        .I3(p_11_in),
        .O(\trap_ctrl[wakeup]_i_3_n_0 ));
  FDRE \trap_ctrl_reg[cause][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\trap_ctrl[cause][0]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][0] ),
        .R(1'b0));
  FDRE \trap_ctrl_reg[cause][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\trap_ctrl[cause][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][1] ),
        .R(1'b0));
  FDRE \trap_ctrl_reg[cause][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\trap_ctrl[cause][2]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][2] ),
        .R(1'b0));
  FDRE \trap_ctrl_reg[cause][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\trap_ctrl[cause][3]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][3] ),
        .R(1'b0));
  FDRE \trap_ctrl_reg[cause][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\trap_ctrl[cause][4]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][4] ),
        .R(1'b0));
  FDRE \trap_ctrl_reg[cause][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\trap_ctrl[cause][6]_i_1_n_0 ),
        .Q(p_1_in163_in),
        .R(1'b0));
  FDCE \trap_ctrl_reg[env_pending] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[env_pending]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[env_pending]__0 ));
  FDCE \trap_ctrl_reg[exc_buf][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_4 ),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[exc_buf][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[exc_buf][1]_0 ));
  FDCE \trap_ctrl_reg[exc_buf][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_3 ),
        .Q(p_7_in7_in));
  FDCE \trap_ctrl_reg[exc_buf][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][3]_i_1_n_0 ),
        .Q(p_6_in6_in));
  FDCE \trap_ctrl_reg[exc_buf][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][4]_i_1_n_0 ),
        .Q(p_5_in5_in));
  FDCE \trap_ctrl_reg[exc_buf][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][5]_i_1_n_0 ),
        .Q(p_4_in4_in));
  FDCE \trap_ctrl_reg[exc_buf][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][6]_i_1_n_0 ),
        .Q(p_3_in3_in));
  FDCE \trap_ctrl_reg[exc_buf][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][7]_i_1_n_0 ),
        .Q(p_2_in2_in));
  FDCE \trap_ctrl_reg[exc_buf][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][8]_i_1_n_0 ),
        .Q(p_1_in1_in));
  FDCE \trap_ctrl_reg[irq_buf][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[0]),
        .Q(\trap_ctrl_reg[irq_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_buf][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[10]),
        .Q(p_9_in));
  FDCE \trap_ctrl_reg[irq_buf][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[12]),
        .Q(p_7_in));
  FDCE \trap_ctrl_reg[irq_buf][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[18]),
        .Q(p_1_in));
  FDCE \trap_ctrl_reg[irq_buf][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[1]),
        .Q(p_18_in));
  FDCE \trap_ctrl_reg[irq_buf][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[2]),
        .Q(p_17_in));
  FDCE \trap_ctrl_reg[irq_buf][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[3]),
        .Q(p_16_in));
  FDCE \trap_ctrl_reg[irq_buf][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[5]),
        .Q(p_14_in));
  FDCE \trap_ctrl_reg[irq_buf][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[6]),
        .Q(p_13_in));
  FDCE \trap_ctrl_reg[irq_buf][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[7]),
        .Q(p_12_in));
  FDCE \trap_ctrl_reg[irq_buf][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[8]),
        .Q(p_11_in));
  FDCE \trap_ctrl_reg[irq_buf][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[9]),
        .Q(p_10_in));
  FDCE \trap_ctrl_reg[irq_pnd][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][2]_0 [0]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_pnd][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_46_out[10]),
        .Q(p_29_in));
  FDCE \trap_ctrl_reg[irq_pnd][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_46_out[12]),
        .Q(p_35_in));
  FDCE \trap_ctrl_reg[irq_pnd][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_46_out[18]),
        .Q(p_52_in));
  FDCE \trap_ctrl_reg[irq_pnd][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][2]_0 [1]),
        .Q(p_3_in));
  FDCE \trap_ctrl_reg[irq_pnd][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][2]_0 [2]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][2] ));
  FDCE \trap_ctrl_reg[irq_pnd][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_46_out[3]),
        .Q(p_8_in25_in));
  FDCE \trap_ctrl_reg[irq_pnd][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_46_out[5]),
        .Q(p_14_in32_in));
  FDCE \trap_ctrl_reg[irq_pnd][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_46_out[6]),
        .Q(p_17_in37_in));
  FDCE \trap_ctrl_reg[irq_pnd][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_46_out[7]),
        .Q(p_20_in));
  FDCE \trap_ctrl_reg[irq_pnd][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_46_out[8]),
        .Q(p_23_in));
  FDCE \trap_ctrl_reg[irq_pnd][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_46_out[9]),
        .Q(p_26_in));
  FDCE \trap_ctrl_reg[wakeup] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(or_reduce_f11_out),
        .Q(\trap_ctrl_reg[wakeup]__0 ));
endmodule

(* ORIG_REF_NAME = "neorv32_cpu_cp_shifter" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_cpu_cp_shifter
   (\serial_shifter.shifter_reg[done_ff] ,
    \ctrl_nxt[rf_wb_en]0__0 ,
    Q,
    \serial_shifter.shifter_reg[sreg][31]_0 ,
    m_axi_aclk,
    rstn_sys,
    \FSM_onehot_execute_engine[state][12]_i_12 ,
    \ctrl[alu_cp_trig] ,
    opb__95,
    \serial_shifter.shifter_reg[sreg][31]_1 ,
    \serial_shifter.shifter_reg[busy]_0 ,
    \trap_ctrl_reg[env_pending]__0 ,
    D);
  output \serial_shifter.shifter_reg[done_ff] ;
  output \ctrl_nxt[rf_wb_en]0__0 ;
  output [1:0]Q;
  output [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  input m_axi_aclk;
  input rstn_sys;
  input [0:0]\FSM_onehot_execute_engine[state][12]_i_12 ;
  input [0:0]\ctrl[alu_cp_trig] ;
  input [2:0]opb__95;
  input [31:0]\serial_shifter.shifter_reg[sreg][31]_1 ;
  input [0:0]\serial_shifter.shifter_reg[busy]_0 ;
  input \trap_ctrl_reg[env_pending]__0 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]\FSM_onehot_execute_engine[state][12]_i_12 ;
  wire [1:0]Q;
  wire cp_done;
  wire [0:0]\ctrl[alu_cp_trig] ;
  wire \ctrl_nxt[rf_wb_en]0__0 ;
  wire m_axi_aclk;
  wire [2:0]opb__95;
  wire [4:2]p_0_in;
  wire rstn_sys;
  wire \serial_shifter.shifter[busy]_i_1_n_0 ;
  wire \serial_shifter.shifter[cnt][4]_i_3_n_0 ;
  wire [0:0]\serial_shifter.shifter_reg[busy]_0 ;
  wire \serial_shifter.shifter_reg[busy]__0 ;
  wire [4:2]\serial_shifter.shifter_reg[cnt] ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31]_1 ;
  wire \shifter[done]__1 ;
  wire \shifter[sreg] ;
  wire \trap_ctrl_reg[env_pending]__0 ;

  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \ctrl[rf_wb_en]_i_6 
       (.I0(Q[1]),
        .I1(\serial_shifter.shifter_reg[cnt] [4]),
        .I2(\serial_shifter.shifter_reg[cnt] [3]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[busy]__0 ),
        .I5(\FSM_onehot_execute_engine[state][12]_i_12 ),
        .O(\ctrl_nxt[rf_wb_en]0__0 ));
  LUT5 #(
    .INIT(32'hAABFAAAA)) 
    \serial_shifter.shifter[busy]_i_1 
       (.I0(\ctrl[alu_cp_trig] ),
        .I1(\serial_shifter.shifter_reg[busy]_0 ),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(\shifter[done]__1 ),
        .I4(\serial_shifter.shifter_reg[busy]__0 ),
        .O(\serial_shifter.shifter[busy]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \serial_shifter.shifter[busy]_i_2 
       (.I0(Q[1]),
        .I1(\serial_shifter.shifter_reg[cnt] [4]),
        .I2(\serial_shifter.shifter_reg[cnt] [3]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .O(\shifter[done]__1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \serial_shifter.shifter[cnt][2]_i_1 
       (.I0(opb__95[0]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\serial_shifter.shifter_reg[cnt] [2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \serial_shifter.shifter[cnt][3]_i_1 
       (.I0(opb__95[1]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\serial_shifter.shifter_reg[cnt] [3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \serial_shifter.shifter[cnt][4]_i_1 
       (.I0(opb__95[2]),
        .I1(\ctrl[alu_cp_trig] ),
        .I2(\serial_shifter.shifter_reg[cnt] [3]),
        .I3(\serial_shifter.shifter[cnt][4]_i_3_n_0 ),
        .I4(\serial_shifter.shifter_reg[cnt] [2]),
        .I5(\serial_shifter.shifter_reg[cnt] [4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \serial_shifter.shifter[cnt][4]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\serial_shifter.shifter[cnt][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \serial_shifter.shifter[done_ff]_i_1 
       (.I0(\serial_shifter.shifter_reg[busy]__0 ),
        .I1(\serial_shifter.shifter_reg[cnt] [2]),
        .I2(\serial_shifter.shifter_reg[cnt] [3]),
        .I3(\serial_shifter.shifter_reg[cnt] [4]),
        .I4(Q[1]),
        .O(cp_done));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \serial_shifter.shifter[sreg][31]_i_1 
       (.I0(\ctrl[alu_cp_trig] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\serial_shifter.shifter_reg[cnt] [3]),
        .I4(\serial_shifter.shifter_reg[cnt] [2]),
        .I5(\serial_shifter.shifter_reg[cnt] [4]),
        .O(\shifter[sreg] ));
  FDCE \serial_shifter.shifter_reg[busy] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter[busy]_i_1_n_0 ),
        .Q(\serial_shifter.shifter_reg[busy]__0 ));
  FDCE \serial_shifter.shifter_reg[cnt][0] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \serial_shifter.shifter_reg[cnt][1] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \serial_shifter.shifter_reg[cnt][2] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\serial_shifter.shifter_reg[cnt] [2]));
  FDCE \serial_shifter.shifter_reg[cnt][3] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\serial_shifter.shifter_reg[cnt] [3]));
  FDCE \serial_shifter.shifter_reg[cnt][4] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\serial_shifter.shifter_reg[cnt] [4]));
  FDCE \serial_shifter.shifter_reg[done_ff]__0 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cp_done),
        .Q(\serial_shifter.shifter_reg[done_ff] ));
  FDCE \serial_shifter.shifter_reg[sreg][0] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [0]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [0]));
  FDCE \serial_shifter.shifter_reg[sreg][10] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [10]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [10]));
  FDCE \serial_shifter.shifter_reg[sreg][11] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [11]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [11]));
  FDCE \serial_shifter.shifter_reg[sreg][12] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [12]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [12]));
  FDCE \serial_shifter.shifter_reg[sreg][13] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [13]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [13]));
  FDCE \serial_shifter.shifter_reg[sreg][14] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [14]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [14]));
  FDCE \serial_shifter.shifter_reg[sreg][15] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [15]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [15]));
  FDCE \serial_shifter.shifter_reg[sreg][16] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [16]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [16]));
  FDCE \serial_shifter.shifter_reg[sreg][17] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [17]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [17]));
  FDCE \serial_shifter.shifter_reg[sreg][18] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [18]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [18]));
  FDCE \serial_shifter.shifter_reg[sreg][19] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [19]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [19]));
  FDCE \serial_shifter.shifter_reg[sreg][1] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [1]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [1]));
  FDCE \serial_shifter.shifter_reg[sreg][20] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [20]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [20]));
  FDCE \serial_shifter.shifter_reg[sreg][21] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [21]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [21]));
  FDCE \serial_shifter.shifter_reg[sreg][22] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [22]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [22]));
  FDCE \serial_shifter.shifter_reg[sreg][23] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [23]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [23]));
  FDCE \serial_shifter.shifter_reg[sreg][24] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [24]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [24]));
  FDCE \serial_shifter.shifter_reg[sreg][25] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [25]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [25]));
  FDCE \serial_shifter.shifter_reg[sreg][26] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [26]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [26]));
  FDCE \serial_shifter.shifter_reg[sreg][27] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [27]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [27]));
  FDCE \serial_shifter.shifter_reg[sreg][28] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [28]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [28]));
  FDCE \serial_shifter.shifter_reg[sreg][29] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [29]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [29]));
  FDCE \serial_shifter.shifter_reg[sreg][2] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [2]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [2]));
  FDCE \serial_shifter.shifter_reg[sreg][30] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [30]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [30]));
  FDCE \serial_shifter.shifter_reg[sreg][31] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [31]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [31]));
  FDCE \serial_shifter.shifter_reg[sreg][3] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [3]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [3]));
  FDCE \serial_shifter.shifter_reg[sreg][4] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [4]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [4]));
  FDCE \serial_shifter.shifter_reg[sreg][5] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [5]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [5]));
  FDCE \serial_shifter.shifter_reg[sreg][6] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [6]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [6]));
  FDCE \serial_shifter.shifter_reg[sreg][7] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [7]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [7]));
  FDCE \serial_shifter.shifter_reg[sreg][8] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [8]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [8]));
  FDCE \serial_shifter.shifter_reg[sreg][9] 
       (.C(m_axi_aclk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [9]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "neorv32_cpu_lsu" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_cpu_lsu
   (misaligned,
    arbiter_err,
    \cpu_d_req[rw] ,
    D,
    Q,
    \bus_req_o_reg[priv]_0 ,
    \bus_req_o_reg[rw]_0 ,
    \bus_req_o_reg[rw]_1 ,
    \mar_reg[10]_0 ,
    \mar_reg[9]_0 ,
    \mar_reg[11]_0 ,
    \mar_reg[9]_1 ,
    \mar_reg[11]_1 ,
    \mar_reg[10]_1 ,
    \mar_reg[10]_2 ,
    \mar_reg[11]_2 ,
    \mar_reg[2]_0 ,
    \mar_reg[11]_3 ,
    \mar_reg[3]_0 ,
    \mar_reg[2]_1 ,
    WEA,
    \bus_req_o_reg[ben][3]_0 ,
    \mar_reg[19]_0 ,
    \bus_req_o_reg[ben][1]_0 ,
    \bus_req_o_reg[ben][2]_0 ,
    \bus_req_o_reg[ben][3]_1 ,
    \bus_req_o_reg[ben][0]_0 ,
    \bus_req_o_reg[ben][1]_1 ,
    \bus_req_o_reg[ben][2]_1 ,
    \bus_req_o_reg[ben][3]_2 ,
    \arbiter[state_nxt]1 ,
    \execute_engine_reg[ir][12] ,
    rdata_o__0,
    \fetch_engine_reg[pc][2] ,
    \mar_reg[12]_0 ,
    \ctrl[prsc] ,
    \fetch_engine_reg[pc][2]_0 ,
    \ctrl[prsc]_0 ,
    \fetch_engine_reg[pc][2]_1 ,
    \arbiter_reg[rtx_sreg][2] ,
    \mar_reg[12]_1 ,
    \arbiter_reg[rtx_sreg][3] ,
    trig_start,
    trig_stop,
    trig_data,
    \bus_req_o_reg[rw]_2 ,
    \bus_req_o_reg[data][31]_0 ,
    \fetch_engine_reg[pc][2]_2 ,
    \bus_req_o_reg[rw]_3 ,
    \serial_reg[state][1] ,
    \mar_reg[13]_0 ,
    \mar_reg[13]_1 ,
    \mar_reg[14]_0 ,
    \mar_reg[22]_0 ,
    \mar_reg[24]_0 ,
    reset_wdt4_out,
    \mar_reg[9]_2 ,
    \ctrl_reg[lock] ,
    reset_force1_out,
    mtime_lo_we0,
    mtime_hi_we0,
    \bus_req_o_reg[rw]_4 ,
    \bus_req_o_reg[rw]_5 ,
    fifo_clr,
    E,
    \rdata_o_reg[31]_0 ,
    arbiter_req_reg_0,
    misaligned_reg_0,
    m_axi_aclk,
    rstn_sys,
    arbiter_err_reg_0,
    \ctrl[lsu_rw] ,
    \bus_req_i[src] ,
    mem_ram_b0_reg,
    \io_req[stb] ,
    \ctrl_reg[enable] ,
    \ctrl_reg[we] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][25] ,
    \imem_ram.mem_ram_b3_reg ,
    \ctrl_reg[adr][31] ,
    \ctrl[lsu_req] ,
    \rdata_o_reg[16]_0 ,
    \rdata_o[31]_i_2_0 ,
    \rdata_o_reg[8]_0 ,
    \rdata_o_reg[8]_1 ,
    rdata,
    rden,
    \rdata_o[31]_i_2_1 ,
    \rdata_o[31]_i_2_2 ,
    \rdata_o[31]_i_2_3 ,
    \rdata_o[31]_i_2_4 ,
    \fifo_buffer.fifo_reg[buf][0] ,
    \fifo[empty] ,
    \fifo_buffer.fifo_reg[buf][0]_0 ,
    \fifo[empty]_1 ,
    reset_force_reg,
    \fifo[empty]_3 ,
    \bus_rsp_o_reg[data][2] ,
    \fifo[empty]_4 ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    \ctrl_reg[state] ,
    \ctrl_reg[state]_0 ,
    \ctrl_reg[state]_1 ,
    \arbiter_reg[state] ,
    \arbiter[state_nxt]00_out ,
    reset_force_reg_0,
    \trap_ctrl_reg[env_pending]__0 ,
    arbiter_req_reg_1,
    \mar_reg[31]_0 ,
    \rdata_o_reg[31]_1 ,
    \bus_req_o_reg[data][31]_1 ,
    \bus_req_o_reg[ben][3]_3 );
  output misaligned;
  output arbiter_err;
  output \cpu_d_req[rw] ;
  output [1:0]D;
  output [31:0]Q;
  output \bus_req_o_reg[priv]_0 ;
  output \bus_req_o_reg[rw]_0 ;
  output \bus_req_o_reg[rw]_1 ;
  output \mar_reg[10]_0 ;
  output \mar_reg[9]_0 ;
  output \mar_reg[11]_0 ;
  output \mar_reg[9]_1 ;
  output \mar_reg[11]_1 ;
  output \mar_reg[10]_1 ;
  output \mar_reg[10]_2 ;
  output \mar_reg[11]_2 ;
  output \mar_reg[2]_0 ;
  output \mar_reg[11]_3 ;
  output \mar_reg[3]_0 ;
  output \mar_reg[2]_1 ;
  output [0:0]WEA;
  output [3:0]\bus_req_o_reg[ben][3]_0 ;
  output \mar_reg[19]_0 ;
  output [0:0]\bus_req_o_reg[ben][1]_0 ;
  output [0:0]\bus_req_o_reg[ben][2]_0 ;
  output [0:0]\bus_req_o_reg[ben][3]_1 ;
  output [0:0]\bus_req_o_reg[ben][0]_0 ;
  output [0:0]\bus_req_o_reg[ben][1]_1 ;
  output [0:0]\bus_req_o_reg[ben][2]_1 ;
  output [0:0]\bus_req_o_reg[ben][3]_2 ;
  output \arbiter[state_nxt]1 ;
  output \execute_engine_reg[ir][12] ;
  output [0:0]rdata_o__0;
  output [0:0]\fetch_engine_reg[pc][2] ;
  output \mar_reg[12]_0 ;
  output \ctrl[prsc] ;
  output [0:0]\fetch_engine_reg[pc][2]_0 ;
  output \ctrl[prsc]_0 ;
  output [0:0]\fetch_engine_reg[pc][2]_1 ;
  output \arbiter_reg[rtx_sreg][2] ;
  output \mar_reg[12]_1 ;
  output \arbiter_reg[rtx_sreg][3] ;
  output trig_start;
  output trig_stop;
  output trig_data;
  output [0:0]\bus_req_o_reg[rw]_2 ;
  output [31:0]\bus_req_o_reg[data][31]_0 ;
  output [0:0]\fetch_engine_reg[pc][2]_2 ;
  output [0:0]\bus_req_o_reg[rw]_3 ;
  output \serial_reg[state][1] ;
  output \mar_reg[13]_0 ;
  output \mar_reg[13]_1 ;
  output \mar_reg[14]_0 ;
  output \mar_reg[22]_0 ;
  output \mar_reg[24]_0 ;
  output reset_wdt4_out;
  output \mar_reg[9]_2 ;
  output [0:0]\ctrl_reg[lock] ;
  output reset_force1_out;
  output mtime_lo_we0;
  output mtime_hi_we0;
  output [0:0]\bus_req_o_reg[rw]_4 ;
  output [0:0]\bus_req_o_reg[rw]_5 ;
  output fifo_clr;
  output [0:0]E;
  output [31:0]\rdata_o_reg[31]_0 ;
  input [1:0]arbiter_req_reg_0;
  input misaligned_reg_0;
  input m_axi_aclk;
  input rstn_sys;
  input arbiter_err_reg_0;
  input \ctrl[lsu_rw] ;
  input \bus_req_i[src] ;
  input [5:0]mem_ram_b0_reg;
  input \io_req[stb] ;
  input \ctrl_reg[enable] ;
  input [20:0]\ctrl_reg[we] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][25] ;
  input \imem_ram.mem_ram_b3_reg ;
  input \ctrl_reg[adr][31] ;
  input \ctrl[lsu_req] ;
  input \rdata_o_reg[16]_0 ;
  input [1:0]\rdata_o[31]_i_2_0 ;
  input \rdata_o_reg[8]_0 ;
  input \rdata_o_reg[8]_1 ;
  input [3:0]rdata;
  input rden;
  input \rdata_o[31]_i_2_1 ;
  input \rdata_o[31]_i_2_2 ;
  input \rdata_o[31]_i_2_3 ;
  input \rdata_o[31]_i_2_4 ;
  input \fifo_buffer.fifo_reg[buf][0] ;
  input \fifo[empty] ;
  input \fifo_buffer.fifo_reg[buf][0]_0 ;
  input \fifo[empty]_1 ;
  input reset_force_reg;
  input \fifo[empty]_3 ;
  input [1:0]\bus_rsp_o_reg[data][2] ;
  input \fifo[empty]_4 ;
  input \bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \ctrl_reg[state] ;
  input \ctrl_reg[state]_0 ;
  input \ctrl_reg[state]_1 ;
  input [1:0]\arbiter_reg[state] ;
  input \arbiter[state_nxt]00_out ;
  input reset_force_reg_0;
  input \trap_ctrl_reg[env_pending]__0 ;
  input arbiter_req_reg_1;
  input [31:0]\mar_reg[31]_0 ;
  input [31:0]\rdata_o_reg[31]_1 ;
  input [31:0]\bus_req_o_reg[data][31]_1 ;
  input [3:0]\bus_req_o_reg[ben][3]_3 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire \arbiter[state_nxt]00_out ;
  wire \arbiter[state_nxt]1 ;
  wire arbiter_err;
  wire arbiter_err_reg_0;
  wire \arbiter_reg[rtx_sreg][2] ;
  wire \arbiter_reg[rtx_sreg][3] ;
  wire [1:0]\arbiter_reg[state] ;
  wire arbiter_req_i_1_n_0;
  wire [1:0]arbiter_req_reg_0;
  wire arbiter_req_reg_1;
  wire \bus_req_i[src] ;
  wire [0:0]\bus_req_o_reg[ben][0]_0 ;
  wire [0:0]\bus_req_o_reg[ben][1]_0 ;
  wire [0:0]\bus_req_o_reg[ben][1]_1 ;
  wire [0:0]\bus_req_o_reg[ben][2]_0 ;
  wire [0:0]\bus_req_o_reg[ben][2]_1 ;
  wire [3:0]\bus_req_o_reg[ben][3]_0 ;
  wire [0:0]\bus_req_o_reg[ben][3]_1 ;
  wire [0:0]\bus_req_o_reg[ben][3]_2 ;
  wire [3:0]\bus_req_o_reg[ben][3]_3 ;
  wire [31:0]\bus_req_o_reg[data][31]_0 ;
  wire [31:0]\bus_req_o_reg[data][31]_1 ;
  wire \bus_req_o_reg[priv]_0 ;
  wire \bus_req_o_reg[rw]_0 ;
  wire \bus_req_o_reg[rw]_1 ;
  wire [0:0]\bus_req_o_reg[rw]_2 ;
  wire [0:0]\bus_req_o_reg[rw]_3 ;
  wire [0:0]\bus_req_o_reg[rw]_4 ;
  wire [0:0]\bus_req_o_reg[rw]_5 ;
  wire \bus_rsp_o[data][25]_i_3_n_0 ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire [1:0]\bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \cpu_d_req[priv] ;
  wire \cpu_d_req[rw] ;
  wire \ctrl[adr][31]_i_10_n_0 ;
  wire \ctrl[adr][31]_i_11_n_0 ;
  wire \ctrl[adr][31]_i_12_n_0 ;
  wire \ctrl[adr][31]_i_9_n_0 ;
  wire \ctrl[lsu_req] ;
  wire \ctrl[lsu_rw] ;
  wire \ctrl[prsc] ;
  wire \ctrl[prsc]_0 ;
  wire \ctrl_reg[adr][31] ;
  wire \ctrl_reg[enable] ;
  wire [0:0]\ctrl_reg[lock] ;
  wire \ctrl_reg[state] ;
  wire \ctrl_reg[state]_0 ;
  wire \ctrl_reg[state]_1 ;
  wire [20:0]\ctrl_reg[we] ;
  wire \execute_engine_reg[ir][12] ;
  wire [0:0]\fetch_engine_reg[pc][2] ;
  wire [0:0]\fetch_engine_reg[pc][2]_0 ;
  wire [0:0]\fetch_engine_reg[pc][2]_1 ;
  wire [0:0]\fetch_engine_reg[pc][2]_2 ;
  wire \fifo[empty] ;
  wire \fifo[empty]_1 ;
  wire \fifo[empty]_3 ;
  wire \fifo[empty]_4 ;
  wire \fifo_buffer.fifo_reg[buf][0] ;
  wire \fifo_buffer.fifo_reg[buf][0]_0 ;
  wire fifo_clr;
  wire \imem_ram.mem_ram_b3_reg ;
  wire \io_req[stb] ;
  wire m_axi_aclk;
  wire \mar_reg[10]_0 ;
  wire \mar_reg[10]_1 ;
  wire \mar_reg[10]_2 ;
  wire \mar_reg[11]_0 ;
  wire \mar_reg[11]_1 ;
  wire \mar_reg[11]_2 ;
  wire \mar_reg[11]_3 ;
  wire \mar_reg[12]_0 ;
  wire \mar_reg[12]_1 ;
  wire \mar_reg[13]_0 ;
  wire \mar_reg[13]_1 ;
  wire \mar_reg[14]_0 ;
  wire \mar_reg[19]_0 ;
  wire \mar_reg[22]_0 ;
  wire \mar_reg[24]_0 ;
  wire \mar_reg[2]_0 ;
  wire \mar_reg[2]_1 ;
  wire [31:0]\mar_reg[31]_0 ;
  wire \mar_reg[3]_0 ;
  wire \mar_reg[9]_0 ;
  wire \mar_reg[9]_1 ;
  wire \mar_reg[9]_2 ;
  wire [5:0]mem_ram_b0_reg;
  wire misaligned;
  wire misaligned_reg_0;
  wire mtime_hi_we0;
  wire mtime_lo_we0;
  wire mtime_lo_we_i_2_n_0;
  wire \mtimecmp_hi[31]_i_4_n_0 ;
  wire \mtimecmp_lo[31]_i_2_n_0 ;
  wire [3:0]rdata;
  wire [1:0]\rdata_o[31]_i_2_0 ;
  wire \rdata_o[31]_i_2_1 ;
  wire \rdata_o[31]_i_2_2 ;
  wire \rdata_o[31]_i_2_3 ;
  wire \rdata_o[31]_i_2_4 ;
  wire \rdata_o[31]_i_4_n_0 ;
  wire \rdata_o[31]_i_5_n_0 ;
  wire \rdata_o[31]_i_6_n_0 ;
  wire \rdata_o[31]_i_7_n_0 ;
  wire [0:0]rdata_o__0;
  wire \rdata_o_reg[16]_0 ;
  wire [31:0]\rdata_o_reg[31]_0 ;
  wire [31:0]\rdata_o_reg[31]_1 ;
  wire \rdata_o_reg[8]_0 ;
  wire \rdata_o_reg[8]_1 ;
  wire rden;
  wire reset_force1_out;
  wire reset_force_reg;
  wire reset_force_reg_0;
  wire reset_wdt4_out;
  wire reset_wdt_i_10_n_0;
  wire reset_wdt_i_11_n_0;
  wire reset_wdt_i_2_n_0;
  wire reset_wdt_i_3_n_0;
  wire reset_wdt_i_4_n_0;
  wire reset_wdt_i_5_n_0;
  wire reset_wdt_i_6_n_0;
  wire reset_wdt_i_7_n_0;
  wire reset_wdt_i_8_n_0;
  wire reset_wdt_i_9_n_0;
  wire rstn_sys;
  wire \serial_reg[state][1] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire trig_data;
  wire trig_start;
  wire trig_start_i_2_n_0;
  wire trig_stop;
  wire trig_stop_i_2_n_0;

  FDCE arbiter_err_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(arbiter_err_reg_0),
        .Q(arbiter_err));
  LUT5 #(
    .INIT(32'h003FAAAA)) 
    arbiter_req_i_1
       (.I0(\ctrl[lsu_req] ),
        .I1(arbiter_req_reg_0[1]),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(arbiter_req_reg_1),
        .I4(E),
        .O(arbiter_req_i_1_n_0));
  FDCE arbiter_req_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(arbiter_req_i_1_n_0),
        .Q(E));
  FDCE \bus_req_o_reg[ben][0] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_3 [0]),
        .Q(\bus_req_o_reg[ben][3]_0 [0]));
  FDCE \bus_req_o_reg[ben][1] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_3 [1]),
        .Q(\bus_req_o_reg[ben][3]_0 [1]));
  FDCE \bus_req_o_reg[ben][2] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_3 [2]),
        .Q(\bus_req_o_reg[ben][3]_0 [2]));
  FDCE \bus_req_o_reg[ben][3] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_3 [3]),
        .Q(\bus_req_o_reg[ben][3]_0 [3]));
  FDCE \bus_req_o_reg[data][0] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [0]),
        .Q(\bus_req_o_reg[data][31]_0 [0]));
  FDCE \bus_req_o_reg[data][10] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [10]),
        .Q(\bus_req_o_reg[data][31]_0 [10]));
  FDCE \bus_req_o_reg[data][11] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [11]),
        .Q(\bus_req_o_reg[data][31]_0 [11]));
  FDCE \bus_req_o_reg[data][12] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [12]),
        .Q(\bus_req_o_reg[data][31]_0 [12]));
  FDCE \bus_req_o_reg[data][13] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [13]),
        .Q(\bus_req_o_reg[data][31]_0 [13]));
  FDCE \bus_req_o_reg[data][14] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [14]),
        .Q(\bus_req_o_reg[data][31]_0 [14]));
  FDCE \bus_req_o_reg[data][15] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [15]),
        .Q(\bus_req_o_reg[data][31]_0 [15]));
  FDCE \bus_req_o_reg[data][16] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [16]),
        .Q(\bus_req_o_reg[data][31]_0 [16]));
  FDCE \bus_req_o_reg[data][17] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [17]),
        .Q(\bus_req_o_reg[data][31]_0 [17]));
  FDCE \bus_req_o_reg[data][18] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [18]),
        .Q(\bus_req_o_reg[data][31]_0 [18]));
  FDCE \bus_req_o_reg[data][19] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [19]),
        .Q(\bus_req_o_reg[data][31]_0 [19]));
  FDCE \bus_req_o_reg[data][1] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [1]),
        .Q(\bus_req_o_reg[data][31]_0 [1]));
  FDCE \bus_req_o_reg[data][20] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [20]),
        .Q(\bus_req_o_reg[data][31]_0 [20]));
  FDCE \bus_req_o_reg[data][21] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [21]),
        .Q(\bus_req_o_reg[data][31]_0 [21]));
  FDCE \bus_req_o_reg[data][22] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [22]),
        .Q(\bus_req_o_reg[data][31]_0 [22]));
  FDCE \bus_req_o_reg[data][23] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [23]),
        .Q(\bus_req_o_reg[data][31]_0 [23]));
  FDCE \bus_req_o_reg[data][24] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [24]),
        .Q(\bus_req_o_reg[data][31]_0 [24]));
  FDCE \bus_req_o_reg[data][25] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [25]),
        .Q(\bus_req_o_reg[data][31]_0 [25]));
  FDCE \bus_req_o_reg[data][26] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [26]),
        .Q(\bus_req_o_reg[data][31]_0 [26]));
  FDCE \bus_req_o_reg[data][27] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [27]),
        .Q(\bus_req_o_reg[data][31]_0 [27]));
  FDCE \bus_req_o_reg[data][28] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [28]),
        .Q(\bus_req_o_reg[data][31]_0 [28]));
  FDCE \bus_req_o_reg[data][29] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [29]),
        .Q(\bus_req_o_reg[data][31]_0 [29]));
  FDCE \bus_req_o_reg[data][2] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [2]),
        .Q(\bus_req_o_reg[data][31]_0 [2]));
  FDCE \bus_req_o_reg[data][30] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [30]),
        .Q(\bus_req_o_reg[data][31]_0 [30]));
  FDCE \bus_req_o_reg[data][31] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [31]),
        .Q(\bus_req_o_reg[data][31]_0 [31]));
  FDCE \bus_req_o_reg[data][3] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [3]),
        .Q(\bus_req_o_reg[data][31]_0 [3]));
  FDCE \bus_req_o_reg[data][4] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [4]),
        .Q(\bus_req_o_reg[data][31]_0 [4]));
  FDCE \bus_req_o_reg[data][5] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [5]),
        .Q(\bus_req_o_reg[data][31]_0 [5]));
  FDCE \bus_req_o_reg[data][6] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [6]),
        .Q(\bus_req_o_reg[data][31]_0 [6]));
  FDCE \bus_req_o_reg[data][7] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [7]),
        .Q(\bus_req_o_reg[data][31]_0 [7]));
  FDCE \bus_req_o_reg[data][8] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [8]),
        .Q(\bus_req_o_reg[data][31]_0 [8]));
  FDCE \bus_req_o_reg[data][9] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [9]),
        .Q(\bus_req_o_reg[data][31]_0 [9]));
  FDCE \bus_req_o_reg[priv] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(1'b1),
        .Q(\cpu_d_req[priv] ));
  FDCE \bus_req_o_reg[rw] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\ctrl[lsu_rw] ),
        .Q(\cpu_d_req[rw] ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \bus_rsp_o[data][11]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][11] ),
        .I1(\bus_rsp_o[data][25]_i_3_n_0 ),
        .I2(mem_ram_b0_reg[1]),
        .I3(\io_req[stb] ),
        .I4(\mar_reg[11]_3 ),
        .I5(\bus_req_o_reg[rw]_1 ),
        .O(\mar_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \bus_rsp_o[data][1]_i_1__3 
       (.I0(\ctrl_reg[enable] ),
        .I1(\mar_reg[12]_1 ),
        .I2(\fifo_buffer.fifo_reg[buf][0] ),
        .I3(\mar_reg[10]_1 ),
        .I4(\bus_req_o_reg[rw]_1 ),
        .I5(\bus_rsp_o_reg[data][2] [0]),
        .O(\arbiter_reg[rtx_sreg][2] ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \bus_rsp_o[data][23]_i_1__0 
       (.I0(\mtimecmp_lo[31]_i_2_n_0 ),
        .I1(\bus_rsp_o[data][25]_i_3_n_0 ),
        .I2(mem_ram_b0_reg[1]),
        .I3(\io_req[stb] ),
        .I4(\mar_reg[11]_3 ),
        .I5(\bus_req_o_reg[rw]_1 ),
        .O(\mar_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \bus_rsp_o[data][25]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][25] ),
        .I1(\bus_rsp_o[data][25]_i_3_n_0 ),
        .I2(mem_ram_b0_reg[1]),
        .I3(\io_req[stb] ),
        .I4(\mar_reg[11]_3 ),
        .I5(\bus_req_o_reg[rw]_1 ),
        .O(\mar_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hCACFFAFF)) 
    \bus_rsp_o[data][25]_i_3 
       (.I0(Q[8]),
        .I1(\ctrl_reg[we] [2]),
        .I2(\bus_req_i[src] ),
        .I3(Q[12]),
        .I4(\ctrl_reg[we] [6]),
        .O(\bus_rsp_o[data][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \bus_rsp_o[data][2]_i_1__3 
       (.I0(\ctrl_reg[enable] ),
        .I1(\mar_reg[12]_1 ),
        .I2(\fifo_buffer.fifo_reg[buf][0] ),
        .I3(\mar_reg[10]_1 ),
        .I4(\bus_req_o_reg[rw]_1 ),
        .I5(\bus_rsp_o_reg[data][2] [1]),
        .O(\arbiter_reg[rtx_sreg][3] ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \bus_rsp_o[data][31]_i_1__6 
       (.I0(\bus_rsp_o_reg[data][31] ),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(\mar_reg[11]_3 ),
        .I3(\fifo_buffer.fifo_reg[buf][0] ),
        .I4(\mar_reg[9]_0 ),
        .I5(\bus_req_o_reg[rw]_1 ),
        .O(\serial_reg[state][1] ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[adr][0]_i_1 
       (.I0(Q[0]),
        .I1(\bus_req_i[src] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[adr][1]_i_1 
       (.I0(Q[1]),
        .I1(\bus_req_i[src] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ctrl[adr][31]_i_10 
       (.I0(Q[21]),
        .I1(\ctrl_reg[we] [15]),
        .I2(\bus_req_i[src] ),
        .I3(Q[22]),
        .I4(\ctrl_reg[we] [16]),
        .O(\ctrl[adr][31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ctrl[adr][31]_i_11 
       (.I0(Q[15]),
        .I1(\ctrl_reg[we] [9]),
        .I2(\bus_req_i[src] ),
        .I3(Q[16]),
        .I4(\ctrl_reg[we] [10]),
        .O(\ctrl[adr][31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ctrl[adr][31]_i_12 
       (.I0(Q[17]),
        .I1(\ctrl_reg[we] [11]),
        .I2(\bus_req_i[src] ),
        .I3(Q[18]),
        .I4(\ctrl_reg[we] [12]),
        .O(\ctrl[adr][31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ctrl[adr][31]_i_3 
       (.I0(\ctrl[adr][31]_i_9_n_0 ),
        .I1(\ctrl[adr][31]_i_10_n_0 ),
        .I2(\ctrl[adr][31]_i_11_n_0 ),
        .I3(\ctrl[adr][31]_i_12_n_0 ),
        .I4(\ctrl_reg[state]_0 ),
        .I5(\ctrl_reg[state] ),
        .O(\mar_reg[19]_0 ));
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \ctrl[adr][31]_i_4 
       (.I0(Q[13]),
        .I1(\ctrl_reg[we] [7]),
        .I2(\bus_req_i[src] ),
        .I3(Q[31]),
        .I4(\ctrl_reg[we] [20]),
        .O(\mar_reg[13]_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ctrl[adr][31]_i_8 
       (.I0(\ctrl_reg[adr][31] ),
        .I1(misaligned),
        .I2(\ctrl[lsu_req] ),
        .O(\arbiter[state_nxt]1 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ctrl[adr][31]_i_9 
       (.I0(Q[19]),
        .I1(\ctrl_reg[we] [13]),
        .I2(\bus_req_i[src] ),
        .I3(Q[20]),
        .I4(\ctrl_reg[we] [14]),
        .O(\ctrl[adr][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \ctrl[enable]_i_1 
       (.I0(\bus_req_o_reg[rw]_1 ),
        .I1(\mar_reg[11]_1 ),
        .I2(\io_req[stb] ),
        .I3(mem_ram_b0_reg[0]),
        .I4(\mar_reg[12]_0 ),
        .I5(\ctrl_reg[enable] ),
        .O(\ctrl[prsc] ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \ctrl[enable]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_1 ),
        .I1(\mar_reg[11]_0 ),
        .I2(mem_ram_b0_reg[1]),
        .I3(\io_req[stb] ),
        .I4(\mar_reg[12]_0 ),
        .I5(\ctrl_reg[enable] ),
        .O(\ctrl[prsc]_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \ctrl[enable]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_1 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\io_req[stb] ),
        .I3(mem_ram_b0_reg[0]),
        .I4(\mar_reg[12]_1 ),
        .I5(\ctrl_reg[enable] ),
        .O(\bus_req_o_reg[rw]_2 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \ctrl[enable]_i_1__2 
       (.I0(\bus_req_o_reg[rw]_1 ),
        .I1(\mar_reg[9]_0 ),
        .I2(\io_req[stb] ),
        .I3(mem_ram_b0_reg[0]),
        .I4(\mar_reg[11]_3 ),
        .I5(\ctrl_reg[enable] ),
        .O(\bus_req_o_reg[rw]_3 ));
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \ctrl[enable]_i_2 
       (.I0(Q[11]),
        .I1(\ctrl_reg[we] [5]),
        .I2(\bus_req_i[src] ),
        .I3(Q[10]),
        .I4(\ctrl_reg[we] [4]),
        .O(\mar_reg[11]_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ctrl[enable]_i_2__0 
       (.I0(Q[11]),
        .I1(\ctrl_reg[we] [5]),
        .I2(\bus_req_i[src] ),
        .I3(Q[8]),
        .I4(\ctrl_reg[we] [2]),
        .O(\mar_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ctrl[enable]_i_2__1 
       (.I0(Q[11]),
        .I1(\ctrl_reg[we] [5]),
        .I2(\bus_req_i[src] ),
        .I3(Q[9]),
        .I4(\ctrl_reg[we] [3]),
        .O(\mar_reg[11]_1 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ctrl[enable]_i_2__2 
       (.I0(Q[10]),
        .I1(\ctrl_reg[we] [4]),
        .I2(\bus_req_i[src] ),
        .I3(Q[9]),
        .I4(\ctrl_reg[we] [3]),
        .O(\mar_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \ctrl[enable]_i_3 
       (.I0(Q[12]),
        .I1(\ctrl_reg[we] [6]),
        .I2(\bus_req_i[src] ),
        .I3(Q[10]),
        .I4(\ctrl_reg[we] [4]),
        .O(\mar_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \ctrl[enable]_i_3__0 
       (.I0(Q[12]),
        .I1(\ctrl_reg[we] [6]),
        .I2(\bus_req_i[src] ),
        .I3(Q[11]),
        .I4(\ctrl_reg[we] [5]),
        .O(\mar_reg[12]_1 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \ctrl[irq_rx_avail]_i_1 
       (.I0(\bus_req_o_reg[rw]_1 ),
        .I1(\mar_reg[10]_0 ),
        .I2(mem_ram_b0_reg[3]),
        .I3(\io_req[stb] ),
        .I4(\mar_reg[9]_0 ),
        .I5(\ctrl_reg[enable] ),
        .O(\bus_req_o_reg[rw]_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ctrl[lock]_i_1 
       (.I0(reset_force_reg_0),
        .I1(\mar_reg[10]_2 ),
        .I2(\mar_reg[9]_2 ),
        .I3(mem_ram_b0_reg[3]),
        .I4(\io_req[stb] ),
        .I5(\bus_req_o_reg[rw]_1 ),
        .O(\ctrl_reg[lock] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hCACFFAFF)) 
    \ctrl[lock]_i_4 
       (.I0(Q[10]),
        .I1(\ctrl_reg[we] [4]),
        .I2(\bus_req_i[src] ),
        .I3(Q[12]),
        .I4(\ctrl_reg[we] [6]),
        .O(\mar_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \ctrl[lock]_i_5 
       (.I0(Q[9]),
        .I1(\ctrl_reg[we] [3]),
        .I2(\bus_req_i[src] ),
        .I3(Q[8]),
        .I4(\ctrl_reg[we] [2]),
        .O(\mar_reg[9]_2 ));
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \ctrl[lock]_i_7 
       (.I0(Q[24]),
        .I1(\ctrl_reg[we] [18]),
        .I2(\bus_req_i[src] ),
        .I3(Q[25]),
        .I4(\ctrl_reg[we] [19]),
        .O(\mar_reg[24]_0 ));
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \ctrl[lock]_i_8 
       (.I0(Q[22]),
        .I1(\ctrl_reg[we] [16]),
        .I2(\bus_req_i[src] ),
        .I3(Q[23]),
        .I4(\ctrl_reg[we] [17]),
        .O(\mar_reg[22]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[priv]_i_1 
       (.I0(\cpu_d_req[priv] ),
        .I1(\bus_req_i[src] ),
        .O(\bus_req_o_reg[priv]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ctrl[state]_i_3 
       (.I0(\mar_reg[13]_1 ),
        .I1(\ctrl_reg[state] ),
        .I2(\ctrl_reg[state]_0 ),
        .I3(\ctrl[adr][31]_i_12_n_0 ),
        .I4(\ctrl[adr][31]_i_11_n_0 ),
        .I5(\ctrl_reg[state]_1 ),
        .O(\mar_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \fifo_buffer.fifo[buf][33]_i_1 
       (.I0(\ctrl_reg[enable] ),
        .I1(\mar_reg[11]_3 ),
        .I2(\fifo_buffer.fifo_reg[buf][0] ),
        .I3(\mar_reg[9]_0 ),
        .I4(\bus_req_o_reg[rw]_1 ),
        .I5(\fifo[empty]_4 ),
        .O(\fetch_engine_reg[pc][2]_2 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \fifo_buffer.fifo[buf][7]_i_1 
       (.I0(\ctrl_reg[enable] ),
        .I1(\mar_reg[12]_0 ),
        .I2(\fifo_buffer.fifo_reg[buf][0] ),
        .I3(\mar_reg[11]_1 ),
        .I4(\bus_req_o_reg[rw]_1 ),
        .I5(\fifo[empty] ),
        .O(\fetch_engine_reg[pc][2] ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \fifo_buffer.fifo[buf][7]_i_1__1 
       (.I0(\ctrl_reg[enable] ),
        .I1(\mar_reg[12]_0 ),
        .I2(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .I3(\mar_reg[11]_0 ),
        .I4(\bus_req_o_reg[rw]_1 ),
        .I5(\fifo[empty]_1 ),
        .O(\fetch_engine_reg[pc][2]_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \fifo_buffer.fifo[buf][7]_i_1__3 
       (.I0(\ctrl_reg[enable] ),
        .I1(\mar_reg[9]_0 ),
        .I2(reset_force_reg),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_req_o_reg[rw]_1 ),
        .I5(\fifo[empty]_3 ),
        .O(\fetch_engine_reg[pc][2]_1 ));
  LUT5 #(
    .INIT(32'hCACFFAFF)) 
    \fifo_buffer.fifo[buf][7]_i_2__1 
       (.I0(Q[9]),
        .I1(\ctrl_reg[we] [3]),
        .I2(\bus_req_i[src] ),
        .I3(Q[12]),
        .I4(\ctrl_reg[we] [6]),
        .O(\mar_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \fifo_buffer.fifo[buf][7]_i_3 
       (.I0(Q[10]),
        .I1(\ctrl_reg[we] [4]),
        .I2(\bus_req_i[src] ),
        .I3(Q[8]),
        .I4(\ctrl_reg[we] [2]),
        .O(\mar_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    fifo_clr_i_1
       (.I0(\bus_req_o_reg[rw]_1 ),
        .I1(\mar_reg[10]_0 ),
        .I2(mem_ram_b0_reg[1]),
        .I3(\io_req[stb] ),
        .I4(\mar_reg[12]_1 ),
        .I5(\bus_req_o_reg[data][31]_0 [28]),
        .O(fifo_clr));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \imem_ram.mem_ram_b0_reg_i_1 
       (.I0(\bus_req_o_reg[ben][3]_0 [0]),
        .I1(\cpu_d_req[rw] ),
        .I2(\bus_req_i[src] ),
        .I3(mem_ram_b0_reg[5]),
        .I4(\imem_ram.mem_ram_b3_reg ),
        .I5(\mar_reg[19]_0 ),
        .O(WEA));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \imem_ram.mem_ram_b1_reg_i_1 
       (.I0(\bus_req_o_reg[ben][3]_0 [1]),
        .I1(\cpu_d_req[rw] ),
        .I2(\bus_req_i[src] ),
        .I3(mem_ram_b0_reg[5]),
        .I4(\imem_ram.mem_ram_b3_reg ),
        .I5(\mar_reg[19]_0 ),
        .O(\bus_req_o_reg[ben][1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \imem_ram.mem_ram_b2_reg_i_1 
       (.I0(\bus_req_o_reg[ben][3]_0 [2]),
        .I1(\cpu_d_req[rw] ),
        .I2(\bus_req_i[src] ),
        .I3(mem_ram_b0_reg[5]),
        .I4(\imem_ram.mem_ram_b3_reg ),
        .I5(\mar_reg[19]_0 ),
        .O(\bus_req_o_reg[ben][2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \imem_ram.mem_ram_b3_reg_i_1 
       (.I0(\bus_req_o_reg[ben][3]_0 [3]),
        .I1(\cpu_d_req[rw] ),
        .I2(\bus_req_i[src] ),
        .I3(mem_ram_b0_reg[5]),
        .I4(\imem_ram.mem_ram_b3_reg ),
        .I5(\mar_reg[19]_0 ),
        .O(\bus_req_o_reg[ben][3]_1 ));
  FDCE \mar_reg[0] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [0]),
        .Q(Q[0]));
  FDCE \mar_reg[10] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [10]),
        .Q(Q[10]));
  FDCE \mar_reg[11] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [11]),
        .Q(Q[11]));
  FDCE \mar_reg[12] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [12]),
        .Q(Q[12]));
  FDCE \mar_reg[13] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [13]),
        .Q(Q[13]));
  FDCE \mar_reg[14] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [14]),
        .Q(Q[14]));
  FDCE \mar_reg[15] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [15]),
        .Q(Q[15]));
  FDCE \mar_reg[16] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [16]),
        .Q(Q[16]));
  FDCE \mar_reg[17] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [17]),
        .Q(Q[17]));
  FDCE \mar_reg[18] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [18]),
        .Q(Q[18]));
  FDCE \mar_reg[19] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [19]),
        .Q(Q[19]));
  FDCE \mar_reg[1] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [1]),
        .Q(Q[1]));
  FDCE \mar_reg[20] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [20]),
        .Q(Q[20]));
  FDCE \mar_reg[21] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [21]),
        .Q(Q[21]));
  FDCE \mar_reg[22] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [22]),
        .Q(Q[22]));
  FDCE \mar_reg[23] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [23]),
        .Q(Q[23]));
  FDCE \mar_reg[24] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [24]),
        .Q(Q[24]));
  FDCE \mar_reg[25] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [25]),
        .Q(Q[25]));
  FDCE \mar_reg[26] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [26]),
        .Q(Q[26]));
  FDCE \mar_reg[27] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [27]),
        .Q(Q[27]));
  FDCE \mar_reg[28] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [28]),
        .Q(Q[28]));
  FDCE \mar_reg[29] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [29]),
        .Q(Q[29]));
  FDCE \mar_reg[2] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [2]),
        .Q(Q[2]));
  FDCE \mar_reg[30] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [30]),
        .Q(Q[30]));
  FDCE \mar_reg[31] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [31]),
        .Q(Q[31]));
  FDCE \mar_reg[3] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [3]),
        .Q(Q[3]));
  FDCE \mar_reg[4] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [4]),
        .Q(Q[4]));
  FDCE \mar_reg[5] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [5]),
        .Q(Q[5]));
  FDCE \mar_reg[6] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [6]),
        .Q(Q[6]));
  FDCE \mar_reg[7] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [7]),
        .Q(Q[7]));
  FDCE \mar_reg[8] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [8]),
        .Q(Q[8]));
  FDCE \mar_reg[9] 
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    mem_ram_b0_reg_i_1
       (.I0(\bus_req_o_reg[ben][3]_0 [0]),
        .I1(\bus_req_o_reg[rw]_1 ),
        .I2(\imem_ram.mem_ram_b3_reg ),
        .I3(mem_ram_b0_reg[5]),
        .I4(mem_ram_b0_reg[4]),
        .I5(\mar_reg[19]_0 ),
        .O(\bus_req_o_reg[ben][0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    mem_ram_b1_reg_i_1
       (.I0(\bus_req_o_reg[ben][3]_0 [1]),
        .I1(\bus_req_o_reg[rw]_1 ),
        .I2(\imem_ram.mem_ram_b3_reg ),
        .I3(mem_ram_b0_reg[5]),
        .I4(mem_ram_b0_reg[4]),
        .I5(\mar_reg[19]_0 ),
        .O(\bus_req_o_reg[ben][1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    mem_ram_b2_reg_i_1
       (.I0(\bus_req_o_reg[ben][3]_0 [2]),
        .I1(\bus_req_o_reg[rw]_1 ),
        .I2(\imem_ram.mem_ram_b3_reg ),
        .I3(mem_ram_b0_reg[5]),
        .I4(mem_ram_b0_reg[4]),
        .I5(\mar_reg[19]_0 ),
        .O(\bus_req_o_reg[ben][2]_1 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    mem_ram_b3_reg_i_1
       (.I0(\bus_req_o_reg[ben][3]_0 [3]),
        .I1(\bus_req_o_reg[rw]_1 ),
        .I2(\imem_ram.mem_ram_b3_reg ),
        .I3(mem_ram_b0_reg[5]),
        .I4(mem_ram_b0_reg[4]),
        .I5(\mar_reg[19]_0 ),
        .O(\bus_req_o_reg[ben][3]_2 ));
  FDCE misaligned_reg
       (.C(m_axi_aclk),
        .CE(arbiter_req_reg_0[0]),
        .CLR(rstn_sys),
        .D(misaligned_reg_0),
        .Q(misaligned));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    mtime_hi_we_i_1
       (.I0(\bus_req_o_reg[rw]_1 ),
        .I1(\mar_reg[9]_1 ),
        .I2(mem_ram_b0_reg[2]),
        .I3(\io_req[stb] ),
        .I4(\mar_reg[11]_2 ),
        .I5(\bus_rsp_o_reg[data][11] ),
        .O(mtime_hi_we0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    mtime_lo_we_i_1
       (.I0(\bus_req_o_reg[rw]_1 ),
        .I1(\mar_reg[9]_1 ),
        .I2(mem_ram_b0_reg[2]),
        .I3(\io_req[stb] ),
        .I4(\mar_reg[11]_2 ),
        .I5(mtime_lo_we_i_2_n_0),
        .O(mtime_lo_we0));
  LUT5 #(
    .INIT(32'h00053035)) 
    mtime_lo_we_i_2
       (.I0(Q[2]),
        .I1(\ctrl_reg[we] [0]),
        .I2(\bus_req_i[src] ),
        .I3(Q[3]),
        .I4(\ctrl_reg[we] [1]),
        .O(mtime_lo_we_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mtimecmp_hi[31]_i_1 
       (.I0(\bus_req_o_reg[rw]_1 ),
        .I1(\mar_reg[9]_1 ),
        .I2(mem_ram_b0_reg[2]),
        .I3(\io_req[stb] ),
        .I4(\mar_reg[11]_2 ),
        .I5(\mtimecmp_hi[31]_i_4_n_0 ),
        .O(\bus_req_o_reg[rw]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \mtimecmp_hi[31]_i_2 
       (.I0(Q[9]),
        .I1(\ctrl_reg[we] [3]),
        .I2(\bus_req_i[src] ),
        .I3(Q[8]),
        .I4(\ctrl_reg[we] [2]),
        .O(\mar_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hCACFFAFF)) 
    \mtimecmp_hi[31]_i_3 
       (.I0(Q[11]),
        .I1(\ctrl_reg[we] [5]),
        .I2(\bus_req_i[src] ),
        .I3(Q[12]),
        .I4(\ctrl_reg[we] [6]),
        .O(\mar_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \mtimecmp_hi[31]_i_4 
       (.I0(Q[2]),
        .I1(\ctrl_reg[we] [0]),
        .I2(\bus_req_i[src] ),
        .I3(Q[3]),
        .I4(\ctrl_reg[we] [1]),
        .O(\mtimecmp_hi[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mtimecmp_lo[31]_i_1 
       (.I0(\bus_req_o_reg[rw]_1 ),
        .I1(\mar_reg[9]_1 ),
        .I2(mem_ram_b0_reg[2]),
        .I3(\io_req[stb] ),
        .I4(\mar_reg[11]_2 ),
        .I5(\mtimecmp_lo[31]_i_2_n_0 ),
        .O(\bus_req_o_reg[rw]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h000AC0CA)) 
    \mtimecmp_lo[31]_i_2 
       (.I0(Q[3]),
        .I1(\ctrl_reg[we] [1]),
        .I2(\bus_req_i[src] ),
        .I3(Q[2]),
        .I4(\ctrl_reg[we] [0]),
        .O(\mtimecmp_lo[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCCCEECC)) 
    \rdata_o[15]_i_2 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[31]_i_5_n_0 ),
        .I2(\rdata_o_reg[8]_1 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rdata_o[31]_i_7_n_0 ),
        .O(rdata_o__0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \rdata_o[31]_i_2 
       (.I0(\rdata_o_reg[16]_0 ),
        .I1(\rdata_o[31]_i_2_0 [0]),
        .I2(\rdata_o[31]_i_4_n_0 ),
        .I3(\rdata_o[31]_i_5_n_0 ),
        .I4(\rdata_o[31]_i_6_n_0 ),
        .I5(\rdata_o[31]_i_7_n_0 ),
        .O(\execute_engine_reg[ir][12] ));
  LUT6 #(
    .INIT(64'h0000554000000000)) 
    \rdata_o[31]_i_4 
       (.I0(\rdata_o[31]_i_2_0 [1]),
        .I1(rdata[1]),
        .I2(rden),
        .I3(\rdata_o[31]_i_2_3 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\rdata_o[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005540)) 
    \rdata_o[31]_i_5 
       (.I0(\rdata_o[31]_i_2_0 [1]),
        .I1(rdata[0]),
        .I2(rden),
        .I3(\rdata_o[31]_i_2_1 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\rdata_o[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5540000000000000)) 
    \rdata_o[31]_i_6 
       (.I0(\rdata_o[31]_i_2_0 [1]),
        .I1(rdata[3]),
        .I2(rden),
        .I3(\rdata_o[31]_i_2_2 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\rdata_o[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000554000000000)) 
    \rdata_o[31]_i_7 
       (.I0(\rdata_o[31]_i_2_0 [1]),
        .I1(rdata[2]),
        .I2(rden),
        .I3(\rdata_o[31]_i_2_4 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\rdata_o[31]_i_7_n_0 ));
  FDCE \rdata_o_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [0]),
        .Q(\rdata_o_reg[31]_0 [0]));
  FDCE \rdata_o_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [10]),
        .Q(\rdata_o_reg[31]_0 [10]));
  FDCE \rdata_o_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [11]),
        .Q(\rdata_o_reg[31]_0 [11]));
  FDCE \rdata_o_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [12]),
        .Q(\rdata_o_reg[31]_0 [12]));
  FDCE \rdata_o_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [13]),
        .Q(\rdata_o_reg[31]_0 [13]));
  FDCE \rdata_o_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [14]),
        .Q(\rdata_o_reg[31]_0 [14]));
  FDCE \rdata_o_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [15]),
        .Q(\rdata_o_reg[31]_0 [15]));
  FDCE \rdata_o_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [16]),
        .Q(\rdata_o_reg[31]_0 [16]));
  FDCE \rdata_o_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [17]),
        .Q(\rdata_o_reg[31]_0 [17]));
  FDCE \rdata_o_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [18]),
        .Q(\rdata_o_reg[31]_0 [18]));
  FDCE \rdata_o_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [19]),
        .Q(\rdata_o_reg[31]_0 [19]));
  FDCE \rdata_o_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [1]),
        .Q(\rdata_o_reg[31]_0 [1]));
  FDCE \rdata_o_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [20]),
        .Q(\rdata_o_reg[31]_0 [20]));
  FDCE \rdata_o_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [21]),
        .Q(\rdata_o_reg[31]_0 [21]));
  FDCE \rdata_o_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [22]),
        .Q(\rdata_o_reg[31]_0 [22]));
  FDCE \rdata_o_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [23]),
        .Q(\rdata_o_reg[31]_0 [23]));
  FDCE \rdata_o_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [24]),
        .Q(\rdata_o_reg[31]_0 [24]));
  FDCE \rdata_o_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [25]),
        .Q(\rdata_o_reg[31]_0 [25]));
  FDCE \rdata_o_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [26]),
        .Q(\rdata_o_reg[31]_0 [26]));
  FDCE \rdata_o_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [27]),
        .Q(\rdata_o_reg[31]_0 [27]));
  FDCE \rdata_o_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [28]),
        .Q(\rdata_o_reg[31]_0 [28]));
  FDCE \rdata_o_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [29]),
        .Q(\rdata_o_reg[31]_0 [29]));
  FDCE \rdata_o_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [2]),
        .Q(\rdata_o_reg[31]_0 [2]));
  FDCE \rdata_o_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [30]),
        .Q(\rdata_o_reg[31]_0 [30]));
  FDCE \rdata_o_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [31]),
        .Q(\rdata_o_reg[31]_0 [31]));
  FDCE \rdata_o_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [3]),
        .Q(\rdata_o_reg[31]_0 [3]));
  FDCE \rdata_o_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [4]),
        .Q(\rdata_o_reg[31]_0 [4]));
  FDCE \rdata_o_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [5]),
        .Q(\rdata_o_reg[31]_0 [5]));
  FDCE \rdata_o_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [6]),
        .Q(\rdata_o_reg[31]_0 [6]));
  FDCE \rdata_o_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [7]),
        .Q(\rdata_o_reg[31]_0 [7]));
  FDCE \rdata_o_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [8]),
        .Q(\rdata_o_reg[31]_0 [8]));
  FDCE \rdata_o_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[31]_1 [9]),
        .Q(\rdata_o_reg[31]_0 [9]));
  LUT2 #(
    .INIT(4'h2)) 
    rden_i_1__0
       (.I0(\cpu_d_req[rw] ),
        .I1(\bus_req_i[src] ),
        .O(\bus_req_o_reg[rw]_1 ));
  LUT6 #(
    .INIT(64'h000A000C000A0000)) 
    rden_i_2
       (.I0(Q[14]),
        .I1(\ctrl_reg[we] [8]),
        .I2(\arbiter_reg[state] [1]),
        .I3(\arbiter_reg[state] [0]),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter[state_nxt]00_out ),
        .O(\mar_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    reset_force_i_1
       (.I0(\bus_req_o_reg[rw]_1 ),
        .I1(reset_force_reg),
        .I2(\mar_reg[9]_2 ),
        .I3(\mar_reg[10]_2 ),
        .I4(reset_force_reg_0),
        .I5(reset_wdt_i_2_n_0),
        .O(reset_force1_out));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    reset_wdt_i_1
       (.I0(reset_wdt_i_2_n_0),
        .I1(\mar_reg[10]_2 ),
        .I2(\mar_reg[9]_2 ),
        .I3(mem_ram_b0_reg[3]),
        .I4(\io_req[stb] ),
        .I5(\bus_req_o_reg[rw]_1 ),
        .O(reset_wdt4_out));
  LUT4 #(
    .INIT(16'hEFFF)) 
    reset_wdt_i_10
       (.I0(\bus_req_o_reg[data][31]_0 [26]),
        .I1(\bus_req_o_reg[data][31]_0 [13]),
        .I2(\bus_req_o_reg[data][31]_0 [30]),
        .I3(\bus_req_o_reg[data][31]_0 [28]),
        .O(reset_wdt_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset_wdt_i_11
       (.I0(\bus_req_o_reg[data][31]_0 [2]),
        .I1(\bus_req_o_reg[data][31]_0 [31]),
        .I2(\bus_req_o_reg[data][31]_0 [27]),
        .I3(\bus_req_o_reg[data][31]_0 [17]),
        .O(reset_wdt_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    reset_wdt_i_2
       (.I0(reset_wdt_i_3_n_0),
        .I1(\ctrl_reg[enable] ),
        .I2(\bus_req_o_reg[data][31]_0 [16]),
        .I3(reset_wdt_i_4_n_0),
        .I4(reset_wdt_i_5_n_0),
        .I5(reset_wdt_i_6_n_0),
        .O(reset_wdt_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    reset_wdt_i_3
       (.I0(\bus_req_o_reg[data][31]_0 [9]),
        .I1(\bus_req_o_reg[data][31]_0 [18]),
        .O(reset_wdt_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    reset_wdt_i_4
       (.I0(\bus_req_o_reg[data][31]_0 [23]),
        .I1(\bus_req_o_reg[data][31]_0 [25]),
        .I2(\bus_req_o_reg[data][31]_0 [20]),
        .I3(\bus_req_o_reg[data][31]_0 [22]),
        .O(reset_wdt_i_4_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    reset_wdt_i_5
       (.I0(\bus_req_o_reg[data][31]_0 [11]),
        .I1(\bus_req_o_reg[data][31]_0 [12]),
        .I2(\bus_req_o_reg[data][31]_0 [3]),
        .O(reset_wdt_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset_wdt_i_6
       (.I0(reset_wdt_i_7_n_0),
        .I1(reset_wdt_i_8_n_0),
        .I2(reset_wdt_i_9_n_0),
        .I3(reset_wdt_i_10_n_0),
        .I4(reset_wdt_i_11_n_0),
        .O(reset_wdt_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    reset_wdt_i_7
       (.I0(\bus_req_o_reg[data][31]_0 [19]),
        .I1(\bus_req_o_reg[data][31]_0 [24]),
        .I2(\bus_req_o_reg[data][31]_0 [10]),
        .I3(\bus_req_o_reg[data][31]_0 [4]),
        .I4(\bus_req_o_reg[data][31]_0 [6]),
        .I5(\bus_req_o_reg[data][31]_0 [21]),
        .O(reset_wdt_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    reset_wdt_i_8
       (.I0(\bus_req_o_reg[data][31]_0 [0]),
        .I1(\bus_req_o_reg[data][31]_0 [14]),
        .I2(\bus_req_o_reg[data][31]_0 [5]),
        .I3(\bus_req_o_reg[data][31]_0 [1]),
        .O(reset_wdt_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    reset_wdt_i_9
       (.I0(\bus_req_o_reg[data][31]_0 [29]),
        .I1(\bus_req_o_reg[data][31]_0 [15]),
        .I2(\bus_req_o_reg[data][31]_0 [7]),
        .I3(\bus_req_o_reg[data][31]_0 [8]),
        .O(reset_wdt_i_9_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    trig_data_i_1
       (.I0(\bus_req_o_reg[rw]_1 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\io_req[stb] ),
        .I3(mem_ram_b0_reg[0]),
        .I4(\mar_reg[12]_1 ),
        .I5(\ctrl_reg[enable] ),
        .O(trig_data));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    trig_start_i_1
       (.I0(trig_start_i_2_n_0),
        .I1(\bus_req_o_reg[rw]_1 ),
        .I2(\mar_reg[10]_1 ),
        .I3(\io_req[stb] ),
        .I4(mem_ram_b0_reg[0]),
        .I5(\mar_reg[12]_1 ),
        .O(trig_start));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    trig_start_i_2
       (.I0(\bus_req_o_reg[data][31]_0 [1]),
        .I1(\ctrl_reg[enable] ),
        .O(trig_start_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    trig_stop_i_1
       (.I0(trig_stop_i_2_n_0),
        .I1(\bus_req_o_reg[rw]_1 ),
        .I2(\mar_reg[10]_1 ),
        .I3(\io_req[stb] ),
        .I4(mem_ram_b0_reg[0]),
        .I5(\mar_reg[12]_1 ),
        .O(trig_stop));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    trig_stop_i_2
       (.I0(\bus_req_o_reg[data][31]_0 [2]),
        .I1(\ctrl_reg[enable] ),
        .O(trig_stop_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "neorv32_cpu_regfile" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_cpu_regfile
   (DOADO,
    DOBDO,
    reg_file_reg_0,
    reg_file_reg_1,
    S,
    reg_file_reg_2,
    reg_file_reg_3,
    reg_file_reg_4,
    DI,
    reg_file_reg_5,
    reg_file_reg_6,
    reg_file_reg_7,
    reg_file_reg_8,
    reg_file_reg_9,
    reg_file_reg_10,
    reg_file_reg_11,
    reg_file_reg_12,
    m_axi_aclk,
    ADDRARDADDR,
    reg_file_reg_13,
    DIADI,
    WEA,
    \ctrl[alu_unsigned] ,
    \ctrl[alu_opa_mux] );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]reg_file_reg_0;
  output reg_file_reg_1;
  output [3:0]S;
  output [3:0]reg_file_reg_2;
  output [2:0]reg_file_reg_3;
  output [3:0]reg_file_reg_4;
  output [3:0]DI;
  output [3:0]reg_file_reg_5;
  output [3:0]reg_file_reg_6;
  output [3:0]reg_file_reg_7;
  output [3:0]reg_file_reg_8;
  output [3:0]reg_file_reg_9;
  output [3:0]reg_file_reg_10;
  output [15:0]reg_file_reg_11;
  output [0:0]reg_file_reg_12;
  input m_axi_aclk;
  input [4:0]ADDRARDADDR;
  input [6:0]reg_file_reg_13;
  input [31:0]DIADI;
  input [0:0]WEA;
  input \ctrl[alu_unsigned] ;
  input \ctrl[alu_opa_mux] ;

  wire [4:0]ADDRARDADDR;
  wire [3:0]DI;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]S;
  wire [0:0]WEA;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire m_axi_aclk;
  wire [0:0]reg_file_reg_0;
  wire reg_file_reg_1;
  wire [3:0]reg_file_reg_10;
  wire [15:0]reg_file_reg_11;
  wire [0:0]reg_file_reg_12;
  wire [6:0]reg_file_reg_13;
  wire [3:0]reg_file_reg_2;
  wire [2:0]reg_file_reg_3;
  wire [3:0]reg_file_reg_4;
  wire [3:0]reg_file_reg_5;
  wire [3:0]reg_file_reg_6;
  wire [3:0]reg_file_reg_7;
  wire [3:0]reg_file_reg_8;
  wire [3:0]reg_file_reg_9;
  wire NLW_reg_file_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_reg_file_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_reg_file_reg_DBITERR_UNCONNECTED;
  wire NLW_reg_file_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_reg_file_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_reg_file_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_reg_file_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_reg_file_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_reg_file_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_reg_file_reg_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][16]_i_1 
       (.I0(DOBDO[16]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[0]),
        .O(reg_file_reg_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][17]_i_1 
       (.I0(DOBDO[17]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[1]),
        .O(reg_file_reg_11[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][18]_i_1 
       (.I0(DOBDO[18]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[2]),
        .O(reg_file_reg_11[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][19]_i_1 
       (.I0(DOBDO[19]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[3]),
        .O(reg_file_reg_11[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][20]_i_1 
       (.I0(DOBDO[20]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[4]),
        .O(reg_file_reg_11[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][21]_i_1 
       (.I0(DOBDO[21]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[5]),
        .O(reg_file_reg_11[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][22]_i_1 
       (.I0(DOBDO[22]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[6]),
        .O(reg_file_reg_11[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][23]_i_1 
       (.I0(DOBDO[23]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[7]),
        .O(reg_file_reg_11[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_req_o[data][24]_i_1 
       (.I0(DOBDO[24]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[8]),
        .I3(reg_file_reg_13[0]),
        .I4(DOBDO[0]),
        .O(reg_file_reg_11[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_req_o[data][25]_i_1 
       (.I0(DOBDO[25]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[9]),
        .I3(reg_file_reg_13[0]),
        .I4(DOBDO[1]),
        .O(reg_file_reg_11[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_req_o[data][26]_i_1 
       (.I0(DOBDO[26]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[10]),
        .I3(reg_file_reg_13[0]),
        .I4(DOBDO[2]),
        .O(reg_file_reg_11[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_req_o[data][27]_i_1 
       (.I0(DOBDO[27]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[11]),
        .I3(reg_file_reg_13[0]),
        .I4(DOBDO[3]),
        .O(reg_file_reg_11[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_req_o[data][28]_i_1 
       (.I0(DOBDO[28]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[12]),
        .I3(reg_file_reg_13[0]),
        .I4(DOBDO[4]),
        .O(reg_file_reg_11[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_req_o[data][29]_i_1 
       (.I0(DOBDO[29]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[13]),
        .I3(reg_file_reg_13[0]),
        .I4(DOBDO[5]),
        .O(reg_file_reg_11[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_req_o[data][30]_i_1 
       (.I0(DOBDO[30]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[14]),
        .I3(reg_file_reg_13[0]),
        .I4(DOBDO[6]),
        .O(reg_file_reg_11[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_req_o[data][31]_i_1 
       (.I0(DOBDO[31]),
        .I1(reg_file_reg_13[1]),
        .I2(DOBDO[15]),
        .I3(reg_file_reg_13[0]),
        .I4(DOBDO[7]),
        .O(reg_file_reg_11[15]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp0_carry__0_i_1
       (.I0(DOADO[21]),
        .I1(DOBDO[21]),
        .I2(DOBDO[23]),
        .I3(DOADO[23]),
        .I4(DOBDO[22]),
        .I5(DOADO[22]),
        .O(reg_file_reg_2[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp0_carry__0_i_2
       (.I0(DOADO[18]),
        .I1(DOBDO[18]),
        .I2(DOBDO[20]),
        .I3(DOADO[20]),
        .I4(DOBDO[19]),
        .I5(DOADO[19]),
        .O(reg_file_reg_2[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp0_carry__0_i_3
       (.I0(DOADO[15]),
        .I1(DOBDO[15]),
        .I2(DOBDO[17]),
        .I3(DOADO[17]),
        .I4(DOBDO[16]),
        .I5(DOADO[16]),
        .O(reg_file_reg_2[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp0_carry__0_i_4
       (.I0(DOADO[12]),
        .I1(DOBDO[12]),
        .I2(DOBDO[14]),
        .I3(DOADO[14]),
        .I4(DOBDO[13]),
        .I5(DOADO[13]),
        .O(reg_file_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp0_carry__1_i_1
       (.I0(DOADO[30]),
        .I1(DOBDO[30]),
        .I2(DOADO[31]),
        .I3(DOBDO[31]),
        .O(reg_file_reg_3[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp0_carry__1_i_2
       (.I0(DOADO[27]),
        .I1(DOBDO[27]),
        .I2(DOBDO[29]),
        .I3(DOADO[29]),
        .I4(DOBDO[28]),
        .I5(DOADO[28]),
        .O(reg_file_reg_3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp0_carry__1_i_3
       (.I0(DOADO[24]),
        .I1(DOBDO[24]),
        .I2(DOBDO[26]),
        .I3(DOADO[26]),
        .I4(DOBDO[25]),
        .I5(DOADO[25]),
        .O(reg_file_reg_3[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp0_carry_i_1
       (.I0(DOADO[9]),
        .I1(DOBDO[9]),
        .I2(DOBDO[11]),
        .I3(DOADO[11]),
        .I4(DOBDO[10]),
        .I5(DOADO[10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp0_carry_i_2
       (.I0(DOADO[6]),
        .I1(DOBDO[6]),
        .I2(DOBDO[8]),
        .I3(DOADO[8]),
        .I4(DOBDO[7]),
        .I5(DOADO[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp0_carry_i_3
       (.I0(DOADO[3]),
        .I1(DOBDO[3]),
        .I2(DOBDO[5]),
        .I3(DOADO[5]),
        .I4(DOBDO[4]),
        .I5(DOADO[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp0_carry_i_4
       (.I0(DOADO[0]),
        .I1(DOBDO[0]),
        .I2(DOBDO[2]),
        .I3(DOADO[2]),
        .I4(DOBDO[1]),
        .I5(DOADO[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOADO[15]),
        .I3(DOBDO[15]),
        .O(reg_file_reg_6[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2
       (.I0(DOBDO[12]),
        .I1(DOADO[12]),
        .I2(DOADO[13]),
        .I3(DOBDO[13]),
        .O(reg_file_reg_6[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3
       (.I0(DOBDO[10]),
        .I1(DOADO[10]),
        .I2(DOADO[11]),
        .I3(DOBDO[11]),
        .O(reg_file_reg_6[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(DOBDO[9]),
        .O(reg_file_reg_6[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOBDO[15]),
        .I3(DOADO[15]),
        .O(reg_file_reg_5[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6
       (.I0(DOBDO[12]),
        .I1(DOADO[12]),
        .I2(DOBDO[13]),
        .I3(DOADO[13]),
        .O(reg_file_reg_5[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7
       (.I0(DOBDO[10]),
        .I1(DOADO[10]),
        .I2(DOBDO[11]),
        .I3(DOADO[11]),
        .O(reg_file_reg_5[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOBDO[9]),
        .I3(DOADO[9]),
        .O(reg_file_reg_5[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1
       (.I0(DOBDO[22]),
        .I1(DOADO[22]),
        .I2(DOADO[23]),
        .I3(DOBDO[23]),
        .O(reg_file_reg_8[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOADO[21]),
        .I3(DOBDO[21]),
        .O(reg_file_reg_8[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3
       (.I0(DOBDO[18]),
        .I1(DOADO[18]),
        .I2(DOADO[19]),
        .I3(DOBDO[19]),
        .O(reg_file_reg_8[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4
       (.I0(DOBDO[16]),
        .I1(DOADO[16]),
        .I2(DOADO[17]),
        .I3(DOBDO[17]),
        .O(reg_file_reg_8[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5
       (.I0(DOBDO[22]),
        .I1(DOADO[22]),
        .I2(DOBDO[23]),
        .I3(DOADO[23]),
        .O(reg_file_reg_7[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOBDO[21]),
        .I3(DOADO[21]),
        .O(reg_file_reg_7[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7
       (.I0(DOBDO[18]),
        .I1(DOADO[18]),
        .I2(DOBDO[19]),
        .I3(DOADO[19]),
        .O(reg_file_reg_7[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8
       (.I0(DOBDO[16]),
        .I1(DOADO[16]),
        .I2(DOBDO[17]),
        .I3(DOADO[17]),
        .O(reg_file_reg_7[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1
       (.I0(DOBDO[30]),
        .I1(DOADO[30]),
        .I2(DOADO[31]),
        .I3(DOBDO[31]),
        .O(reg_file_reg_10[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2
       (.I0(DOBDO[28]),
        .I1(DOADO[28]),
        .I2(DOADO[29]),
        .I3(DOBDO[29]),
        .O(reg_file_reg_10[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOADO[27]),
        .I3(DOBDO[27]),
        .O(reg_file_reg_10[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4
       (.I0(DOBDO[24]),
        .I1(DOADO[24]),
        .I2(DOADO[25]),
        .I3(DOBDO[25]),
        .O(reg_file_reg_10[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5
       (.I0(DOBDO[30]),
        .I1(DOADO[30]),
        .I2(DOBDO[31]),
        .I3(DOADO[31]),
        .O(reg_file_reg_9[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6
       (.I0(DOBDO[28]),
        .I1(DOADO[28]),
        .I2(DOBDO[29]),
        .I3(DOADO[29]),
        .O(reg_file_reg_9[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOBDO[27]),
        .I3(DOADO[27]),
        .O(reg_file_reg_9[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8
       (.I0(DOBDO[24]),
        .I1(DOADO[24]),
        .I2(DOBDO[25]),
        .I3(DOADO[25]),
        .O(reg_file_reg_9[0]));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry__3_i_1
       (.I0(DOADO[31]),
        .I1(\ctrl[alu_unsigned] ),
        .I2(DOBDO[31]),
        .O(reg_file_reg_0));
  LUT3 #(
    .INIT(8'hED)) 
    i__carry__3_i_2
       (.I0(DOBDO[31]),
        .I1(\ctrl[alu_unsigned] ),
        .I2(DOADO[31]),
        .O(reg_file_reg_12));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1
       (.I0(DOBDO[6]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(DOBDO[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2
       (.I0(DOBDO[4]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(DOBDO[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(DOBDO[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4
       (.I0(DOBDO[0]),
        .I1(DOADO[0]),
        .I2(DOADO[1]),
        .I3(DOBDO[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(DOBDO[6]),
        .I1(DOADO[6]),
        .I2(DOBDO[7]),
        .I3(DOADO[7]),
        .O(reg_file_reg_4[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(DOBDO[4]),
        .I1(DOADO[4]),
        .I2(DOBDO[5]),
        .I3(DOADO[5]),
        .O(reg_file_reg_4[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[3]),
        .I3(DOADO[3]),
        .O(reg_file_reg_4[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(DOBDO[0]),
        .I1(DOADO[0]),
        .I2(DOBDO[1]),
        .I3(DOADO[1]),
        .O(reg_file_reg_4[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \mar[3]_i_2 
       (.I0(DOADO[0]),
        .I1(\ctrl[alu_opa_mux] ),
        .O(reg_file_reg_1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "inst/rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    reg_file_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,reg_file_reg_13[6:2],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_reg_file_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_reg_file_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(m_axi_aclk),
        .CLKBWRCLK(m_axi_aclk),
        .DBITERR(NLW_reg_file_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_reg_file_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_reg_file_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_reg_file_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_reg_file_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_reg_file_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_reg_file_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_reg_file_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "neorv32_dmem" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_dmem
   (rdata,
    \mar_reg[1] ,
    \bus_rsp_o_reg[ack]_0 ,
    \bus_rsp_o[ack] ,
    rden,
    m_axi_aclk,
    D,
    mem_ram_b3_reg_0,
    mem_ram_b0_reg_0,
    mem_ram_b1_reg_0,
    mem_ram_b2_reg_0,
    mem_ram_b3_reg_1,
    \rdata_o[31]_i_2 ,
    \rdata_o[31]_i_2_0 ,
    \rdata_o[31]_i_2_1 ,
    \rdata_o[31]_i_2_2 ,
    \rdata_o[31]_i_2_3 ,
    \rdata_o[31]_i_2_4 ,
    \keeper_reg[busy] ,
    \io_rsp[ack] ,
    \boot_rsp[ack] ,
    \xbus_rsp[ack] ,
    \keeper_reg[busy]_0 ,
    \bus_req_i[stb] ,
    rden_reg_0);
  output [31:0]rdata;
  output \mar_reg[1] ;
  output \bus_rsp_o_reg[ack]_0 ;
  output \bus_rsp_o[ack] ;
  output rden;
  input m_axi_aclk;
  input [10:0]D;
  input [31:0]mem_ram_b3_reg_0;
  input [0:0]mem_ram_b0_reg_0;
  input [0:0]mem_ram_b1_reg_0;
  input [0:0]mem_ram_b2_reg_0;
  input [0:0]mem_ram_b3_reg_1;
  input \rdata_o[31]_i_2 ;
  input \rdata_o[31]_i_2_0 ;
  input [0:0]\rdata_o[31]_i_2_1 ;
  input \rdata_o[31]_i_2_2 ;
  input \rdata_o[31]_i_2_3 ;
  input [0:0]\rdata_o[31]_i_2_4 ;
  input \keeper_reg[busy] ;
  input \io_rsp[ack] ;
  input \boot_rsp[ack] ;
  input \xbus_rsp[ack] ;
  input \keeper_reg[busy]_0 ;
  input \bus_req_i[stb] ;
  input rden_reg_0;

  wire [10:0]D;
  wire \boot_rsp[ack] ;
  wire \bus_req_i[stb] ;
  wire \bus_rsp_o[ack] ;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire \io_rsp[ack] ;
  wire \keeper_reg[busy] ;
  wire \keeper_reg[busy]_0 ;
  wire m_axi_aclk;
  wire \mar_reg[1] ;
  wire [0:0]mem_ram_b0_reg_0;
  wire [0:0]mem_ram_b1_reg_0;
  wire [0:0]mem_ram_b2_reg_0;
  wire [31:0]mem_ram_b3_reg_0;
  wire [0:0]mem_ram_b3_reg_1;
  wire [31:0]rdata;
  wire \rdata_o[31]_i_2 ;
  wire \rdata_o[31]_i_2_0 ;
  wire [0:0]\rdata_o[31]_i_2_1 ;
  wire \rdata_o[31]_i_2_2 ;
  wire \rdata_o[31]_i_2_3 ;
  wire [0:0]\rdata_o[31]_i_2_4 ;
  wire rden;
  wire rden_reg_0;
  wire \xbus_rsp[ack] ;
  wire [15:8]NLW_mem_ram_b0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_mem_ram_b0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_ram_b0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_ram_b0_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_mem_ram_b1_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_mem_ram_b1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_ram_b1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_ram_b1_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_mem_ram_b2_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_mem_ram_b2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_ram_b2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_ram_b2_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_mem_ram_b3_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_mem_ram_b3_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_ram_b3_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_ram_b3_reg_DOPBDOP_UNCONNECTED;

  FDRE \bus_rsp_o_reg[ack] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_req_i[stb] ),
        .Q(\bus_rsp_o[ack] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \keeper[busy]_i_2 
       (.I0(\bus_rsp_o[ack] ),
        .I1(\keeper_reg[busy] ),
        .I2(\io_rsp[ack] ),
        .I3(\boot_rsp[ack] ),
        .I4(\xbus_rsp[ack] ),
        .I5(\keeper_reg[busy]_0 ),
        .O(\bus_rsp_o_reg[ack]_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg
       (.ADDRARDADDR({D,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(m_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_0[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_DOADO_UNCONNECTED[15:8],rdata[7:0]}),
        .DOBDO(NLW_mem_ram_b0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({mem_ram_b0_reg_0,mem_ram_b0_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg
       (.ADDRARDADDR({D,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(m_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_0[15:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_DOADO_UNCONNECTED[15:8],rdata[15:8]}),
        .DOBDO(NLW_mem_ram_b1_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({mem_ram_b1_reg_0,mem_ram_b1_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg
       (.ADDRARDADDR({D,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(m_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_0[23:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_DOADO_UNCONNECTED[15:8],rdata[23:16]}),
        .DOBDO(NLW_mem_ram_b2_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({mem_ram_b2_reg_0,mem_ram_b2_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg
       (.ADDRARDADDR({D,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(m_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_0[31:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_DOADO_UNCONNECTED[15:8],rdata[31:24]}),
        .DOBDO(NLW_mem_ram_b3_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({mem_ram_b3_reg_1,mem_ram_b3_reg_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h00000000EFEFEFE0)) 
    \rdata_o[31]_i_3 
       (.I0(\rdata_o[31]_i_2 ),
        .I1(\rdata_o[31]_i_2_0 ),
        .I2(\rdata_o[31]_i_2_1 ),
        .I3(\rdata_o[31]_i_2_2 ),
        .I4(\rdata_o[31]_i_2_3 ),
        .I5(\rdata_o[31]_i_2_4 ),
        .O(\mar_reg[1] ));
  FDRE rden_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_req_i[stb] ),
        .Q(rden),
        .R(rden_reg_0));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_fifo
   (E,
    \fetch_engine_reg[pc][14] ,
    \arbiter_reg[a_req] ,
    D,
    \FSM_onehot_fetch_engine_reg[state][0] ,
    \FSM_onehot_fetch_engine_reg[state][0]_0 ,
    \FSM_onehot_fetch_engine_reg[state][0]_1 ,
    \arbiter_reg[b_req] ,
    \fetch_engine_reg[pc][31] ,
    \arbiter_reg[b_req]0 ,
    \ctrl_reg[lsu_req] ,
    \FSM_onehot_execute_engine_reg[state][0] ,
    \fetch_engine_reg[restart] ,
    \FSM_onehot_execute_engine_reg[state][0]_0 ,
    \FSM_onehot_execute_engine_reg[state][1] ,
    \fifo_memory.fifo_reg[data][1][15]_0 ,
    \fetch_engine_reg[pc][2] ,
    \fetch_engine_reg[pc][14]_0 ,
    \fifo_read_sync.rdata_o_reg[0] ,
    \mar_reg[11] ,
    \fifo_read_sync.rdata_o_reg[1] ,
    \fifo_read_sync.rdata_o_reg[2] ,
    \fifo_read_sync.rdata_o_reg[3] ,
    \fifo_read_sync.rdata_o_reg[4] ,
    \fifo_read_sync.rdata_o_reg[5] ,
    \fifo_read_sync.rdata_o_reg[6] ,
    \fifo_read_sync.rdata_o_reg[7] ,
    \ctrl_reg[enable] ,
    \fetch_engine_reg[pc][2]_0 ,
    \fifo_read_sync.rdata_o_reg[0]_0 ,
    \mar_reg[11]_0 ,
    \fifo_read_sync.rdata_o_reg[1]_0 ,
    \fifo_read_sync.rdata_o_reg[2]_0 ,
    \fifo_read_sync.rdata_o_reg[3]_0 ,
    \fifo_read_sync.rdata_o_reg[4]_0 ,
    \fifo_read_sync.rdata_o_reg[5]_0 ,
    \fifo_read_sync.rdata_o_reg[6]_0 ,
    \fifo_read_sync.rdata_o_reg[7]_0 ,
    \ctrl_reg[enable]_0 ,
    \bus_req_o_reg[rw] ,
    \fetch_engine_reg[pc][2]_1 ,
    \arbiter_reg[rtx_sreg][1] ,
    \mar_reg[10] ,
    \arbiter_reg[rtx_sreg][4] ,
    \arbiter_reg[rtx_sreg][5] ,
    \arbiter_reg[rtx_sreg][6] ,
    \arbiter_reg[rtx_sreg][7] ,
    \arbiter_reg[rtx_sreg][8] ,
    \bus_req_o_reg[rw]_0 ,
    \bus_rsp_o[data]1 ,
    \bus_req_i[stb] ,
    \mar_reg[14] ,
    \boot_req[stb] ,
    p_0_in1_in,
    \fetch_engine_reg[pc][31]_0 ,
    \fetch_engine_reg[pc][19] ,
    \fetch_engine_reg[pc][23] ,
    \fetch_engine_reg[pc][27] ,
    \ctrl_reg[state] ,
    \bus_req_o_reg[rw]_1 ,
    SR,
    \bus_req_o_reg[rw]_2 ,
    fifo_clr1,
    \iodev_req[1][stb] ,
    \iodev_req[2][stb] ,
    \iodev_req[4][stb] ,
    \iodev_req[5][stb] ,
    \iodev_req[7][stb] ,
    \iodev_req[11][stb] ,
    \fetch_engine_reg[pc][18] ,
    \fetch_engine_reg[pc][9] ,
    \fetch_engine_reg[pc][11] ,
    \bus_rsp_o_reg[ack] ,
    \ctrl_reg[we] ,
    \wb_core[cyc] ,
    \fifo[full] ,
    Q,
    \execute_engine_reg[pc][1] ,
    \trap_ctrl_reg[exc_buf][0] ,
    \execute_engine[pc_we]1__0 ,
    \fetch_engine_reg[restart]__0 ,
    \FSM_onehot_fetch_engine_reg[state][0]_2 ,
    \FSM_onehot_fetch_engine_reg[state][0]_3 ,
    \fifo_memory.fifo_reg[data][1][0]_0 ,
    p_0_in135_in,
    \fetch_engine[state]1__0 ,
    \ctrl_reg[adr][31] ,
    \ctrl_reg[adr][31]_0 ,
    \arbiter_reg[state] ,
    \arbiter[state_nxt]1 ,
    \bus_req_i[src] ,
    \main_rsp[ack] ,
    \main_rsp_o[err] ,
    \ctrl_reg[adr][14] ,
    \ctrl_reg[state]_0 ,
    \ctrl_reg[state]_1 ,
    \ctrl_reg[state]_2 ,
    \FSM_onehot_execute_engine_reg[state][0]_1 ,
    \FSM_onehot_execute_engine_reg[state][0]_2 ,
    \FSM_onehot_execute_engine_reg[state][0]_3 ,
    \FSM_onehot_execute_engine_reg[state][0]_4 ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[ack]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[ack]_1 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \bus_rsp_o_reg[data][7] ,
    \cg_en[uart0] ,
    \cpu_d_req[rw] ,
    \ctrl_reg[sim_mode]__0 ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][7]_0 ,
    \rx_engine_reg[over] ,
    \bus_rsp_o_reg[data][31]_2 ,
    \bus_rsp_o_reg[ack]_2 ,
    \bus_rsp_o_reg[data][7]_1 ,
    \cg_en[uart1] ,
    \ctrl_reg[sim_mode]__0_2 ,
    \bus_rsp_o_reg[data][2]_0 ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][7]_2 ,
    \rx_engine_reg[over]_0 ,
    \bus_rsp_o_reg[data][31]_3 ,
    \bus_rsp_o_reg[data][31]_4 ,
    \bus_rsp_o_reg[ack]_3 ,
    \bus_rsp_o_reg[ack]_4 ,
    \bus_rsp_o_reg[ack]_5 ,
    \bus_rsp_o_reg[data][7]_3 ,
    \cg_en[twi] ,
    p_2_in,
    \bus_rsp_o_reg[ack]_6 ,
    rden_reg,
    \bus_rsp_o_reg[ack]_7 ,
    \bus_rsp_o_reg[ack]_8 ,
    \ctrl_reg[state]_3 ,
    \ctrl_reg[state]_4 ,
    \bus_rsp_o_reg[ack]_9 ,
    \bus_rsp_o_reg[ack]_10 ,
    \bus_rsp_o_reg[ack]_11 ,
    \bus_rsp_o_reg[ack]_12 ,
    \bus_rsp_o_reg[ack]_13 ,
    \bus_rsp_o_reg[ack]_14 ,
    \fifo_reg[w_pnt][0]_0 ,
    m_axi_aclk,
    rstn_sys,
    \fifo_memory.fifo_reg[data][1][17]_0 );
  output [0:0]E;
  output \fetch_engine_reg[pc][14] ;
  output \arbiter_reg[a_req] ;
  output [1:0]D;
  output \FSM_onehot_fetch_engine_reg[state][0] ;
  output \FSM_onehot_fetch_engine_reg[state][0]_0 ;
  output \FSM_onehot_fetch_engine_reg[state][0]_1 ;
  output \arbiter_reg[b_req] ;
  output [16:0]\fetch_engine_reg[pc][31] ;
  output \arbiter_reg[b_req]0 ;
  output \ctrl_reg[lsu_req] ;
  output [0:0]\FSM_onehot_execute_engine_reg[state][0] ;
  output [0:0]\fetch_engine_reg[restart] ;
  output [0:0]\FSM_onehot_execute_engine_reg[state][0]_0 ;
  output [0:0]\FSM_onehot_execute_engine_reg[state][1] ;
  output [15:0]\fifo_memory.fifo_reg[data][1][15]_0 ;
  output \fetch_engine_reg[pc][2] ;
  output \fetch_engine_reg[pc][14]_0 ;
  output \fifo_read_sync.rdata_o_reg[0] ;
  output \mar_reg[11] ;
  output \fifo_read_sync.rdata_o_reg[1] ;
  output \fifo_read_sync.rdata_o_reg[2] ;
  output \fifo_read_sync.rdata_o_reg[3] ;
  output \fifo_read_sync.rdata_o_reg[4] ;
  output \fifo_read_sync.rdata_o_reg[5] ;
  output \fifo_read_sync.rdata_o_reg[6] ;
  output \fifo_read_sync.rdata_o_reg[7] ;
  output \ctrl_reg[enable] ;
  output \fetch_engine_reg[pc][2]_0 ;
  output \fifo_read_sync.rdata_o_reg[0]_0 ;
  output \mar_reg[11]_0 ;
  output \fifo_read_sync.rdata_o_reg[1]_0 ;
  output \fifo_read_sync.rdata_o_reg[2]_0 ;
  output \fifo_read_sync.rdata_o_reg[3]_0 ;
  output \fifo_read_sync.rdata_o_reg[4]_0 ;
  output \fifo_read_sync.rdata_o_reg[5]_0 ;
  output \fifo_read_sync.rdata_o_reg[6]_0 ;
  output \fifo_read_sync.rdata_o_reg[7]_0 ;
  output \ctrl_reg[enable]_0 ;
  output \bus_req_o_reg[rw] ;
  output \fetch_engine_reg[pc][2]_1 ;
  output \arbiter_reg[rtx_sreg][1] ;
  output \mar_reg[10] ;
  output \arbiter_reg[rtx_sreg][4] ;
  output \arbiter_reg[rtx_sreg][5] ;
  output \arbiter_reg[rtx_sreg][6] ;
  output \arbiter_reg[rtx_sreg][7] ;
  output \arbiter_reg[rtx_sreg][8] ;
  output \bus_req_o_reg[rw]_0 ;
  output \bus_rsp_o[data]1 ;
  output \bus_req_i[stb] ;
  output \mar_reg[14] ;
  output \boot_req[stb] ;
  output p_0_in1_in;
  output \fetch_engine_reg[pc][31]_0 ;
  output \fetch_engine_reg[pc][19] ;
  output \fetch_engine_reg[pc][23] ;
  output \fetch_engine_reg[pc][27] ;
  output \ctrl_reg[state] ;
  output \bus_req_o_reg[rw]_1 ;
  output [0:0]SR;
  output \bus_req_o_reg[rw]_2 ;
  output fifo_clr1;
  output \iodev_req[1][stb] ;
  output \iodev_req[2][stb] ;
  output \iodev_req[4][stb] ;
  output \iodev_req[5][stb] ;
  output \iodev_req[7][stb] ;
  output \iodev_req[11][stb] ;
  output \fetch_engine_reg[pc][18] ;
  output \fetch_engine_reg[pc][9] ;
  output \fetch_engine_reg[pc][11] ;
  input \bus_rsp_o_reg[ack] ;
  input \ctrl_reg[we] ;
  input \wb_core[cyc] ;
  input \fifo[full] ;
  input [2:0]Q;
  input [3:0]\execute_engine_reg[pc][1] ;
  input \trap_ctrl_reg[exc_buf][0] ;
  input \execute_engine[pc_we]1__0 ;
  input \fetch_engine_reg[restart]__0 ;
  input \FSM_onehot_fetch_engine_reg[state][0]_2 ;
  input \FSM_onehot_fetch_engine_reg[state][0]_3 ;
  input \fifo_memory.fifo_reg[data][1][0]_0 ;
  input p_0_in135_in;
  input \fetch_engine[state]1__0 ;
  input [18:0]\ctrl_reg[adr][31] ;
  input [18:0]\ctrl_reg[adr][31]_0 ;
  input [1:0]\arbiter_reg[state] ;
  input \arbiter[state_nxt]1 ;
  input \bus_req_i[src] ;
  input \main_rsp[ack] ;
  input \main_rsp_o[err] ;
  input \ctrl_reg[adr][14] ;
  input \ctrl_reg[state]_0 ;
  input \ctrl_reg[state]_1 ;
  input \ctrl_reg[state]_2 ;
  input \FSM_onehot_execute_engine_reg[state][0]_1 ;
  input \FSM_onehot_execute_engine_reg[state][0]_2 ;
  input \FSM_onehot_execute_engine_reg[state][0]_3 ;
  input \FSM_onehot_execute_engine_reg[state][0]_4 ;
  input \bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[ack]_0 ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \bus_rsp_o_reg[ack]_1 ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input [7:0]\bus_rsp_o_reg[data][7] ;
  input \cg_en[uart0] ;
  input \cpu_d_req[rw] ;
  input \ctrl_reg[sim_mode]__0 ;
  input \bus_rsp_o_reg[data][2] ;
  input [2:0]\bus_rsp_o_reg[data][5] ;
  input [1:0]\bus_rsp_o_reg[data][7]_0 ;
  input \rx_engine_reg[over] ;
  input \bus_rsp_o_reg[data][31]_2 ;
  input \bus_rsp_o_reg[ack]_2 ;
  input [7:0]\bus_rsp_o_reg[data][7]_1 ;
  input \cg_en[uart1] ;
  input \ctrl_reg[sim_mode]__0_2 ;
  input \bus_rsp_o_reg[data][2]_0 ;
  input [2:0]\bus_rsp_o_reg[data][5]_0 ;
  input [1:0]\bus_rsp_o_reg[data][7]_2 ;
  input \rx_engine_reg[over]_0 ;
  input \bus_rsp_o_reg[data][31]_3 ;
  input \bus_rsp_o_reg[data][31]_4 ;
  input \bus_rsp_o_reg[ack]_3 ;
  input \bus_rsp_o_reg[ack]_4 ;
  input \bus_rsp_o_reg[ack]_5 ;
  input [5:0]\bus_rsp_o_reg[data][7]_3 ;
  input \cg_en[twi] ;
  input [4:0]p_2_in;
  input [1:0]\bus_rsp_o_reg[ack]_6 ;
  input rden_reg;
  input \bus_rsp_o_reg[ack]_7 ;
  input \bus_rsp_o_reg[ack]_8 ;
  input \ctrl_reg[state]_3 ;
  input \ctrl_reg[state]_4 ;
  input \bus_rsp_o_reg[ack]_9 ;
  input \bus_rsp_o_reg[ack]_10 ;
  input \bus_rsp_o_reg[ack]_11 ;
  input \bus_rsp_o_reg[ack]_12 ;
  input \bus_rsp_o_reg[ack]_13 ;
  input \bus_rsp_o_reg[ack]_14 ;
  input [0:0]\fifo_reg[w_pnt][0]_0 ;
  input m_axi_aclk;
  input rstn_sys;
  input [17:0]\fifo_memory.fifo_reg[data][1][17]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_execute_engine[state][12]_i_3_n_0 ;
  wire [0:0]\FSM_onehot_execute_engine_reg[state][0] ;
  wire [0:0]\FSM_onehot_execute_engine_reg[state][0]_0 ;
  wire \FSM_onehot_execute_engine_reg[state][0]_1 ;
  wire \FSM_onehot_execute_engine_reg[state][0]_2 ;
  wire \FSM_onehot_execute_engine_reg[state][0]_3 ;
  wire \FSM_onehot_execute_engine_reg[state][0]_4 ;
  wire [0:0]\FSM_onehot_execute_engine_reg[state][1] ;
  wire \FSM_onehot_fetch_engine[state][2]_i_2_n_0 ;
  wire \FSM_onehot_fetch_engine_reg[state][0] ;
  wire \FSM_onehot_fetch_engine_reg[state][0]_0 ;
  wire \FSM_onehot_fetch_engine_reg[state][0]_1 ;
  wire \FSM_onehot_fetch_engine_reg[state][0]_2 ;
  wire \FSM_onehot_fetch_engine_reg[state][0]_3 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \arbiter[state_nxt]1 ;
  wire \arbiter_reg[a_req] ;
  wire \arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[rtx_sreg][1] ;
  wire \arbiter_reg[rtx_sreg][4] ;
  wire \arbiter_reg[rtx_sreg][5] ;
  wire \arbiter_reg[rtx_sreg][6] ;
  wire \arbiter_reg[rtx_sreg][7] ;
  wire \arbiter_reg[rtx_sreg][8] ;
  wire [1:0]\arbiter_reg[state] ;
  wire \boot_req[stb] ;
  wire \bus_req_i[src] ;
  wire \bus_req_i[stb] ;
  wire \bus_req_o_reg[rw] ;
  wire \bus_req_o_reg[rw]_0 ;
  wire \bus_req_o_reg[rw]_1 ;
  wire \bus_req_o_reg[rw]_2 ;
  wire \bus_rsp_o[ack]_i_10_n_0 ;
  wire \bus_rsp_o[ack]_i_2_n_0 ;
  wire \bus_rsp_o[ack]_i_3_n_0 ;
  wire \bus_rsp_o[ack]_i_4_n_0 ;
  wire \bus_rsp_o[ack]_i_5_n_0 ;
  wire \bus_rsp_o[ack]_i_6_n_0 ;
  wire \bus_rsp_o[ack]_i_7_n_0 ;
  wire \bus_rsp_o[ack]_i_8_n_0 ;
  wire \bus_rsp_o[ack]_i_9_n_0 ;
  wire \bus_rsp_o[data]1 ;
  wire \bus_rsp_o_reg[ack] ;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[ack]_1 ;
  wire \bus_rsp_o_reg[ack]_10 ;
  wire \bus_rsp_o_reg[ack]_11 ;
  wire \bus_rsp_o_reg[ack]_12 ;
  wire \bus_rsp_o_reg[ack]_13 ;
  wire \bus_rsp_o_reg[ack]_14 ;
  wire \bus_rsp_o_reg[ack]_2 ;
  wire \bus_rsp_o_reg[ack]_3 ;
  wire \bus_rsp_o_reg[ack]_4 ;
  wire \bus_rsp_o_reg[ack]_5 ;
  wire [1:0]\bus_rsp_o_reg[ack]_6 ;
  wire \bus_rsp_o_reg[ack]_7 ;
  wire \bus_rsp_o_reg[ack]_8 ;
  wire \bus_rsp_o_reg[ack]_9 ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][2]_0 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][31]_2 ;
  wire \bus_rsp_o_reg[data][31]_3 ;
  wire \bus_rsp_o_reg[data][31]_4 ;
  wire [2:0]\bus_rsp_o_reg[data][5] ;
  wire [2:0]\bus_rsp_o_reg[data][5]_0 ;
  wire [7:0]\bus_rsp_o_reg[data][7] ;
  wire [1:0]\bus_rsp_o_reg[data][7]_0 ;
  wire [7:0]\bus_rsp_o_reg[data][7]_1 ;
  wire [1:0]\bus_rsp_o_reg[data][7]_2 ;
  wire [5:0]\bus_rsp_o_reg[data][7]_3 ;
  wire \cg_en[twi] ;
  wire \cg_en[uart0] ;
  wire \cg_en[uart1] ;
  wire \cpu_d_req[rw] ;
  wire \ctrl[adr][31]_i_15_n_0 ;
  wire \ctrl[adr][31]_i_16_n_0 ;
  wire \ctrl[adr][31]_i_17_n_0 ;
  wire \ctrl[adr][31]_i_18_n_0 ;
  wire \ctrl[adr][31]_i_6_n_0 ;
  wire \ctrl[lock]_i_9_n_0 ;
  wire \ctrl_reg[adr][14] ;
  wire [18:0]\ctrl_reg[adr][31] ;
  wire [18:0]\ctrl_reg[adr][31]_0 ;
  wire \ctrl_reg[enable] ;
  wire \ctrl_reg[enable]_0 ;
  wire \ctrl_reg[lsu_req] ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \ctrl_reg[sim_mode]__0_2 ;
  wire \ctrl_reg[state] ;
  wire \ctrl_reg[state]_0 ;
  wire \ctrl_reg[state]_1 ;
  wire \ctrl_reg[state]_2 ;
  wire \ctrl_reg[state]_3 ;
  wire \ctrl_reg[state]_4 ;
  wire \ctrl_reg[we] ;
  wire \execute_engine[ir][31]_i_3_n_0 ;
  wire \execute_engine[pc_we]1__0 ;
  wire [3:0]\execute_engine_reg[pc][1] ;
  wire \fetch_engine[state]1__0 ;
  wire \fetch_engine_reg[pc][11] ;
  wire \fetch_engine_reg[pc][14] ;
  wire \fetch_engine_reg[pc][14]_0 ;
  wire \fetch_engine_reg[pc][18] ;
  wire \fetch_engine_reg[pc][19] ;
  wire \fetch_engine_reg[pc][23] ;
  wire \fetch_engine_reg[pc][27] ;
  wire \fetch_engine_reg[pc][2] ;
  wire \fetch_engine_reg[pc][2]_0 ;
  wire \fetch_engine_reg[pc][2]_1 ;
  wire [16:0]\fetch_engine_reg[pc][31] ;
  wire \fetch_engine_reg[pc][31]_0 ;
  wire \fetch_engine_reg[pc][9] ;
  wire [0:0]\fetch_engine_reg[restart] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire \fifo[data][0]_7 ;
  wire \fifo[data][1]_6 ;
  wire \fifo[full] ;
  wire \fifo[full]_0 ;
  wire \fifo[match] ;
  wire \fifo[r_pnt][0]_i_1_n_0 ;
  wire \fifo[r_pnt][1]_i_2_n_0 ;
  wire \fifo[w_pnt][0]_i_1_n_0 ;
  wire \fifo[w_pnt][1]_i_2_n_0 ;
  wire fifo_clr1;
  wire [17:0]\fifo_memory.fifo_reg[data][0]_1 ;
  wire \fifo_memory.fifo_reg[data][1][0]_0 ;
  wire [15:0]\fifo_memory.fifo_reg[data][1][15]_0 ;
  wire [17:0]\fifo_memory.fifo_reg[data][1][17]_0 ;
  wire [17:0]\fifo_memory.fifo_reg[data][1]_0 ;
  wire \fifo_read_sync.rdata_o_reg[0] ;
  wire \fifo_read_sync.rdata_o_reg[0]_0 ;
  wire \fifo_read_sync.rdata_o_reg[1] ;
  wire \fifo_read_sync.rdata_o_reg[1]_0 ;
  wire \fifo_read_sync.rdata_o_reg[2] ;
  wire \fifo_read_sync.rdata_o_reg[2]_0 ;
  wire \fifo_read_sync.rdata_o_reg[3] ;
  wire \fifo_read_sync.rdata_o_reg[3]_0 ;
  wire \fifo_read_sync.rdata_o_reg[4] ;
  wire \fifo_read_sync.rdata_o_reg[4]_0 ;
  wire \fifo_read_sync.rdata_o_reg[5] ;
  wire \fifo_read_sync.rdata_o_reg[5]_0 ;
  wire \fifo_read_sync.rdata_o_reg[6] ;
  wire \fifo_read_sync.rdata_o_reg[6]_0 ;
  wire \fifo_read_sync.rdata_o_reg[7] ;
  wire \fifo_read_sync.rdata_o_reg[7]_0 ;
  wire \fifo_reg[r_pnt_n_0_][0] ;
  wire [0:0]\fifo_reg[w_pnt][0]_0 ;
  wire \fifo_reg[w_pnt_n_0_][0] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[1][stb] ;
  wire \iodev_req[2][stb] ;
  wire \iodev_req[4][stb] ;
  wire \iodev_req[5][stb] ;
  wire \iodev_req[7][stb] ;
  wire [17:16]\ipb[rdata][0]_10 ;
  wire m_axi_aclk;
  wire \main_rsp[ack] ;
  wire \main_rsp_o[err] ;
  wire \mar_reg[10] ;
  wire \mar_reg[11] ;
  wire \mar_reg[11]_0 ;
  wire \mar_reg[14] ;
  wire p_0_in;
  wire p_0_in135_in;
  wire p_0_in1_in;
  wire p_1_in;
  wire [4:0]p_2_in;
  wire rden_reg;
  wire rstn_sys;
  wire \rx_engine_reg[over] ;
  wire \rx_engine_reg[over]_0 ;
  wire \trap_ctrl_reg[exc_buf][0] ;
  wire \wb_core[cyc] ;

  LUT6 #(
    .INIT(64'hF8F8F8FF88888888)) 
    \FSM_onehot_execute_engine[state][12]_i_1 
       (.I0(\FSM_onehot_execute_engine[state][12]_i_3_n_0 ),
        .I1(\execute_engine_reg[pc][1] [0]),
        .I2(\FSM_onehot_execute_engine_reg[state][0]_1 ),
        .I3(\FSM_onehot_execute_engine_reg[state][0]_2 ),
        .I4(\FSM_onehot_execute_engine_reg[state][0]_3 ),
        .I5(\FSM_onehot_execute_engine_reg[state][0]_4 ),
        .O(\FSM_onehot_execute_engine_reg[state][0] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \FSM_onehot_execute_engine[state][12]_i_3 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .I3(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\FSM_onehot_execute_engine[state][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA000000000000)) 
    \FSM_onehot_fetch_engine[state][0]_i_1 
       (.I0(\FSM_onehot_fetch_engine_reg[state][0]_2 ),
        .I1(\FSM_onehot_fetch_engine_reg[state][0]_3 ),
        .I2(\FSM_onehot_fetch_engine[state][2]_i_2_n_0 ),
        .I3(\fifo_memory.fifo_reg[data][1][0]_0 ),
        .I4(p_0_in135_in),
        .I5(\fetch_engine[state]1__0 ),
        .O(\FSM_onehot_fetch_engine_reg[state][0] ));
  LUT5 #(
    .INIT(32'hCCDDCCC8)) 
    \FSM_onehot_fetch_engine[state][1]_i_1 
       (.I0(\FSM_onehot_fetch_engine_reg[state][0]_2 ),
        .I1(\FSM_onehot_fetch_engine_reg[state][0]_3 ),
        .I2(\FSM_onehot_fetch_engine[state][2]_i_2_n_0 ),
        .I3(\fifo_memory.fifo_reg[data][1][0]_0 ),
        .I4(p_0_in135_in),
        .O(\FSM_onehot_fetch_engine_reg[state][0]_0 ));
  LUT6 #(
    .INIT(64'hAAAEFFEEAAAEAAAE)) 
    \FSM_onehot_fetch_engine[state][2]_i_1 
       (.I0(\FSM_onehot_fetch_engine_reg[state][0]_2 ),
        .I1(\FSM_onehot_fetch_engine_reg[state][0]_3 ),
        .I2(\FSM_onehot_fetch_engine[state][2]_i_2_n_0 ),
        .I3(\fifo_memory.fifo_reg[data][1][0]_0 ),
        .I4(\fetch_engine[state]1__0 ),
        .I5(p_0_in135_in),
        .O(\FSM_onehot_fetch_engine_reg[state][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0000F66F)) 
    \FSM_onehot_fetch_engine[state][2]_i_2 
       (.I0(\fifo_reg[w_pnt_n_0_][0] ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(p_0_in),
        .I3(p_1_in),
        .I4(\fifo[full] ),
        .O(\FSM_onehot_fetch_engine[state][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \FSM_sequential_arbiter[state][1]_i_3 
       (.I0(\ctrl_reg[state]_2 ),
        .I1(\ctrl_reg[state]_1 ),
        .I2(\ctrl_reg[state]_0 ),
        .I3(\arbiter_reg[b_req] ),
        .O(\ctrl_reg[lsu_req] ));
  LUT4 #(
    .INIT(16'h222A)) 
    \arbiter[b_req]_i_1 
       (.I0(\arbiter_reg[b_req] ),
        .I1(\bus_req_i[src] ),
        .I2(\main_rsp[ack] ),
        .I3(\main_rsp_o[err] ),
        .O(\arbiter_reg[b_req]0 ));
  LUT6 #(
    .INIT(64'h000000000000A820)) 
    \bus_rsp_o[ack]_i_1 
       (.I0(\mar_reg[14] ),
        .I1(\bus_req_i[src] ),
        .I2(\ctrl_reg[adr][31]_0 [18]),
        .I3(\ctrl_reg[adr][31] [18]),
        .I4(\bus_rsp_o_reg[ack]_6 [1]),
        .I5(\bus_rsp_o_reg[ack] ),
        .O(\bus_req_i[stb] ));
  LUT6 #(
    .INIT(64'h4545454545454445)) 
    \bus_rsp_o[ack]_i_10 
       (.I0(\arbiter_reg[state] [1]),
        .I1(\arbiter[state_nxt]1 ),
        .I2(\ctrl_reg[adr][14] ),
        .I3(\FSM_onehot_fetch_engine_reg[state][0]_3 ),
        .I4(\fifo[full]_0 ),
        .I5(\fifo[full] ),
        .O(\bus_rsp_o[ack]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \bus_rsp_o[ack]_i_11 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .I3(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[full]_0 ));
  LUT5 #(
    .INIT(32'h00005300)) 
    \bus_rsp_o[ack]_i_1__0 
       (.I0(\ctrl_reg[adr][31] [18]),
        .I1(\ctrl_reg[adr][31]_0 [18]),
        .I2(\bus_req_i[src] ),
        .I3(\mar_reg[14] ),
        .I4(\bus_rsp_o_reg[ack] ),
        .O(\fetch_engine_reg[pc][31]_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \bus_rsp_o[ack]_i_1__1 
       (.I0(\bus_rsp_o_reg[ack]_6 [0]),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(\bus_rsp_o_reg[data][31]_2 ),
        .I3(\fetch_engine_reg[pc][14]_0 ),
        .I4(\bus_rsp_o_reg[data][31]_4 ),
        .I5(\bus_rsp_o_reg[data][31]_3 ),
        .O(\iodev_req[1][stb] ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \bus_rsp_o[ack]_i_1__2 
       (.I0(\bus_rsp_o_reg[ack]_3 ),
        .I1(\bus_rsp_o[ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[ack]_i_3_n_0 ),
        .I3(\bus_rsp_o[ack]_i_4_n_0 ),
        .I4(\bus_rsp_o_reg[data][31]_0 ),
        .I5(\bus_rsp_o_reg[ack]_11 ),
        .O(\iodev_req[2][stb] ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \bus_rsp_o[ack]_i_1__3 
       (.I0(\bus_rsp_o_reg[ack]_9 ),
        .I1(\bus_rsp_o_reg[ack]_12 ),
        .I2(\bus_rsp_o_reg[data][31]_4 ),
        .I3(\bus_rsp_o[ack]_i_2_n_0 ),
        .I4(\bus_rsp_o[ack]_i_3_n_0 ),
        .I5(\bus_rsp_o[ack]_i_4_n_0 ),
        .O(\iodev_req[4][stb] ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \bus_rsp_o[ack]_i_1__4 
       (.I0(\bus_rsp_o_reg[ack]_13 ),
        .I1(\bus_rsp_o_reg[data][31]_2 ),
        .I2(\bus_rsp_o[ack]_i_2_n_0 ),
        .I3(\bus_rsp_o[ack]_i_3_n_0 ),
        .I4(\bus_rsp_o[ack]_i_4_n_0 ),
        .I5(\bus_rsp_o_reg[ack]_4 ),
        .O(\iodev_req[5][stb] ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \bus_rsp_o[ack]_i_1__5 
       (.I0(\bus_rsp_o_reg[ack]_5 ),
        .I1(\bus_rsp_o[ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[ack]_i_3_n_0 ),
        .I3(\bus_rsp_o[ack]_i_4_n_0 ),
        .I4(\bus_rsp_o_reg[data][31]_0 ),
        .I5(\bus_rsp_o_reg[ack]_4 ),
        .O(\mar_reg[10] ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \bus_rsp_o[ack]_i_1__6 
       (.I0(\bus_rsp_o_reg[ack]_13 ),
        .I1(\bus_rsp_o_reg[data][31]_4 ),
        .I2(\bus_rsp_o[ack]_i_2_n_0 ),
        .I3(\bus_rsp_o[ack]_i_3_n_0 ),
        .I4(\bus_rsp_o[ack]_i_4_n_0 ),
        .I5(\bus_rsp_o_reg[ack]_3 ),
        .O(\iodev_req[7][stb] ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \bus_rsp_o[ack]_i_1__7 
       (.I0(\bus_rsp_o_reg[ack]_2 ),
        .I1(\bus_rsp_o_reg[data][31]_2 ),
        .I2(\bus_rsp_o[ack]_i_2_n_0 ),
        .I3(\bus_rsp_o[ack]_i_3_n_0 ),
        .I4(\bus_rsp_o[ack]_i_4_n_0 ),
        .I5(\bus_rsp_o_reg[ack]_0 ),
        .O(\mar_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \bus_rsp_o[ack]_i_1__8 
       (.I0(\bus_rsp_o_reg[ack]_1 ),
        .I1(\bus_rsp_o[ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[ack]_i_3_n_0 ),
        .I3(\bus_rsp_o[ack]_i_4_n_0 ),
        .I4(\bus_rsp_o_reg[data][31]_0 ),
        .I5(\bus_rsp_o_reg[ack]_0 ),
        .O(\mar_reg[11] ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \bus_rsp_o[ack]_i_1__9 
       (.I0(\bus_rsp_o_reg[ack]_14 ),
        .I1(\bus_rsp_o_reg[data][31]_3 ),
        .I2(\bus_rsp_o[ack]_i_2_n_0 ),
        .I3(\bus_rsp_o[ack]_i_3_n_0 ),
        .I4(\bus_rsp_o[ack]_i_4_n_0 ),
        .I5(\bus_rsp_o_reg[ack]_10 ),
        .O(\iodev_req[11][stb] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \bus_rsp_o[ack]_i_2 
       (.I0(\bus_rsp_o[ack]_i_5_n_0 ),
        .I1(\fetch_engine_reg[pc][31] [16]),
        .I2(\fetch_engine_reg[pc][31] [15]),
        .I3(\fetch_engine_reg[pc][31] [0]),
        .I4(\bus_rsp_o[ack]_i_6_n_0 ),
        .I5(\bus_rsp_o[ack]_i_7_n_0 ),
        .O(\bus_rsp_o[ack]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \bus_rsp_o[ack]_i_3 
       (.I0(\fetch_engine_reg[pc][31] [9]),
        .I1(\fetch_engine_reg[pc][31] [10]),
        .I2(\fetch_engine_reg[pc][31] [7]),
        .I3(\fetch_engine_reg[pc][31] [8]),
        .I4(\bus_rsp_o[ack]_i_8_n_0 ),
        .I5(\bus_rsp_o[ack]_i_9_n_0 ),
        .O(\bus_rsp_o[ack]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88A0880000A00000)) 
    \bus_rsp_o[ack]_i_4 
       (.I0(\arbiter_reg[a_req] ),
        .I1(\ctrl_reg[adr][31] [1]),
        .I2(\ctrl_reg[adr][31]_0 [1]),
        .I3(\bus_req_i[src] ),
        .I4(\ctrl_reg[adr][31]_0 [0]),
        .I5(\ctrl_reg[adr][31] [0]),
        .O(\bus_rsp_o[ack]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5553FFF3555FFFFF)) 
    \bus_rsp_o[ack]_i_5 
       (.I0(\ctrl_reg[adr][31]_0 [3]),
        .I1(\ctrl_reg[adr][31] [3]),
        .I2(\bus_rsp_o[ack]_i_10_n_0 ),
        .I3(\arbiter_reg[state] [0]),
        .I4(\ctrl_reg[adr][31]_0 [4]),
        .I5(\ctrl_reg[adr][31] [4]),
        .O(\bus_rsp_o[ack]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5553FFF3555FFFFF)) 
    \bus_rsp_o[ack]_i_6 
       (.I0(\ctrl_reg[adr][31]_0 [7]),
        .I1(\ctrl_reg[adr][31] [7]),
        .I2(\bus_rsp_o[ack]_i_10_n_0 ),
        .I3(\arbiter_reg[state] [0]),
        .I4(\ctrl_reg[adr][31]_0 [8]),
        .I5(\ctrl_reg[adr][31] [8]),
        .O(\bus_rsp_o[ack]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5553FFF3555FFFFF)) 
    \bus_rsp_o[ack]_i_7 
       (.I0(\ctrl_reg[adr][31]_0 [5]),
        .I1(\ctrl_reg[adr][31] [5]),
        .I2(\bus_rsp_o[ack]_i_10_n_0 ),
        .I3(\arbiter_reg[state] [0]),
        .I4(\ctrl_reg[adr][31]_0 [6]),
        .I5(\ctrl_reg[adr][31] [6]),
        .O(\bus_rsp_o[ack]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5553FFF3555FFFFF)) 
    \bus_rsp_o[ack]_i_8 
       (.I0(\ctrl_reg[adr][31]_0 [15]),
        .I1(\ctrl_reg[adr][31] [15]),
        .I2(\bus_rsp_o[ack]_i_10_n_0 ),
        .I3(\arbiter_reg[state] [0]),
        .I4(\ctrl_reg[adr][31]_0 [16]),
        .I5(\ctrl_reg[adr][31] [16]),
        .O(\bus_rsp_o[ack]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5553FFF3555FFFFF)) 
    \bus_rsp_o[ack]_i_9 
       (.I0(\ctrl_reg[adr][31]_0 [13]),
        .I1(\ctrl_reg[adr][31] [13]),
        .I2(\bus_rsp_o[ack]_i_10_n_0 ),
        .I3(\arbiter_reg[state] [0]),
        .I4(\ctrl_reg[adr][31]_0 [14]),
        .I5(\ctrl_reg[adr][31] [14]),
        .O(\bus_rsp_o[ack]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][0]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][7] [0]),
        .I1(\cg_en[uart0] ),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[0] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][0]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][7]_1 [0]),
        .I1(\cg_en[uart1] ),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11]_0 ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][0]_i_1__3 
       (.I0(\bus_rsp_o_reg[data][7]_3 [0]),
        .I1(\cg_en[twi] ),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[10] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\arbiter_reg[rtx_sreg][1] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][1]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][7] [1]),
        .I1(\ctrl_reg[sim_mode]__0 ),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[1] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][1]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][7]_1 [1]),
        .I1(\ctrl_reg[sim_mode]__0_2 ),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11]_0 ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \bus_rsp_o[data][27]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][31]_3 ),
        .I1(\bus_rsp_o_reg[data][31]_4 ),
        .I2(\bus_rsp_o_reg[data][31]_0 ),
        .I3(\fetch_engine_reg[pc][14]_0 ),
        .I4(\bus_rsp_o_reg[ack]_3 ),
        .I5(\bus_rsp_o_reg[data][31]_1 ),
        .O(\bus_rsp_o[data]1 ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][2]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][7] [2]),
        .I1(\bus_rsp_o_reg[data][2] ),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[2] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][2]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][7]_1 [2]),
        .I1(\bus_rsp_o_reg[data][2]_0 ),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11]_0 ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \bus_rsp_o[data][30]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][31]_1 ),
        .I1(\bus_rsp_o_reg[ack]_3 ),
        .I2(\fetch_engine_reg[pc][14]_0 ),
        .I3(\bus_rsp_o_reg[data][31]_0 ),
        .I4(\bus_rsp_o_reg[data][31]_4 ),
        .I5(\bus_rsp_o_reg[data][31]_3 ),
        .O(\bus_req_o_reg[rw]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \bus_rsp_o[data][31]_i_1 
       (.I0(\bus_rsp_o_reg[data][31]_1 ),
        .I1(\fetch_engine_reg[pc][14]_0 ),
        .I2(\bus_rsp_o_reg[data][31]_4 ),
        .I3(\bus_rsp_o_reg[data][31]_0 ),
        .I4(\bus_rsp_o_reg[data][31]_2 ),
        .I5(\bus_rsp_o_reg[ack]_9 ),
        .O(\bus_req_o_reg[rw]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \bus_rsp_o[data][31]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][31]_1 ),
        .I1(\bus_rsp_o_reg[ack]_10 ),
        .I2(\fetch_engine_reg[pc][14]_0 ),
        .I3(\bus_rsp_o_reg[data][31]_3 ),
        .I4(\bus_rsp_o_reg[data][31]_2 ),
        .I5(\bus_rsp_o_reg[data][31]_0 ),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \bus_rsp_o[data][31]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][31] ),
        .I1(\bus_rsp_o_reg[ack]_0 ),
        .I2(\bus_rsp_o_reg[data][31]_0 ),
        .I3(\fetch_engine_reg[pc][14]_0 ),
        .I4(\bus_rsp_o_reg[ack]_1 ),
        .I5(\bus_rsp_o_reg[data][31]_1 ),
        .O(\fetch_engine_reg[pc][2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \bus_rsp_o[data][31]_i_1__2 
       (.I0(\bus_rsp_o_reg[data][31] ),
        .I1(\bus_rsp_o_reg[ack]_0 ),
        .I2(\fetch_engine_reg[pc][14]_0 ),
        .I3(\bus_rsp_o_reg[data][31]_2 ),
        .I4(\bus_rsp_o_reg[ack]_2 ),
        .I5(\bus_rsp_o_reg[data][31]_1 ),
        .O(\fetch_engine_reg[pc][2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \bus_rsp_o[data][31]_i_1__3 
       (.I0(\bus_rsp_o_reg[data][31]_1 ),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(\bus_rsp_o_reg[data][31]_3 ),
        .I3(\bus_rsp_o_reg[data][31]_4 ),
        .I4(\fetch_engine_reg[pc][14]_0 ),
        .I5(\bus_rsp_o_reg[ack]_3 ),
        .O(\bus_req_o_reg[rw] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \bus_rsp_o[data][31]_i_1__4 
       (.I0(\bus_rsp_o_reg[data][31] ),
        .I1(\bus_rsp_o_reg[ack]_4 ),
        .I2(\bus_rsp_o_reg[data][31]_0 ),
        .I3(\fetch_engine_reg[pc][14]_0 ),
        .I4(\bus_rsp_o_reg[ack]_5 ),
        .I5(\bus_rsp_o_reg[data][31]_1 ),
        .O(\fetch_engine_reg[pc][2]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \bus_rsp_o[data][31]_i_1__5 
       (.I0(\bus_rsp_o_reg[data][31]_1 ),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(\bus_rsp_o_reg[data][31]_3 ),
        .I3(\bus_rsp_o_reg[data][31]_2 ),
        .I4(\fetch_engine_reg[pc][14]_0 ),
        .I5(\bus_rsp_o_reg[ack]_4 ),
        .O(\bus_req_o_reg[rw]_2 ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][3]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][7] [3]),
        .I1(\bus_rsp_o_reg[data][5] [0]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[3] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][3]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][7]_1 [3]),
        .I1(\bus_rsp_o_reg[data][5]_0 [0]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11]_0 ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][3]_i_1__3 
       (.I0(\bus_rsp_o_reg[data][7]_3 [1]),
        .I1(p_2_in[0]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[10] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\arbiter_reg[rtx_sreg][4] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][4]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][7] [4]),
        .I1(\bus_rsp_o_reg[data][5] [1]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[4] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][4]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][7]_1 [4]),
        .I1(\bus_rsp_o_reg[data][5]_0 [1]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11]_0 ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][4]_i_1__3 
       (.I0(\bus_rsp_o_reg[data][7]_3 [2]),
        .I1(p_2_in[1]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[10] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\arbiter_reg[rtx_sreg][5] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][5]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][7] [5]),
        .I1(\bus_rsp_o_reg[data][5] [2]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[5] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][5]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][7]_1 [5]),
        .I1(\bus_rsp_o_reg[data][5]_0 [2]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11]_0 ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][5]_i_1__3 
       (.I0(\bus_rsp_o_reg[data][7]_3 [3]),
        .I1(p_2_in[2]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[10] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\arbiter_reg[rtx_sreg][6] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][6]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][7] [6]),
        .I1(\bus_rsp_o_reg[data][7]_0 [0]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[6] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][6]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][7]_1 [6]),
        .I1(\bus_rsp_o_reg[data][7]_2 [0]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11]_0 ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][6]_i_1__3 
       (.I0(\bus_rsp_o_reg[data][7]_3 [4]),
        .I1(p_2_in[3]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[10] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\arbiter_reg[rtx_sreg][7] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][7]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][7] [7]),
        .I1(\bus_rsp_o_reg[data][7]_0 [1]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[7] ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][7]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][7]_1 [7]),
        .I1(\bus_rsp_o_reg[data][7]_2 [1]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11]_0 ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\fifo_read_sync.rdata_o_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAA0A0000CC0C0000)) 
    \bus_rsp_o[data][7]_i_1__3 
       (.I0(\bus_rsp_o_reg[data][7]_3 [5]),
        .I1(p_2_in[4]),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[10] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\arbiter_reg[rtx_sreg][8] ));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][14]_i_1 
       (.I0(\ctrl_reg[adr][31] [1]),
        .I1(\ctrl_reg[adr][31]_0 [1]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][14] ));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][15]_i_1 
       (.I0(\ctrl_reg[adr][31] [2]),
        .I1(\ctrl_reg[adr][31]_0 [2]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [0]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][16]_i_1 
       (.I0(\ctrl_reg[adr][31] [3]),
        .I1(\ctrl_reg[adr][31]_0 [3]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [1]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][17]_i_1 
       (.I0(\ctrl_reg[adr][31] [4]),
        .I1(\ctrl_reg[adr][31]_0 [4]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [2]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][18]_i_1 
       (.I0(\ctrl_reg[adr][31] [5]),
        .I1(\ctrl_reg[adr][31]_0 [5]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [3]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][19]_i_1 
       (.I0(\ctrl_reg[adr][31] [6]),
        .I1(\ctrl_reg[adr][31]_0 [6]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [4]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][20]_i_1 
       (.I0(\ctrl_reg[adr][31] [7]),
        .I1(\ctrl_reg[adr][31]_0 [7]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [5]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][21]_i_1 
       (.I0(\ctrl_reg[adr][31] [8]),
        .I1(\ctrl_reg[adr][31]_0 [8]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [6]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][22]_i_1 
       (.I0(\ctrl_reg[adr][31] [9]),
        .I1(\ctrl_reg[adr][31]_0 [9]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [7]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][23]_i_1 
       (.I0(\ctrl_reg[adr][31] [10]),
        .I1(\ctrl_reg[adr][31]_0 [10]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [8]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][24]_i_1 
       (.I0(\ctrl_reg[adr][31] [11]),
        .I1(\ctrl_reg[adr][31]_0 [11]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [9]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][25]_i_1 
       (.I0(\ctrl_reg[adr][31] [12]),
        .I1(\ctrl_reg[adr][31]_0 [12]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [10]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][26]_i_1 
       (.I0(\ctrl_reg[adr][31] [13]),
        .I1(\ctrl_reg[adr][31]_0 [13]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [11]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][27]_i_1 
       (.I0(\ctrl_reg[adr][31] [14]),
        .I1(\ctrl_reg[adr][31]_0 [14]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [12]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][28]_i_1 
       (.I0(\ctrl_reg[adr][31] [15]),
        .I1(\ctrl_reg[adr][31]_0 [15]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [13]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][29]_i_1 
       (.I0(\ctrl_reg[adr][31] [16]),
        .I1(\ctrl_reg[adr][31]_0 [16]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [14]));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][30]_i_1 
       (.I0(\ctrl_reg[adr][31] [17]),
        .I1(\ctrl_reg[adr][31]_0 [17]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [15]));
  LUT6 #(
    .INIT(64'h00000000FE000E00)) 
    \ctrl[adr][31]_i_1 
       (.I0(\bus_rsp_o_reg[ack] ),
        .I1(\ctrl_reg[we] ),
        .I2(\fetch_engine_reg[pc][14] ),
        .I3(\arbiter_reg[a_req] ),
        .I4(\ctrl[adr][31]_i_6_n_0 ),
        .I5(\wb_core[cyc] ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \ctrl[adr][31]_i_13 
       (.I0(\fetch_engine_reg[pc][31] [13]),
        .I1(\ctrl_reg[adr][31] [14]),
        .I2(\ctrl_reg[adr][31]_0 [14]),
        .I3(\bus_req_i[src] ),
        .I4(\fetch_engine_reg[pc][31] [15]),
        .I5(\fetch_engine_reg[pc][31] [14]),
        .O(\fetch_engine_reg[pc][27] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \ctrl[adr][31]_i_14 
       (.I0(\fetch_engine_reg[pc][31] [9]),
        .I1(\ctrl_reg[adr][31] [10]),
        .I2(\ctrl_reg[adr][31]_0 [10]),
        .I3(\bus_req_i[src] ),
        .I4(\fetch_engine_reg[pc][31] [11]),
        .I5(\fetch_engine_reg[pc][31] [10]),
        .O(\fetch_engine_reg[pc][23] ));
  LUT6 #(
    .INIT(64'h775FFFFFFFFFFFFF)) 
    \ctrl[adr][31]_i_15 
       (.I0(\fetch_engine_reg[pc][31] [4]),
        .I1(\ctrl_reg[adr][31] [5]),
        .I2(\ctrl_reg[adr][31]_0 [5]),
        .I3(\bus_req_i[src] ),
        .I4(\fetch_engine_reg[pc][31] [6]),
        .I5(\fetch_engine_reg[pc][31] [5]),
        .O(\ctrl[adr][31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h775F77FFFF5FFFFF)) 
    \ctrl[adr][31]_i_16 
       (.I0(\fetch_engine_reg[pc][31] [16]),
        .I1(\ctrl_reg[adr][31] [17]),
        .I2(\ctrl_reg[adr][31]_0 [17]),
        .I3(\bus_req_i[src] ),
        .I4(\ctrl_reg[adr][31]_0 [2]),
        .I5(\ctrl_reg[adr][31] [2]),
        .O(\ctrl[adr][31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h775FFFFFFFFFFFFF)) 
    \ctrl[adr][31]_i_17 
       (.I0(\fetch_engine_reg[pc][31] [12]),
        .I1(\ctrl_reg[adr][31] [13]),
        .I2(\ctrl_reg[adr][31]_0 [13]),
        .I3(\bus_req_i[src] ),
        .I4(\fetch_engine_reg[pc][31] [14]),
        .I5(\fetch_engine_reg[pc][31] [13]),
        .O(\ctrl[adr][31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h775FFFFFFFFFFFFF)) 
    \ctrl[adr][31]_i_18 
       (.I0(\fetch_engine_reg[pc][31] [8]),
        .I1(\ctrl_reg[adr][31] [9]),
        .I2(\ctrl_reg[adr][31]_0 [9]),
        .I3(\bus_req_i[src] ),
        .I4(\fetch_engine_reg[pc][31] [10]),
        .I5(\fetch_engine_reg[pc][31] [9]),
        .O(\ctrl[adr][31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ctrl[adr][31]_i_19 
       (.I0(\fifo_reg[w_pnt_n_0_][0] ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo[match] ));
  LUT6 #(
    .INIT(64'hCACACACACCCCCACC)) 
    \ctrl[adr][31]_i_2 
       (.I0(\ctrl_reg[adr][31] [18]),
        .I1(\ctrl_reg[adr][31]_0 [18]),
        .I2(\arbiter_reg[state] [0]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\arbiter[state_nxt]1 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\fetch_engine_reg[pc][31] [16]));
  LUT6 #(
    .INIT(64'h000000000000EFEE)) 
    \ctrl[adr][31]_i_5 
       (.I0(\arbiter_reg[b_req] ),
        .I1(\ctrl_reg[state]_0 ),
        .I2(\ctrl_reg[state]_1 ),
        .I3(\ctrl_reg[state]_2 ),
        .I4(\arbiter_reg[state] [0]),
        .I5(\arbiter_reg[state] [1]),
        .O(\arbiter_reg[a_req] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \ctrl[adr][31]_i_6 
       (.I0(\ctrl[adr][31]_i_15_n_0 ),
        .I1(\ctrl[adr][31]_i_16_n_0 ),
        .I2(\fetch_engine_reg[pc][31] [2]),
        .I3(\fetch_engine_reg[pc][31] [1]),
        .I4(\ctrl[adr][31]_i_17_n_0 ),
        .I5(\ctrl[adr][31]_i_18_n_0 ),
        .O(\ctrl[adr][31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEAEAEEE)) 
    \ctrl[adr][31]_i_7 
       (.I0(\ctrl_reg[adr][14] ),
        .I1(\FSM_onehot_fetch_engine_reg[state][0]_3 ),
        .I2(\fifo[match] ),
        .I3(p_0_in),
        .I4(p_1_in),
        .I5(\fifo[full] ),
        .O(\arbiter_reg[b_req] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ctrl[lock]_i_6 
       (.I0(\bus_rsp_o[ack]_i_4_n_0 ),
        .I1(\bus_rsp_o_reg[ack]_7 ),
        .I2(\bus_rsp_o_reg[ack]_8 ),
        .I3(\ctrl[adr][31]_i_17_n_0 ),
        .I4(\ctrl[lock]_i_9_n_0 ),
        .I5(\ctrl[adr][31]_i_15_n_0 ),
        .O(\fetch_engine_reg[pc][14]_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ctrl[lock]_i_9 
       (.I0(\fetch_engine_reg[pc][31] [0]),
        .I1(\fetch_engine_reg[pc][31] [15]),
        .I2(\fetch_engine_reg[pc][31] [16]),
        .I3(\fetch_engine_reg[pc][31] [2]),
        .I4(\fetch_engine_reg[pc][31] [1]),
        .O(\ctrl[lock]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h7444774474444444)) 
    \ctrl[state]_i_1 
       (.I0(\ctrl_reg[state]_3 ),
        .I1(\wb_core[cyc] ),
        .I2(\ctrl[adr][31]_i_6_n_0 ),
        .I3(\arbiter_reg[a_req] ),
        .I4(\fetch_engine_reg[pc][14] ),
        .I5(\ctrl_reg[state]_4 ),
        .O(\ctrl_reg[state] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \ctrl[state]_i_4 
       (.I0(\fetch_engine_reg[pc][31] [5]),
        .I1(\ctrl_reg[adr][31] [6]),
        .I2(\ctrl_reg[adr][31]_0 [6]),
        .I3(\bus_req_i[src] ),
        .I4(\fetch_engine_reg[pc][31] [7]),
        .I5(\fetch_engine_reg[pc][31] [6]),
        .O(\fetch_engine_reg[pc][19] ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    enable_i_1
       (.I0(\bus_rsp_o_reg[ack]_4 ),
        .I1(\fetch_engine_reg[pc][14]_0 ),
        .I2(\bus_rsp_o_reg[data][31]_2 ),
        .I3(\bus_rsp_o_reg[data][31]_3 ),
        .I4(\bus_rsp_o_reg[data][31]_0 ),
        .I5(\bus_rsp_o_reg[data][31]_1 ),
        .O(fifo_clr1));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][0]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [0]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [0]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][10]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [10]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [10]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][11]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [11]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [11]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][12]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [12]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [12]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][13]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [13]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [13]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][14]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [14]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [14]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][15]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [15]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [15]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][1]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [1]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [1]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][2]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [2]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [2]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[ir][31]_i_1 
       (.I0(\execute_engine_reg[pc][1] [0]),
        .I1(\execute_engine[ir][31]_i_3_n_0 ),
        .O(\FSM_onehot_execute_engine_reg[state][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00006FF6)) 
    \execute_engine[ir][31]_i_3 
       (.I0(\fifo_reg[w_pnt_n_0_][0] ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(p_0_in),
        .I3(p_1_in),
        .I4(\execute_engine[pc_we]1__0 ),
        .O(\execute_engine[ir][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][3]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [3]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [3]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][4]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [4]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [4]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][5]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [5]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [5]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][6]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [6]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [6]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][7]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [7]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [7]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][8]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [8]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [8]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][9]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [9]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [9]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo_memory.fifo_reg[data][1][15]_0 [9]));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \execute_engine[pc][31]_i_1 
       (.I0(\execute_engine_reg[pc][1] [1]),
        .I1(\execute_engine_reg[pc][1] [3]),
        .I2(Q[1]),
        .I3(\FSM_onehot_execute_engine_reg[state][0]_0 ),
        .O(\FSM_onehot_execute_engine_reg[state][1] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fifo[r_pnt][0]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo[r_pnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEFFFFBEAAAAAAAA)) 
    \fifo[r_pnt][1]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(p_1_in),
        .I2(p_0_in),
        .I3(\fifo_reg[r_pnt_n_0_][0] ),
        .I4(\fifo_reg[w_pnt_n_0_][0] ),
        .I5(\FSM_onehot_execute_engine_reg[state][0]_0 ),
        .O(\fetch_engine_reg[restart] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \fifo[r_pnt][1]_i_2 
       (.I0(p_1_in),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .O(\fifo[r_pnt][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fifo[w_pnt][0]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[w_pnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \fifo[w_pnt][1]_i_2 
       (.I0(p_0_in),
        .I1(\fifo_reg[w_pnt_n_0_][0] ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .O(\fifo[w_pnt][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \fifo_buffer.fifo[buf][7]_i_2 
       (.I0(\ctrl[adr][31]_i_15_n_0 ),
        .I1(\ctrl[lock]_i_9_n_0 ),
        .I2(\ctrl[adr][31]_i_17_n_0 ),
        .I3(\ctrl[adr][31]_i_18_n_0 ),
        .I4(\bus_rsp_o[ack]_i_4_n_0 ),
        .I5(\bus_rsp_o_reg[data][31]_0 ),
        .O(\fetch_engine_reg[pc][18] ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \fifo_buffer.fifo[buf][7]_i_2__0 
       (.I0(\bus_rsp_o_reg[data][31]_2 ),
        .I1(\ctrl[adr][31]_i_15_n_0 ),
        .I2(\ctrl[lock]_i_9_n_0 ),
        .I3(\ctrl[adr][31]_i_17_n_0 ),
        .I4(\ctrl[adr][31]_i_18_n_0 ),
        .I5(\bus_rsp_o[ack]_i_4_n_0 ),
        .O(\fetch_engine_reg[pc][9] ));
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_memory.fifo[data][0][17]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1][0]_0 ),
        .I1(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[data][0]_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_memory.fifo[data][1][17]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1][0]_0 ),
        .I1(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[data][1]_6 ));
  FDRE \fifo_memory.fifo_reg[data][0][0] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [0]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [0]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][10] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [10]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [10]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][11] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [11]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [11]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][12] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [12]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [12]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][13] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [13]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [13]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][14] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [14]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [14]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][15] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [15]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [15]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][16] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [16]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [16]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][17] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [17]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [17]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][1] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [1]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [1]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][2] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [2]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [2]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][3] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [3]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [3]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][4] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [4]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [4]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][5] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [5]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [5]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][6] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [6]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [6]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][7] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [7]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [7]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][8] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [8]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [8]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][9] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_7 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [9]),
        .Q(\fifo_memory.fifo_reg[data][0]_1 [9]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][0] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [0]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [0]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][10] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [10]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [10]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][11] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [11]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [11]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][12] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [12]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [12]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][13] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [13]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [13]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][14] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [14]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [14]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][15] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [15]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [15]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][16] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [16]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [16]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][17] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [17]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [17]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][1] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [1]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [1]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][2] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [2]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [2]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][3] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [3]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [3]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][4] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [4]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [4]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][5] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [5]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [5]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][6] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [6]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [6]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][7] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [7]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [7]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][8] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [8]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [8]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][9] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_6 ),
        .D(\fifo_memory.fifo_reg[data][1][17]_0 [9]),
        .Q(\fifo_memory.fifo_reg[data][1]_0 [9]),
        .R(1'b0));
  FDCE \fifo_reg[r_pnt][0] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine_reg[restart] ),
        .CLR(rstn_sys),
        .D(\fifo[r_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[r_pnt_n_0_][0] ));
  FDCE \fifo_reg[r_pnt][1] 
       (.C(m_axi_aclk),
        .CE(\fetch_engine_reg[restart] ),
        .CLR(rstn_sys),
        .D(\fifo[r_pnt][1]_i_2_n_0 ),
        .Q(p_1_in));
  FDCE \fifo_reg[w_pnt][0] 
       (.C(m_axi_aclk),
        .CE(\fifo_reg[w_pnt][0]_0 ),
        .CLR(rstn_sys),
        .D(\fifo[w_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[w_pnt_n_0_][0] ));
  FDCE \fifo_reg[w_pnt][1] 
       (.C(m_axi_aclk),
        .CE(\fifo_reg[w_pnt][0]_0 ),
        .CLR(rstn_sys),
        .D(\fifo[w_pnt][1]_i_2_n_0 ),
        .Q(p_0_in));
  LUT4 #(
    .INIT(16'h028A)) 
    \imem_ram.mem_ram_b0_reg_i_2 
       (.I0(\arbiter_reg[a_req] ),
        .I1(\bus_req_i[src] ),
        .I2(\ctrl_reg[adr][31]_0 [1]),
        .I3(\ctrl_reg[adr][31] [1]),
        .O(\mar_reg[14] ));
  LUT5 #(
    .INIT(32'hBBBBB888)) 
    \keeper[halt]_i_1 
       (.I0(\ctrl[adr][31]_i_6_n_0 ),
        .I1(\fetch_engine_reg[pc][14] ),
        .I2(\fetch_engine_reg[pc][31] [16]),
        .I3(\bus_rsp_o_reg[ack]_6 [1]),
        .I4(\bus_rsp_o_reg[ack] ),
        .O(p_0_in1_in));
  LUT5 #(
    .INIT(32'h00005300)) 
    rden_i_1
       (.I0(\ctrl_reg[adr][31] [0]),
        .I1(\ctrl_reg[adr][31]_0 [0]),
        .I2(\bus_req_i[src] ),
        .I3(rden_reg),
        .I4(\ctrl[adr][31]_i_6_n_0 ),
        .O(\boot_req[stb] ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    reset_force_i_2
       (.I0(\bus_rsp_o_reg[data][31]_4 ),
        .I1(\ctrl[adr][31]_i_15_n_0 ),
        .I2(\ctrl[lock]_i_9_n_0 ),
        .I3(\ctrl[adr][31]_i_17_n_0 ),
        .I4(\ctrl[adr][31]_i_18_n_0 ),
        .I5(\bus_rsp_o[ack]_i_4_n_0 ),
        .O(\fetch_engine_reg[pc][11] ));
  LUT6 #(
    .INIT(64'h0080888888888888)) 
    \rx_engine[over]_i_1 
       (.I0(\rx_engine_reg[over] ),
        .I1(\cg_en[uart0] ),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11] ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\ctrl_reg[enable] ));
  LUT6 #(
    .INIT(64'h0080888888888888)) 
    \rx_engine[over]_i_1__0 
       (.I0(\rx_engine_reg[over]_0 ),
        .I1(\cg_en[uart1] ),
        .I2(\cpu_d_req[rw] ),
        .I3(\bus_req_i[src] ),
        .I4(\mar_reg[11]_0 ),
        .I5(\bus_rsp_o_reg[data][31] ),
        .O(\ctrl_reg[enable]_0 ));
  LUT6 #(
    .INIT(64'h0000EAAAEAAAEAAA)) 
    \trap_ctrl[exc_buf][0]_i_1 
       (.I0(Q[0]),
        .I1(\execute_engine_reg[pc][1] [0]),
        .I2(\ipb[rdata][0]_10 [17]),
        .I3(\execute_engine[ir][31]_i_3_n_0 ),
        .I4(\trap_ctrl_reg[exc_buf][0] ),
        .I5(\execute_engine_reg[pc][1] [2]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \trap_ctrl[exc_buf][0]_i_2 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [17]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [17]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\ipb[rdata][0]_10 [17]));
  LUT6 #(
    .INIT(64'h0000EAAAEAAAEAAA)) 
    \trap_ctrl[exc_buf][2]_i_1 
       (.I0(Q[2]),
        .I1(\execute_engine_reg[pc][1] [0]),
        .I2(\ipb[rdata][0]_10 [16]),
        .I3(\execute_engine[ir][31]_i_3_n_0 ),
        .I4(\trap_ctrl_reg[exc_buf][0] ),
        .I5(\execute_engine_reg[pc][1] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trap_ctrl[exc_buf][2]_i_2 
       (.I0(\fifo_memory.fifo_reg[data][1]_0 [16]),
        .I1(\fifo_memory.fifo_reg[data][0]_1 [16]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\ipb[rdata][0]_10 [16]));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_fifo_6
   (E,
    \FSM_onehot_fetch_engine_reg[state][1] ,
    \fifo[full] ,
    \execute_engine[pc_we]1__0 ,
    \ctrl_nxt[rf_wb_en]1__0 ,
    D,
    \fetch_engine_reg[restart]__0 ,
    p_0_in135_in,
    \bus_req_i[src] ,
    \main_rsp[ack] ,
    \main_rsp_o[err] ,
    \FSM_onehot_execute_engine_reg[state][9] ,
    Q,
    m_axi_aclk,
    rstn_sys,
    \fifo_reg[r_pnt][1]_0 ,
    \main_rsp[data] );
  output [0:0]E;
  output \FSM_onehot_fetch_engine_reg[state][1] ;
  output \fifo[full] ;
  output \execute_engine[pc_we]1__0 ;
  output \ctrl_nxt[rf_wb_en]1__0 ;
  output [15:0]D;
  input \fetch_engine_reg[restart]__0 ;
  input p_0_in135_in;
  input \bus_req_i[src] ;
  input \main_rsp[ack] ;
  input \main_rsp_o[err] ;
  input \FSM_onehot_execute_engine_reg[state][9] ;
  input [8:0]Q;
  input m_axi_aclk;
  input rstn_sys;
  input [0:0]\fifo_reg[r_pnt][1]_0 ;
  input [15:0]\main_rsp[data] ;

  wire [15:0]D;
  wire [0:0]E;
  wire \FSM_onehot_execute_engine[state][10]_i_3_n_0 ;
  wire \FSM_onehot_execute_engine_reg[state][9] ;
  wire \FSM_onehot_fetch_engine_reg[state][1] ;
  wire [8:0]Q;
  wire \bus_req_i[src] ;
  wire \ctrl_nxt[rf_wb_en]1__0 ;
  wire \execute_engine[pc_we]1__0 ;
  wire \fetch_engine_reg[restart]__0 ;
  wire \fifo[data][0]_9 ;
  wire \fifo[data][1]_8 ;
  wire \fifo[full] ;
  wire \fifo[r_pnt][0]_i_1__0_n_0 ;
  wire \fifo[r_pnt][1]_i_1__0_n_0 ;
  wire \fifo[w_pnt][0]_i_1__0_n_0 ;
  wire \fifo[w_pnt][1]_i_1__0_n_0 ;
  wire [15:0]\fifo_memory.fifo_reg[data][0]_3 ;
  wire [15:0]\fifo_memory.fifo_reg[data][1]_2 ;
  wire [0:0]\fifo_reg[r_pnt][1]_0 ;
  wire \fifo_reg[r_pnt_n_0_][0] ;
  wire \fifo_reg[w_pnt_n_0_][0] ;
  wire m_axi_aclk;
  wire \main_rsp[ack] ;
  wire [15:0]\main_rsp[data] ;
  wire \main_rsp_o[err] ;
  wire p_0_in;
  wire p_0_in135_in;
  wire p_1_in;
  wire rstn_sys;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_execute_engine[state][10]_i_2 
       (.I0(\FSM_onehot_execute_engine_reg[state][9] ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\FSM_onehot_execute_engine[state][10]_i_3_n_0 ),
        .I4(\ctrl_nxt[rf_wb_en]1__0 ),
        .I5(Q[4]),
        .O(\execute_engine[pc_we]1__0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_execute_engine[state][10]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\FSM_onehot_execute_engine[state][10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \ctrl[adr][31]_i_20 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .I3(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[full] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ctrl[rf_wb_en]_i_5 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\ctrl_nxt[rf_wb_en]1__0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][16]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [0]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [0]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][17]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [1]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [1]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][18]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [2]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [2]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][19]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [3]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [3]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][20]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [4]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [4]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][21]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [5]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [5]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][22]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [6]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [6]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][23]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [7]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [7]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][24]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [8]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [8]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][25]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [9]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [9]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][26]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [10]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [10]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][27]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [11]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [11]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][28]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [12]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [12]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][29]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [13]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [13]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][30]_i_1 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [14]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [14]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \execute_engine[ir][31]_i_2 
       (.I0(\fifo_memory.fifo_reg[data][1]_2 [15]),
        .I1(\fifo_memory.fifo_reg[data][0]_3 [15]),
        .I2(\fifo_reg[r_pnt_n_0_][0] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fifo[r_pnt][0]_i_1__0 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\fifo[r_pnt][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \fifo[r_pnt][1]_i_1__0 
       (.I0(p_1_in),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .O(\fifo[r_pnt][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fifo[w_pnt][0]_i_1__0 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[w_pnt][0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo[w_pnt][1]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\FSM_onehot_fetch_engine_reg[state][1] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \fifo[w_pnt][1]_i_1__0 
       (.I0(p_0_in),
        .I1(\fifo_reg[w_pnt_n_0_][0] ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .O(\fifo[w_pnt][1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \fifo[w_pnt][1]_i_3 
       (.I0(p_0_in135_in),
        .I1(\bus_req_i[src] ),
        .I2(\main_rsp[ack] ),
        .I3(\main_rsp_o[err] ),
        .O(\FSM_onehot_fetch_engine_reg[state][1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_memory.fifo[data][0][15]_i_1 
       (.I0(\FSM_onehot_fetch_engine_reg[state][1] ),
        .I1(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[data][0]_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_memory.fifo[data][1][15]_i_1 
       (.I0(\FSM_onehot_fetch_engine_reg[state][1] ),
        .I1(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[data][1]_8 ));
  FDRE \fifo_memory.fifo_reg[data][0][0] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [0]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [0]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][10] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [10]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [10]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][11] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [11]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [11]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][12] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [12]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [12]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][13] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [13]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [13]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][14] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [14]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [14]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][15] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [15]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [15]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][1] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [1]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [1]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][2] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [2]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [2]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][3] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [3]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [3]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][4] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [4]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [4]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][5] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [5]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [5]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][6] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [6]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [6]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][7] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [7]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [7]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][8] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [8]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [8]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][0][9] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][0]_9 ),
        .D(\main_rsp[data] [9]),
        .Q(\fifo_memory.fifo_reg[data][0]_3 [9]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][0] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [0]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [0]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][10] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [10]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [10]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][11] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [11]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [11]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][12] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [12]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [12]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][13] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [13]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [13]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][14] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [14]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [14]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][15] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [15]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [15]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][1] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [1]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [1]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][2] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [2]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [2]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][3] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [3]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [3]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][4] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [4]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [4]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][5] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [5]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [5]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][6] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [6]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [6]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][7] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [7]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [7]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][8] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [8]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [8]),
        .R(1'b0));
  FDRE \fifo_memory.fifo_reg[data][1][9] 
       (.C(m_axi_aclk),
        .CE(\fifo[data][1]_8 ),
        .D(\main_rsp[data] [9]),
        .Q(\fifo_memory.fifo_reg[data][1]_2 [9]),
        .R(1'b0));
  FDCE \fifo_reg[r_pnt][0] 
       (.C(m_axi_aclk),
        .CE(\fifo_reg[r_pnt][1]_0 ),
        .CLR(rstn_sys),
        .D(\fifo[r_pnt][0]_i_1__0_n_0 ),
        .Q(\fifo_reg[r_pnt_n_0_][0] ));
  FDCE \fifo_reg[r_pnt][1] 
       (.C(m_axi_aclk),
        .CE(\fifo_reg[r_pnt][1]_0 ),
        .CLR(rstn_sys),
        .D(\fifo[r_pnt][1]_i_1__0_n_0 ),
        .Q(p_1_in));
  FDCE \fifo_reg[w_pnt][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo[w_pnt][0]_i_1__0_n_0 ),
        .Q(\fifo_reg[w_pnt_n_0_][0] ));
  FDCE \fifo_reg[w_pnt][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo[w_pnt][1]_i_1__0_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0
   (\rx_fifo[avail] ,
    \status_sync.half_o_reg_0 ,
    irq_rx_o0,
    \status_sync.free_o_reg_0 ,
    \status_sync.free_o_reg_1 ,
    \fifo_read_sync.rdata_o_reg[7]_0 ,
    m_axi_aclk,
    rstn_sys,
    \rx_engine_reg[done]__0 ,
    irq_rx_o_reg,
    uart_rts_o_reg,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \rx_engine_reg[over] ,
    \ctrl_reg[sim_mode]__0 ,
    \fifo_reg[r_pnt][0]_0 ,
    \iodev_req[9][stb] ,
    D,
    \tx_fifo[clear] ,
    Q);
  output \rx_fifo[avail] ;
  output \status_sync.half_o_reg_0 ;
  output irq_rx_o0;
  output \status_sync.free_o_reg_0 ;
  output \status_sync.free_o_reg_1 ;
  output [7:0]\fifo_read_sync.rdata_o_reg[7]_0 ;
  input m_axi_aclk;
  input rstn_sys;
  input \rx_engine_reg[done]__0 ;
  input irq_rx_o_reg;
  input uart_rts_o_reg;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \rx_engine_reg[over] ;
  input \ctrl_reg[sim_mode]__0 ;
  input \fifo_reg[r_pnt][0]_0 ;
  input \iodev_req[9][stb] ;
  input [0:0]D;
  input \tx_fifo[clear] ;
  input [7:0]Q;

  wire [0:0]D;
  wire [7:0]Q;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \fifo[avail] ;
  wire \fifo[r_pnt][0]_i_1__0_n_0 ;
  wire \fifo[w_pnt][0]_i_1__0_n_0 ;
  wire \fifo[we] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][0] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][1] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][2] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][3] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][4] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][5] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][6] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][7] ;
  wire [7:0]\fifo_read_sync.rdata_o_reg[7]_0 ;
  wire \fifo_reg[r_pnt][0]_0 ;
  wire \fifo_reg[r_pnt_n_0_][0] ;
  wire \fifo_reg[w_pnt_n_0_][0] ;
  wire \iodev_req[9][stb] ;
  wire irq_rx_o0;
  wire irq_rx_o_reg;
  wire m_axi_aclk;
  wire rstn_sys;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \status_sync.free_o_i_1__2_n_0 ;
  wire \status_sync.free_o_reg_0 ;
  wire \status_sync.free_o_reg_1 ;
  wire \status_sync.half_o_reg_0 ;
  wire \tx_fifo[clear] ;
  wire uart_rts_o_reg;

  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bus_rsp_o[data][18]_i_1__1 
       (.I0(\rx_fifo[free] ),
        .O(\status_sync.free_o_reg_0 ));
  LUT6 #(
    .INIT(64'h00000000CACCCCCC)) 
    \fifo[r_pnt][0]_i_1__0 
       (.I0(\fifo_reg[w_pnt_n_0_][0] ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(\fifo_reg[r_pnt][0]_0 ),
        .I3(\iodev_req[9][stb] ),
        .I4(D),
        .I5(\tx_fifo[clear] ),
        .O(\fifo[r_pnt][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h00003A00)) 
    \fifo[w_pnt][0]_i_1__0 
       (.I0(\fifo_reg[w_pnt_n_0_][0] ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(\rx_engine_reg[done]__0 ),
        .I3(irq_rx_o_reg),
        .I4(\ctrl_reg[sim_mode]__0 ),
        .O(\fifo[w_pnt][0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \fifo_buffer.fifo[buf][7]_i_1__2 
       (.I0(\rx_engine_reg[done]__0 ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[we] ));
  FDRE \fifo_buffer.fifo_reg[buf][0] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[0]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][0] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][1] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[1]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][1] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][2] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[2]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][2] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][3] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[3]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][3] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][4] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[4]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][4] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][5] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[5]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][5] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][6] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[6]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][6] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][7] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[7]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][7] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][0] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][1] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][2] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][3] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][4] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][5] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][6] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][7] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [7]),
        .R(1'b0));
  FDCE \fifo_reg[r_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[r_pnt][0]_i_1__0_n_0 ),
        .Q(\fifo_reg[r_pnt_n_0_][0] ));
  FDCE \fifo_reg[w_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[w_pnt][0]_i_1__0_n_0 ),
        .Q(\fifo_reg[w_pnt_n_0_][0] ));
  LUT6 #(
    .INIT(64'hA0AAA0A080AA8080)) 
    irq_rx_o_i_1__0
       (.I0(irq_rx_o_reg),
        .I1(\ctrl_reg[irq_rx_half]__0 ),
        .I2(\rx_fifo[avail] ),
        .I3(\rx_fifo[free] ),
        .I4(\ctrl_reg[irq_rx_full]__0 ),
        .I5(\ctrl_reg[irq_rx_nempty]__0 ),
        .O(irq_rx_o0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rx_engine[over]_i_2__0 
       (.I0(\rx_fifo[free] ),
        .I1(\rx_engine_reg[done]__0 ),
        .I2(\rx_engine_reg[over] ),
        .O(\status_sync.free_o_reg_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \status_sync.free_o_i_1__2 
       (.I0(\fifo_reg[w_pnt_n_0_][0] ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\status_sync.free_o_i_1__2_n_0 ));
  FDCE \status_sync.free_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\status_sync.free_o_i_1__2_n_0 ),
        .Q(\rx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \status_sync.half_o_i_1__2 
       (.I0(\fifo_reg[r_pnt_n_0_][0] ),
        .I1(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[avail] ));
  FDCE \status_sync.half_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[avail] ),
        .Q(\rx_fifo[avail] ));
  LUT3 #(
    .INIT(8'hB0)) 
    uart_rts_o_i_1__0
       (.I0(\rx_fifo[avail] ),
        .I1(irq_rx_o_reg),
        .I2(uart_rts_o_reg),
        .O(\status_sync.half_o_reg_0 ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_0
   (\fifo[empty] ,
    \tx_engine_reg[state][1] ,
    \tx_fifo[clear] ,
    p_1_out,
    irq_tx_o0,
    D,
    \status_sync.free_o_reg_0 ,
    \status_sync.half_o_reg_0 ,
    \tx_engine_reg[state][0] ,
    m_axi_aclk,
    rstn_sys,
    E,
    \fifo_reg[r_pnt][0]_0 ,
    \fifo_reg[r_pnt][0]_1 ,
    \fifo_reg[r_pnt][0]_2 ,
    \tx_engine_reg[sreg][7] ,
    \ctrl_reg[sim_mode]__0 ,
    irq_tx_o_reg,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    Q,
    p_0_in10_out,
    \fifo_reg[w_pnt][0]_0 ,
    \iodev_req[9][stb] ,
    \fifo_reg[w_pnt][0]_1 ,
    \fifo_buffer.fifo_reg[buf][0]_0 ,
    \fifo_buffer.fifo_reg[buf][7]_0 );
  output \fifo[empty] ;
  output \tx_engine_reg[state][1] ;
  output \tx_fifo[clear] ;
  output [0:0]p_1_out;
  output irq_tx_o0;
  output [6:0]D;
  output \status_sync.free_o_reg_0 ;
  output \status_sync.half_o_reg_0 ;
  output \tx_engine_reg[state][0] ;
  input m_axi_aclk;
  input rstn_sys;
  input [0:0]E;
  input \fifo_reg[r_pnt][0]_0 ;
  input \fifo_reg[r_pnt][0]_1 ;
  input \fifo_reg[r_pnt][0]_2 ;
  input \tx_engine_reg[sreg][7] ;
  input \ctrl_reg[sim_mode]__0 ;
  input irq_tx_o_reg;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input [5:0]Q;
  input p_0_in10_out;
  input \fifo_reg[w_pnt][0]_0 ;
  input \iodev_req[9][stb] ;
  input [0:0]\fifo_reg[w_pnt][0]_1 ;
  input [0:0]\fifo_buffer.fifo_reg[buf][0]_0 ;
  input [7:0]\fifo_buffer.fifo_reg[buf][7]_0 ;

  wire [6:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \fifo[avail] ;
  wire \fifo[empty] ;
  wire \fifo[r_pnt][0]_i_1__0_n_0 ;
  wire \fifo[w_pnt][0]_i_1__0_n_0 ;
  wire [7:0]\fifo_buffer.fifo_reg[buf] ;
  wire [0:0]\fifo_buffer.fifo_reg[buf][0]_0 ;
  wire [7:0]\fifo_buffer.fifo_reg[buf][7]_0 ;
  wire \fifo_reg[r_pnt] ;
  wire \fifo_reg[r_pnt][0]_0 ;
  wire \fifo_reg[r_pnt][0]_1 ;
  wire \fifo_reg[r_pnt][0]_2 ;
  wire \fifo_reg[w_pnt] ;
  wire \fifo_reg[w_pnt][0]_0 ;
  wire [0:0]\fifo_reg[w_pnt][0]_1 ;
  wire \iodev_req[9][stb] ;
  wire irq_tx_o0;
  wire irq_tx_o_reg;
  wire m_axi_aclk;
  wire p_0_in10_out;
  wire [0:0]p_1_out;
  wire [7:0]rdata_o;
  wire rstn_sys;
  wire \status_sync.free_o_reg_0 ;
  wire \status_sync.half_o_reg_0 ;
  wire \tx_engine_reg[sreg][7] ;
  wire \tx_engine_reg[state][0] ;
  wire \tx_engine_reg[state][1] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[clear] ;
  wire \tx_fifo[free] ;

  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bus_rsp_o[data][20]_i_1__1 
       (.I0(\tx_fifo[avail] ),
        .O(\status_sync.half_o_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_rsp_o[data][21]_i_1__1 
       (.I0(\tx_fifo[free] ),
        .O(\status_sync.free_o_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \bus_rsp_o[data][31]_i_2__1 
       (.I0(\fifo_reg[r_pnt][0]_1 ),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(\tx_fifo[avail] ),
        .O(p_1_out));
  LUT6 #(
    .INIT(64'h00000000CCCCCCAC)) 
    \fifo[r_pnt][0]_i_1__0 
       (.I0(\fifo_reg[w_pnt] ),
        .I1(\fifo_reg[r_pnt] ),
        .I2(\fifo_reg[r_pnt][0]_2 ),
        .I3(\fifo_reg[r_pnt][0]_1 ),
        .I4(\fifo_reg[r_pnt][0]_0 ),
        .I5(\tx_fifo[clear] ),
        .O(\fifo[r_pnt][0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0544444444444444)) 
    \fifo[w_pnt][0]_i_1__0 
       (.I0(\tx_fifo[clear] ),
        .I1(\fifo_reg[w_pnt] ),
        .I2(\fifo_reg[r_pnt] ),
        .I3(\fifo_reg[w_pnt][0]_0 ),
        .I4(\iodev_req[9][stb] ),
        .I5(\fifo_reg[w_pnt][0]_1 ),
        .O(\fifo[w_pnt][0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo[w_pnt][0]_i_2__0 
       (.I0(\ctrl_reg[sim_mode]__0 ),
        .I1(irq_tx_o_reg),
        .O(\tx_fifo[clear] ));
  FDRE \fifo_buffer.fifo_reg[buf][0] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [0]),
        .Q(\fifo_buffer.fifo_reg[buf] [0]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][1] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [1]),
        .Q(\fifo_buffer.fifo_reg[buf] [1]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][2] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [2]),
        .Q(\fifo_buffer.fifo_reg[buf] [2]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][3] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [3]),
        .Q(\fifo_buffer.fifo_reg[buf] [3]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][4] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [4]),
        .Q(\fifo_buffer.fifo_reg[buf] [4]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][5] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [5]),
        .Q(\fifo_buffer.fifo_reg[buf] [5]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][6] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [6]),
        .Q(\fifo_buffer.fifo_reg[buf] [6]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][7] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [7]),
        .Q(\fifo_buffer.fifo_reg[buf] [7]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [0]),
        .Q(rdata_o[0]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [1]),
        .Q(rdata_o[1]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [2]),
        .Q(rdata_o[2]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [3]),
        .Q(rdata_o[3]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [4]),
        .Q(rdata_o[4]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [5]),
        .Q(rdata_o[5]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [6]),
        .Q(rdata_o[6]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [7]),
        .Q(rdata_o[7]),
        .R(1'b0));
  FDCE \fifo_reg[r_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[r_pnt][0]_i_1__0_n_0 ),
        .Q(\fifo_reg[r_pnt] ));
  FDCE \fifo_reg[w_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[w_pnt][0]_i_1__0_n_0 ),
        .Q(\fifo_reg[w_pnt] ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    irq_tx_o_i_1__0
       (.I0(\tx_fifo[avail] ),
        .I1(irq_tx_o_reg),
        .I2(\ctrl_reg[irq_tx_empty]__0 ),
        .I3(\ctrl_reg[irq_tx_nhalf]__0 ),
        .O(irq_tx_o0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status_sync.free_o_i_1__1 
       (.I0(\fifo_reg[w_pnt] ),
        .I1(\fifo_reg[r_pnt] ),
        .O(\fifo[empty] ));
  FDCE \status_sync.free_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[empty] ),
        .Q(\tx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \status_sync.half_o_i_1__1 
       (.I0(\fifo_reg[r_pnt] ),
        .I1(\fifo_reg[w_pnt] ),
        .O(\fifo[avail] ));
  FDCE \status_sync.half_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[avail] ),
        .Q(\tx_fifo[avail] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][1]_i_1__0 
       (.I0(Q[0]),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][2]_i_1__0 
       (.I0(Q[1]),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][3]_i_1__0 
       (.I0(Q[2]),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][4]_i_1__0 
       (.I0(Q[3]),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][5]_i_1__0 
       (.I0(Q[4]),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][6]_i_1__0 
       (.I0(Q[5]),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][7]_i_2__0 
       (.I0(\tx_engine_reg[sreg][7] ),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFABAADCDD8888)) 
    \tx_engine[sreg][8]_i_1__0 
       (.I0(E),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(\fifo_reg[r_pnt][0]_1 ),
        .I3(\fifo_reg[r_pnt][0]_2 ),
        .I4(\tx_engine_reg[sreg][7] ),
        .I5(rdata_o[7]),
        .O(\tx_engine_reg[state][1] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h80F080C0)) 
    \tx_engine[state][0]_i_1__0 
       (.I0(p_0_in10_out),
        .I1(\fifo_reg[r_pnt][0]_1 ),
        .I2(\fifo_reg[r_pnt][0]_2 ),
        .I3(\fifo_reg[r_pnt][0]_0 ),
        .I4(\tx_fifo[avail] ),
        .O(\tx_engine_reg[state][0] ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_1
   (\rx_fifo[avail] ,
    \status_sync.half_o_reg_0 ,
    irq_rx_o0,
    \status_sync.free_o_reg_0 ,
    \status_sync.free_o_reg_1 ,
    \fifo_read_sync.rdata_o_reg[7]_0 ,
    m_axi_aclk,
    rstn_sys,
    \rx_engine_reg[done]__0 ,
    irq_rx_o_reg,
    uart_rts_o_reg,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \rx_engine_reg[over] ,
    \ctrl_reg[sim_mode]__0 ,
    \fifo_reg[r_pnt][0]_0 ,
    \iodev_req[10][stb] ,
    D,
    \tx_fifo[clear] ,
    Q);
  output \rx_fifo[avail] ;
  output \status_sync.half_o_reg_0 ;
  output irq_rx_o0;
  output \status_sync.free_o_reg_0 ;
  output \status_sync.free_o_reg_1 ;
  output [7:0]\fifo_read_sync.rdata_o_reg[7]_0 ;
  input m_axi_aclk;
  input rstn_sys;
  input \rx_engine_reg[done]__0 ;
  input irq_rx_o_reg;
  input uart_rts_o_reg;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \rx_engine_reg[over] ;
  input \ctrl_reg[sim_mode]__0 ;
  input \fifo_reg[r_pnt][0]_0 ;
  input \iodev_req[10][stb] ;
  input [0:0]D;
  input \tx_fifo[clear] ;
  input [7:0]Q;

  wire [0:0]D;
  wire [7:0]Q;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \fifo[avail] ;
  wire \fifo[r_pnt][0]_i_1_n_0 ;
  wire \fifo[w_pnt][0]_i_1_n_0 ;
  wire \fifo[we] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][0] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][1] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][2] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][3] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][4] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][5] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][6] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][7] ;
  wire [7:0]\fifo_read_sync.rdata_o_reg[7]_0 ;
  wire \fifo_reg[r_pnt][0]_0 ;
  wire \fifo_reg[r_pnt_n_0_][0] ;
  wire \fifo_reg[w_pnt_n_0_][0] ;
  wire \iodev_req[10][stb] ;
  wire irq_rx_o0;
  wire irq_rx_o_reg;
  wire m_axi_aclk;
  wire rstn_sys;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \status_sync.free_o_i_1__0_n_0 ;
  wire \status_sync.free_o_reg_0 ;
  wire \status_sync.free_o_reg_1 ;
  wire \status_sync.half_o_reg_0 ;
  wire \tx_fifo[clear] ;
  wire uart_rts_o_reg;

  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bus_rsp_o[data][18]_i_1__0 
       (.I0(\rx_fifo[free] ),
        .O(\status_sync.free_o_reg_0 ));
  LUT6 #(
    .INIT(64'h00000000CACCCCCC)) 
    \fifo[r_pnt][0]_i_1 
       (.I0(\fifo_reg[w_pnt_n_0_][0] ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(\fifo_reg[r_pnt][0]_0 ),
        .I3(\iodev_req[10][stb] ),
        .I4(D),
        .I5(\tx_fifo[clear] ),
        .O(\fifo[r_pnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h00003A00)) 
    \fifo[w_pnt][0]_i_1 
       (.I0(\fifo_reg[w_pnt_n_0_][0] ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(\rx_engine_reg[done]__0 ),
        .I3(irq_rx_o_reg),
        .I4(\ctrl_reg[sim_mode]__0 ),
        .O(\fifo[w_pnt][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \fifo_buffer.fifo[buf][7]_i_1__0 
       (.I0(\rx_engine_reg[done]__0 ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[we] ));
  FDRE \fifo_buffer.fifo_reg[buf][0] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[0]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][0] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][1] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[1]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][1] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][2] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[2]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][2] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][3] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[3]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][3] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][4] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[4]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][4] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][5] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[5]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][5] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][6] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[6]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][6] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][7] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(Q[7]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][7] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][0] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][1] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][2] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][3] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][4] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][5] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][6] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][7] ),
        .Q(\fifo_read_sync.rdata_o_reg[7]_0 [7]),
        .R(1'b0));
  FDCE \fifo_reg[r_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[r_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[r_pnt_n_0_][0] ));
  FDCE \fifo_reg[w_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[w_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[w_pnt_n_0_][0] ));
  LUT6 #(
    .INIT(64'hA0AAA0A080AA8080)) 
    irq_rx_o_i_1
       (.I0(irq_rx_o_reg),
        .I1(\ctrl_reg[irq_rx_half]__0 ),
        .I2(\rx_fifo[avail] ),
        .I3(\rx_fifo[free] ),
        .I4(\ctrl_reg[irq_rx_full]__0 ),
        .I5(\ctrl_reg[irq_rx_nempty]__0 ),
        .O(irq_rx_o0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rx_engine[over]_i_2 
       (.I0(\rx_fifo[free] ),
        .I1(\rx_engine_reg[done]__0 ),
        .I2(\rx_engine_reg[over] ),
        .O(\status_sync.free_o_reg_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \status_sync.free_o_i_1__0 
       (.I0(\fifo_reg[w_pnt_n_0_][0] ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .O(\status_sync.free_o_i_1__0_n_0 ));
  FDCE \status_sync.free_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\status_sync.free_o_i_1__0_n_0 ),
        .Q(\rx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \status_sync.half_o_i_1__0 
       (.I0(\fifo_reg[r_pnt_n_0_][0] ),
        .I1(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[avail] ));
  FDCE \status_sync.half_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[avail] ),
        .Q(\rx_fifo[avail] ));
  LUT3 #(
    .INIT(8'hB0)) 
    uart_rts_o_i_1
       (.I0(\rx_fifo[avail] ),
        .I1(irq_rx_o_reg),
        .I2(uart_rts_o_reg),
        .O(\status_sync.half_o_reg_0 ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_2
   (\fifo[empty] ,
    \tx_engine_reg[state][1] ,
    \tx_fifo[clear] ,
    p_1_out,
    irq_tx_o0,
    D,
    \status_sync.free_o_reg_0 ,
    \status_sync.half_o_reg_0 ,
    \tx_engine_reg[state][0] ,
    m_axi_aclk,
    rstn_sys,
    E,
    \fifo_reg[r_pnt][0]_0 ,
    \fifo_reg[r_pnt][0]_1 ,
    \fifo_reg[r_pnt][0]_2 ,
    \tx_engine_reg[sreg][7] ,
    \ctrl_reg[sim_mode]__0 ,
    irq_tx_o_reg,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    Q,
    p_0_in10_out,
    \fifo_reg[w_pnt][0]_0 ,
    \iodev_req[10][stb] ,
    \fifo_reg[w_pnt][0]_1 ,
    \fifo_buffer.fifo_reg[buf][0]_0 ,
    \fifo_buffer.fifo_reg[buf][7]_0 );
  output \fifo[empty] ;
  output \tx_engine_reg[state][1] ;
  output \tx_fifo[clear] ;
  output [0:0]p_1_out;
  output irq_tx_o0;
  output [6:0]D;
  output \status_sync.free_o_reg_0 ;
  output \status_sync.half_o_reg_0 ;
  output \tx_engine_reg[state][0] ;
  input m_axi_aclk;
  input rstn_sys;
  input [0:0]E;
  input \fifo_reg[r_pnt][0]_0 ;
  input \fifo_reg[r_pnt][0]_1 ;
  input \fifo_reg[r_pnt][0]_2 ;
  input \tx_engine_reg[sreg][7] ;
  input \ctrl_reg[sim_mode]__0 ;
  input irq_tx_o_reg;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input [5:0]Q;
  input p_0_in10_out;
  input \fifo_reg[w_pnt][0]_0 ;
  input \iodev_req[10][stb] ;
  input [0:0]\fifo_reg[w_pnt][0]_1 ;
  input [0:0]\fifo_buffer.fifo_reg[buf][0]_0 ;
  input [7:0]\fifo_buffer.fifo_reg[buf][7]_0 ;

  wire [6:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \fifo[avail] ;
  wire \fifo[empty] ;
  wire \fifo[r_pnt][0]_i_1_n_0 ;
  wire \fifo[w_pnt][0]_i_1_n_0 ;
  wire [7:0]\fifo_buffer.fifo_reg[buf] ;
  wire [0:0]\fifo_buffer.fifo_reg[buf][0]_0 ;
  wire [7:0]\fifo_buffer.fifo_reg[buf][7]_0 ;
  wire \fifo_reg[r_pnt] ;
  wire \fifo_reg[r_pnt][0]_0 ;
  wire \fifo_reg[r_pnt][0]_1 ;
  wire \fifo_reg[r_pnt][0]_2 ;
  wire \fifo_reg[w_pnt] ;
  wire \fifo_reg[w_pnt][0]_0 ;
  wire [0:0]\fifo_reg[w_pnt][0]_1 ;
  wire \iodev_req[10][stb] ;
  wire irq_tx_o0;
  wire irq_tx_o_reg;
  wire m_axi_aclk;
  wire p_0_in10_out;
  wire [0:0]p_1_out;
  wire [7:0]rdata_o;
  wire rstn_sys;
  wire \status_sync.free_o_reg_0 ;
  wire \status_sync.half_o_reg_0 ;
  wire \tx_engine_reg[sreg][7] ;
  wire \tx_engine_reg[state][0] ;
  wire \tx_engine_reg[state][1] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[clear] ;
  wire \tx_fifo[free] ;

  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bus_rsp_o[data][20]_i_1__0 
       (.I0(\tx_fifo[avail] ),
        .O(\status_sync.half_o_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_rsp_o[data][21]_i_1__0 
       (.I0(\tx_fifo[free] ),
        .O(\status_sync.free_o_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \bus_rsp_o[data][31]_i_2__0 
       (.I0(\fifo_reg[r_pnt][0]_1 ),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(\tx_fifo[avail] ),
        .O(p_1_out));
  LUT6 #(
    .INIT(64'h00000000CCCCCCAC)) 
    \fifo[r_pnt][0]_i_1 
       (.I0(\fifo_reg[w_pnt] ),
        .I1(\fifo_reg[r_pnt] ),
        .I2(\fifo_reg[r_pnt][0]_2 ),
        .I3(\fifo_reg[r_pnt][0]_1 ),
        .I4(\fifo_reg[r_pnt][0]_0 ),
        .I5(\tx_fifo[clear] ),
        .O(\fifo[r_pnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0544444444444444)) 
    \fifo[w_pnt][0]_i_1 
       (.I0(\tx_fifo[clear] ),
        .I1(\fifo_reg[w_pnt] ),
        .I2(\fifo_reg[r_pnt] ),
        .I3(\fifo_reg[w_pnt][0]_0 ),
        .I4(\iodev_req[10][stb] ),
        .I5(\fifo_reg[w_pnt][0]_1 ),
        .O(\fifo[w_pnt][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo[w_pnt][0]_i_2 
       (.I0(\ctrl_reg[sim_mode]__0 ),
        .I1(irq_tx_o_reg),
        .O(\tx_fifo[clear] ));
  FDRE \fifo_buffer.fifo_reg[buf][0] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [0]),
        .Q(\fifo_buffer.fifo_reg[buf] [0]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][1] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [1]),
        .Q(\fifo_buffer.fifo_reg[buf] [1]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][2] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [2]),
        .Q(\fifo_buffer.fifo_reg[buf] [2]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][3] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [3]),
        .Q(\fifo_buffer.fifo_reg[buf] [3]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][4] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [4]),
        .Q(\fifo_buffer.fifo_reg[buf] [4]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][5] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [5]),
        .Q(\fifo_buffer.fifo_reg[buf] [5]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][6] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [6]),
        .Q(\fifo_buffer.fifo_reg[buf] [6]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][7] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [7]),
        .Q(\fifo_buffer.fifo_reg[buf] [7]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [0]),
        .Q(rdata_o[0]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [1]),
        .Q(rdata_o[1]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [2]),
        .Q(rdata_o[2]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [3]),
        .Q(rdata_o[3]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [4]),
        .Q(rdata_o[4]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [5]),
        .Q(rdata_o[5]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [6]),
        .Q(rdata_o[6]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [7]),
        .Q(rdata_o[7]),
        .R(1'b0));
  FDCE \fifo_reg[r_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[r_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[r_pnt] ));
  FDCE \fifo_reg[w_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[w_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[w_pnt] ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    irq_tx_o_i_1
       (.I0(\tx_fifo[avail] ),
        .I1(irq_tx_o_reg),
        .I2(\ctrl_reg[irq_tx_empty]__0 ),
        .I3(\ctrl_reg[irq_tx_nhalf]__0 ),
        .O(irq_tx_o0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status_sync.free_o_i_1 
       (.I0(\fifo_reg[w_pnt] ),
        .I1(\fifo_reg[r_pnt] ),
        .O(\fifo[empty] ));
  FDCE \status_sync.free_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[empty] ),
        .Q(\tx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \status_sync.half_o_i_1 
       (.I0(\fifo_reg[r_pnt] ),
        .I1(\fifo_reg[w_pnt] ),
        .O(\fifo[avail] ));
  FDCE \status_sync.half_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[avail] ),
        .Q(\tx_fifo[avail] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][1]_i_1 
       (.I0(Q[0]),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][2]_i_1 
       (.I0(Q[1]),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][3]_i_1 
       (.I0(Q[2]),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][4]_i_1 
       (.I0(Q[3]),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][5]_i_1 
       (.I0(Q[4]),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][6]_i_1 
       (.I0(Q[5]),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][7]_i_2 
       (.I0(\tx_engine_reg[sreg][7] ),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(rdata_o[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFABAADCDD8888)) 
    \tx_engine[sreg][8]_i_1 
       (.I0(E),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(\fifo_reg[r_pnt][0]_1 ),
        .I3(\fifo_reg[r_pnt][0]_2 ),
        .I4(\tx_engine_reg[sreg][7] ),
        .I5(rdata_o[7]),
        .O(\tx_engine_reg[state][1] ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h80F080C0)) 
    \tx_engine[state][0]_i_1 
       (.I0(p_0_in10_out),
        .I1(\fifo_reg[r_pnt][0]_1 ),
        .I2(\fifo_reg[r_pnt][0]_2 ),
        .I3(\fifo_reg[r_pnt][0]_0 ),
        .I4(\tx_fifo[avail] ),
        .O(\tx_engine_reg[state][0] ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_3
   (\fifo[avail] ,
    irq_o0,
    Q,
    m_axi_aclk,
    rstn_sys,
    enable,
    irq_fifo_full,
    irq_fifo_half,
    irq_fifo_nempty,
    \fifo[we] ,
    \fifo_reg[r_pnt][0]_0 ,
    \iodev_req[5][stb] ,
    \fifo_reg[r_pnt][0]_1 ,
    D);
  output \fifo[avail] ;
  output irq_o0;
  output [7:0]Q;
  input m_axi_aclk;
  input rstn_sys;
  input enable;
  input irq_fifo_full;
  input irq_fifo_half;
  input irq_fifo_nempty;
  input \fifo[we] ;
  input \fifo_reg[r_pnt][0]_0 ;
  input \iodev_req[5][stb] ;
  input \fifo_reg[r_pnt][0]_1 ;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]Q;
  wire enable;
  wire \fifo[avail] ;
  wire \fifo[avail]_1 ;
  wire \fifo[empty] ;
  wire \fifo[free] ;
  wire \fifo[r_pnt][0]_i_1_n_0 ;
  wire \fifo[w_pnt][0]_i_1_n_0 ;
  wire \fifo[we] ;
  wire \fifo[we]_0 ;
  wire [7:0]\fifo_buffer.fifo_reg[buf] ;
  wire \fifo_reg[r_pnt] ;
  wire \fifo_reg[r_pnt][0]_0 ;
  wire \fifo_reg[r_pnt][0]_1 ;
  wire \fifo_reg[w_pnt] ;
  wire \iodev_req[5][stb] ;
  wire irq_fifo_full;
  wire irq_fifo_half;
  wire irq_fifo_nempty;
  wire irq_o0;
  wire m_axi_aclk;
  wire rstn_sys;

  LUT6 #(
    .INIT(64'h2200220020202200)) 
    \fifo[r_pnt][0]_i_1 
       (.I0(enable),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(\fifo_reg[w_pnt] ),
        .I3(\fifo_reg[r_pnt] ),
        .I4(\iodev_req[5][stb] ),
        .I5(\fifo_reg[r_pnt][0]_1 ),
        .O(\fifo[r_pnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00222020)) 
    \fifo[w_pnt][0]_i_1 
       (.I0(enable),
        .I1(\fifo_reg[r_pnt][0]_0 ),
        .I2(\fifo_reg[w_pnt] ),
        .I3(\fifo_reg[r_pnt] ),
        .I4(\fifo[we] ),
        .O(\fifo[w_pnt][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \fifo_buffer.fifo[buf][7]_i_1__5 
       (.I0(\fifo[we] ),
        .I1(\fifo_reg[r_pnt] ),
        .I2(\fifo_reg[w_pnt] ),
        .O(\fifo[we]_0 ));
  FDRE \fifo_buffer.fifo_reg[buf][0] 
       (.C(m_axi_aclk),
        .CE(\fifo[we]_0 ),
        .D(D[0]),
        .Q(\fifo_buffer.fifo_reg[buf] [0]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][1] 
       (.C(m_axi_aclk),
        .CE(\fifo[we]_0 ),
        .D(D[1]),
        .Q(\fifo_buffer.fifo_reg[buf] [1]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][2] 
       (.C(m_axi_aclk),
        .CE(\fifo[we]_0 ),
        .D(D[2]),
        .Q(\fifo_buffer.fifo_reg[buf] [2]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][3] 
       (.C(m_axi_aclk),
        .CE(\fifo[we]_0 ),
        .D(D[3]),
        .Q(\fifo_buffer.fifo_reg[buf] [3]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][4] 
       (.C(m_axi_aclk),
        .CE(\fifo[we]_0 ),
        .D(D[4]),
        .Q(\fifo_buffer.fifo_reg[buf] [4]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][5] 
       (.C(m_axi_aclk),
        .CE(\fifo[we]_0 ),
        .D(D[5]),
        .Q(\fifo_buffer.fifo_reg[buf] [5]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][6] 
       (.C(m_axi_aclk),
        .CE(\fifo[we]_0 ),
        .D(D[6]),
        .Q(\fifo_buffer.fifo_reg[buf] [6]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][7] 
       (.C(m_axi_aclk),
        .CE(\fifo[we]_0 ),
        .D(D[7]),
        .Q(\fifo_buffer.fifo_reg[buf] [7]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDCE \fifo_reg[r_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[r_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[r_pnt] ));
  FDCE \fifo_reg[w_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[w_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[w_pnt] ));
  LUT6 #(
    .INIT(64'hAA20AA20AA202020)) 
    irq_o_i_1__3
       (.I0(enable),
        .I1(\fifo[free] ),
        .I2(irq_fifo_full),
        .I3(\fifo[avail] ),
        .I4(irq_fifo_half),
        .I5(irq_fifo_nempty),
        .O(irq_o0));
  LUT2 #(
    .INIT(4'h9)) 
    \status_sync.free_o_i_1__4 
       (.I0(\fifo_reg[w_pnt] ),
        .I1(\fifo_reg[r_pnt] ),
        .O(\fifo[empty] ));
  FDCE \status_sync.free_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[empty] ),
        .Q(\fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \status_sync.half_o_i_1__5 
       (.I0(\fifo_reg[r_pnt] ),
        .I1(\fifo_reg[w_pnt] ),
        .O(\fifo[avail]_1 ));
  FDCE \status_sync.half_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[avail]_1 ),
        .Q(\fifo[avail] ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_4
   (\rx_fifo[avail] ,
    \fifo_read_sync.rdata_o_reg[0]_0 ,
    \fifo_read_sync.rdata_o_reg[1]_0 ,
    \fifo_read_sync.rdata_o_reg[2]_0 ,
    \fifo_read_sync.rdata_o_reg[3]_0 ,
    \fifo_read_sync.rdata_o_reg[4]_0 ,
    \fifo_read_sync.rdata_o_reg[5]_0 ,
    \fifo_read_sync.rdata_o_reg[6]_0 ,
    \fifo_read_sync.rdata_o_reg[7]_0 ,
    \status_sync.half_o_reg_0 ,
    m_axi_aclk,
    rstn_sys,
    D,
    \fifo_reg[w_pnt][0]_0 ,
    \ctrl_reg[cpha]__0 ,
    \bus_rsp_o_reg[data][2] ,
    Q,
    \ctrl_reg[cs_en]__0 ,
    \bus_rsp_o_reg[data][7] ,
    \fifo_reg[w_pnt][0]_1 ,
    \fifo_reg[r_pnt][0]_0 ,
    \iodev_req[7][stb] ,
    \fifo_buffer.fifo_reg[buf][7]_0 );
  output \rx_fifo[avail] ;
  output \fifo_read_sync.rdata_o_reg[0]_0 ;
  output \fifo_read_sync.rdata_o_reg[1]_0 ;
  output \fifo_read_sync.rdata_o_reg[2]_0 ;
  output \fifo_read_sync.rdata_o_reg[3]_0 ;
  output \fifo_read_sync.rdata_o_reg[4]_0 ;
  output \fifo_read_sync.rdata_o_reg[5]_0 ;
  output \fifo_read_sync.rdata_o_reg[6]_0 ;
  output \fifo_read_sync.rdata_o_reg[7]_0 ;
  output \status_sync.half_o_reg_0 ;
  input m_axi_aclk;
  input rstn_sys;
  input [0:0]D;
  input [0:0]\fifo_reg[w_pnt][0]_0 ;
  input \ctrl_reg[cpha]__0 ;
  input \bus_rsp_o_reg[data][2] ;
  input [2:0]Q;
  input \ctrl_reg[cs_en]__0 ;
  input [0:0]\bus_rsp_o_reg[data][7] ;
  input \fifo_reg[w_pnt][0]_1 ;
  input \fifo_reg[r_pnt][0]_0 ;
  input \iodev_req[7][stb] ;
  input [7:0]\fifo_buffer.fifo_reg[buf][7]_0 ;

  wire [0:0]D;
  wire [2:0]Q;
  wire \bus_rsp_o_reg[data][2] ;
  wire [0:0]\bus_rsp_o_reg[data][7] ;
  wire \ctrl_reg[cpha]__0 ;
  wire \ctrl_reg[cs_en]__0 ;
  wire \fifo[avail] ;
  wire \fifo[r_pnt][0]_i_1_n_0 ;
  wire \fifo[w_pnt][0]_i_1_n_0 ;
  wire \fifo[we] ;
  wire [7:0]\fifo_buffer.fifo_reg[buf][7]_0 ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][0] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][1] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][2] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][3] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][4] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][5] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][6] ;
  wire \fifo_buffer.fifo_reg[buf_n_0_][7] ;
  wire \fifo_read_sync.rdata_o_reg[0]_0 ;
  wire \fifo_read_sync.rdata_o_reg[1]_0 ;
  wire \fifo_read_sync.rdata_o_reg[2]_0 ;
  wire \fifo_read_sync.rdata_o_reg[3]_0 ;
  wire \fifo_read_sync.rdata_o_reg[4]_0 ;
  wire \fifo_read_sync.rdata_o_reg[5]_0 ;
  wire \fifo_read_sync.rdata_o_reg[6]_0 ;
  wire \fifo_read_sync.rdata_o_reg[7]_0 ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[0] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[1] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[2] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[3] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[4] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[5] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[6] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[7] ;
  wire \fifo_reg[r_pnt][0]_0 ;
  wire \fifo_reg[r_pnt_n_0_][0] ;
  wire [0:0]\fifo_reg[w_pnt][0]_0 ;
  wire \fifo_reg[w_pnt][0]_1 ;
  wire \fifo_reg[w_pnt_n_0_][0] ;
  wire \iodev_req[7][stb] ;
  wire m_axi_aclk;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \status_sync.half_o_reg_0 ;

  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_rsp_o[data][0]_i_1__2 
       (.I0(\fifo_read_sync.rdata_o_reg_n_0_[0] ),
        .I1(D),
        .I2(\fifo_reg[w_pnt][0]_0 ),
        .O(\fifo_read_sync.rdata_o_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][16]_i_1__0 
       (.I0(\rx_fifo[avail] ),
        .I1(D),
        .O(\status_sync.half_o_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_rsp_o[data][1]_i_1__2 
       (.I0(\fifo_read_sync.rdata_o_reg_n_0_[1] ),
        .I1(D),
        .I2(\ctrl_reg[cpha]__0 ),
        .O(\fifo_read_sync.rdata_o_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_rsp_o[data][2]_i_1__2 
       (.I0(\fifo_read_sync.rdata_o_reg_n_0_[2] ),
        .I1(D),
        .I2(\bus_rsp_o_reg[data][2] ),
        .O(\fifo_read_sync.rdata_o_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_rsp_o[data][3]_i_1__2 
       (.I0(\fifo_read_sync.rdata_o_reg_n_0_[3] ),
        .I1(D),
        .I2(Q[0]),
        .O(\fifo_read_sync.rdata_o_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_rsp_o[data][4]_i_1__2 
       (.I0(\fifo_read_sync.rdata_o_reg_n_0_[4] ),
        .I1(D),
        .I2(Q[1]),
        .O(\fifo_read_sync.rdata_o_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_rsp_o[data][5]_i_1__2 
       (.I0(\fifo_read_sync.rdata_o_reg_n_0_[5] ),
        .I1(D),
        .I2(Q[2]),
        .O(\fifo_read_sync.rdata_o_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_rsp_o[data][6]_i_1__2 
       (.I0(\fifo_read_sync.rdata_o_reg_n_0_[6] ),
        .I1(D),
        .I2(\ctrl_reg[cs_en]__0 ),
        .O(\fifo_read_sync.rdata_o_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_rsp_o[data][7]_i_1__2 
       (.I0(\fifo_read_sync.rdata_o_reg_n_0_[7] ),
        .I1(D),
        .I2(\bus_rsp_o_reg[data][7] ),
        .O(\fifo_read_sync.rdata_o_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCACCCCCC00000000)) 
    \fifo[r_pnt][0]_i_1 
       (.I0(\fifo_reg[w_pnt_n_0_][0] ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(\fifo_reg[r_pnt][0]_0 ),
        .I3(\iodev_req[7][stb] ),
        .I4(D),
        .I5(\fifo_reg[w_pnt][0]_0 ),
        .O(\fifo[r_pnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h3A00)) 
    \fifo[w_pnt][0]_i_1 
       (.I0(\fifo_reg[w_pnt_n_0_][0] ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(\fifo_reg[w_pnt][0]_1 ),
        .I3(\fifo_reg[w_pnt][0]_0 ),
        .O(\fifo[w_pnt][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \fifo_buffer.fifo[buf][7]_i_1__4 
       (.I0(\fifo_reg[w_pnt][0]_1 ),
        .I1(\fifo_reg[r_pnt_n_0_][0] ),
        .I2(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[we] ));
  FDRE \fifo_buffer.fifo_reg[buf][0] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [0]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][0] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][1] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [1]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][1] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][2] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [2]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][2] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][3] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [3]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][3] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][4] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [4]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][4] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][5] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [5]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][5] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][6] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [6]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][6] ),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][7] 
       (.C(m_axi_aclk),
        .CE(\fifo[we] ),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [7]),
        .Q(\fifo_buffer.fifo_reg[buf_n_0_][7] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][0] ),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][1] ),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][2] ),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][3] ),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][4] ),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][5] ),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][6] ),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf_n_0_][7] ),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[7] ),
        .R(1'b0));
  FDCE \fifo_reg[r_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[r_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[r_pnt_n_0_][0] ));
  FDCE \fifo_reg[w_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[w_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[w_pnt_n_0_][0] ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \status_sync.half_o_i_1__4 
       (.I0(\fifo_reg[r_pnt_n_0_][0] ),
        .I1(\fifo_reg[w_pnt_n_0_][0] ),
        .O(\fifo[avail] ));
  FDCE \status_sync.half_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[avail] ),
        .Q(\rx_fifo[avail] ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_5
   (\fifo[empty] ,
    \status_sync.free_o_reg_0 ,
    \status_sync.half_o_reg_0 ,
    \rtx_engine_reg[state][0] ,
    irq_o0,
    \rtx_engine_reg[sdi_sync] ,
    \rtx_engine_reg[sreg][0] ,
    \rtx_engine_reg[sreg][1] ,
    \rtx_engine_reg[sreg][2] ,
    \rtx_engine_reg[sreg][3] ,
    \rtx_engine_reg[sreg][4] ,
    \rtx_engine_reg[sreg][5] ,
    \rtx_engine_reg[sreg][6] ,
    \rtx_engine_reg[state][0]_0 ,
    m_axi_aclk,
    rstn_sys,
    D,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    irq_o_reg,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_rx_avail]__0 ,
    \rx_fifo[avail] ,
    \rtx_engine_reg[sdi_sync]__0 ,
    \rtx_engine_reg[sreg][7] ,
    spi_clk_en,
    \fifo_reg[r_pnt][0]_0 ,
    \fifo_reg[w_pnt][0]_0 ,
    \iodev_req[7][stb] ,
    E,
    \fifo_buffer.fifo_reg[buf][7]_0 );
  output \fifo[empty] ;
  output \status_sync.free_o_reg_0 ;
  output \status_sync.half_o_reg_0 ;
  output \rtx_engine_reg[state][0] ;
  output irq_o0;
  output \rtx_engine_reg[sdi_sync] ;
  output \rtx_engine_reg[sreg][0] ;
  output \rtx_engine_reg[sreg][1] ;
  output \rtx_engine_reg[sreg][2] ;
  output \rtx_engine_reg[sreg][3] ;
  output \rtx_engine_reg[sreg][4] ;
  output \rtx_engine_reg[sreg][5] ;
  output \rtx_engine_reg[sreg][6] ;
  output \rtx_engine_reg[state][0]_0 ;
  input m_axi_aclk;
  input rstn_sys;
  input [0:0]D;
  input \bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input [0:0]irq_o_reg;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_rx_avail]__0 ;
  input \rx_fifo[avail] ;
  input \rtx_engine_reg[sdi_sync]__0 ;
  input [6:0]\rtx_engine_reg[sreg][7] ;
  input spi_clk_en;
  input \fifo_reg[r_pnt][0]_0 ;
  input \fifo_reg[w_pnt][0]_0 ;
  input \iodev_req[7][stb] ;
  input [0:0]E;
  input [7:0]\fifo_buffer.fifo_reg[buf][7]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \ctrl_reg[irq_rx_avail]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \fifo[avail] ;
  wire \fifo[empty] ;
  wire \fifo[r_pnt][0]_i_1_n_0 ;
  wire \fifo[w_pnt][0]_i_1_n_0 ;
  wire [7:0]\fifo_buffer.fifo_reg[buf] ;
  wire [7:0]\fifo_buffer.fifo_reg[buf][7]_0 ;
  wire \fifo_reg[r_pnt] ;
  wire \fifo_reg[r_pnt][0]_0 ;
  wire \fifo_reg[w_pnt] ;
  wire \fifo_reg[w_pnt][0]_0 ;
  wire \iodev_req[7][stb] ;
  wire irq_o0;
  wire [0:0]irq_o_reg;
  wire m_axi_aclk;
  wire [7:0]rdata_o;
  wire rstn_sys;
  wire \rtx_engine_reg[sdi_sync] ;
  wire \rtx_engine_reg[sdi_sync]__0 ;
  wire \rtx_engine_reg[sreg][0] ;
  wire \rtx_engine_reg[sreg][1] ;
  wire \rtx_engine_reg[sreg][2] ;
  wire \rtx_engine_reg[sreg][3] ;
  wire \rtx_engine_reg[sreg][4] ;
  wire \rtx_engine_reg[sreg][5] ;
  wire \rtx_engine_reg[sreg][6] ;
  wire [6:0]\rtx_engine_reg[sreg][7] ;
  wire \rtx_engine_reg[state][0] ;
  wire \rtx_engine_reg[state][0]_0 ;
  wire \rx_fifo[avail] ;
  wire spi_clk_en;
  wire \status_sync.free_o_reg_0 ;
  wire \status_sync.half_o_reg_0 ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;

  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_rsp_o[data][18]_i_1__2 
       (.I0(\tx_fifo[avail] ),
        .I1(D),
        .O(\status_sync.half_o_reg_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \bus_rsp_o[data][19]_i_1__0 
       (.I0(\tx_fifo[free] ),
        .I1(D),
        .O(\status_sync.free_o_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \bus_rsp_o[data][31]_i_2__2 
       (.I0(\bus_rsp_o_reg[data][31] ),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(\tx_fifo[avail] ),
        .I3(D),
        .O(\rtx_engine_reg[state][0] ));
  LUT6 #(
    .INIT(64'hCCCCCCAC00000000)) 
    \fifo[r_pnt][0]_i_1 
       (.I0(\fifo_reg[w_pnt] ),
        .I1(\fifo_reg[r_pnt] ),
        .I2(\fifo_reg[r_pnt][0]_0 ),
        .I3(\bus_rsp_o_reg[data][31] ),
        .I4(\bus_rsp_o_reg[data][31]_0 ),
        .I5(irq_o_reg),
        .O(\fifo[r_pnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3AAAAAAA00000000)) 
    \fifo[w_pnt][0]_i_1 
       (.I0(\fifo_reg[w_pnt] ),
        .I1(\fifo_reg[r_pnt] ),
        .I2(\fifo_reg[w_pnt][0]_0 ),
        .I3(\iodev_req[7][stb] ),
        .I4(D),
        .I5(irq_o_reg),
        .O(\fifo[w_pnt][0]_i_1_n_0 ));
  FDRE \fifo_buffer.fifo_reg[buf][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [0]),
        .Q(\fifo_buffer.fifo_reg[buf] [0]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [1]),
        .Q(\fifo_buffer.fifo_reg[buf] [1]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [2]),
        .Q(\fifo_buffer.fifo_reg[buf] [2]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [3]),
        .Q(\fifo_buffer.fifo_reg[buf] [3]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [4]),
        .Q(\fifo_buffer.fifo_reg[buf] [4]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [5]),
        .Q(\fifo_buffer.fifo_reg[buf] [5]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [6]),
        .Q(\fifo_buffer.fifo_reg[buf] [6]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\fifo_buffer.fifo_reg[buf][7]_0 [7]),
        .Q(\fifo_buffer.fifo_reg[buf] [7]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [0]),
        .Q(rdata_o[0]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [1]),
        .Q(rdata_o[1]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [2]),
        .Q(rdata_o[2]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [3]),
        .Q(rdata_o[3]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [4]),
        .Q(rdata_o[4]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [5]),
        .Q(rdata_o[5]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [6]),
        .Q(rdata_o[6]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [7]),
        .Q(rdata_o[7]),
        .R(1'b0));
  FDCE \fifo_reg[r_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[r_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[r_pnt] ));
  FDCE \fifo_reg[w_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[w_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[w_pnt] ));
  LUT6 #(
    .INIT(64'hAAAA0A080A080A08)) 
    irq_o_i_1__1
       (.I0(irq_o_reg),
        .I1(\ctrl_reg[irq_tx_nhalf]__0 ),
        .I2(\tx_fifo[avail] ),
        .I3(\ctrl_reg[irq_tx_empty]__0 ),
        .I4(\ctrl_reg[irq_rx_avail]__0 ),
        .I5(\rx_fifo[avail] ),
        .O(irq_o0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][0]_i_1 
       (.I0(\rtx_engine_reg[sdi_sync]__0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(rdata_o[0]),
        .O(\rtx_engine_reg[sdi_sync] ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][1]_i_1 
       (.I0(\rtx_engine_reg[sreg][7] [0]),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(rdata_o[1]),
        .O(\rtx_engine_reg[sreg][0] ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][2]_i_1 
       (.I0(\rtx_engine_reg[sreg][7] [1]),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(rdata_o[2]),
        .O(\rtx_engine_reg[sreg][1] ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][3]_i_1 
       (.I0(\rtx_engine_reg[sreg][7] [2]),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(rdata_o[3]),
        .O(\rtx_engine_reg[sreg][2] ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][4]_i_1 
       (.I0(\rtx_engine_reg[sreg][7] [3]),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(rdata_o[4]),
        .O(\rtx_engine_reg[sreg][3] ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][5]_i_1 
       (.I0(\rtx_engine_reg[sreg][7] [4]),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(rdata_o[5]),
        .O(\rtx_engine_reg[sreg][4] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][6]_i_1 
       (.I0(\rtx_engine_reg[sreg][7] [5]),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(rdata_o[6]),
        .O(\rtx_engine_reg[sreg][5] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][7]_i_3 
       (.I0(\rtx_engine_reg[sreg][7] [6]),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(rdata_o[7]),
        .O(\rtx_engine_reg[sreg][6] ));
  LUT5 #(
    .INIT(32'h5B4A0000)) 
    \rtx_engine[state][0]_i_1 
       (.I0(\bus_rsp_o_reg[data][31] ),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(spi_clk_en),
        .I3(\tx_fifo[avail] ),
        .I4(\fifo_reg[r_pnt][0]_0 ),
        .O(\rtx_engine_reg[state][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status_sync.free_o_i_1__3 
       (.I0(\fifo_reg[w_pnt] ),
        .I1(\fifo_reg[r_pnt] ),
        .O(\fifo[empty] ));
  FDCE \status_sync.free_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[empty] ),
        .Q(\tx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \status_sync.half_o_i_1__3 
       (.I0(\fifo_reg[r_pnt] ),
        .I1(\fifo_reg[w_pnt] ),
        .O(\fifo[avail] ));
  FDCE \status_sync.half_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[avail] ),
        .Q(\tx_fifo[avail] ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized1
   (\tx_fifo[avail] ,
    \fifo[empty] ,
    D,
    irq_o0,
    \serial_reg[sreg][30] ,
    \status_sync.free_o_reg_0 ,
    \status_sync.half_o_reg_0 ,
    \fifo_read_sync.rdata_o_reg[32]_0 ,
    \serial_reg[state][2] ,
    \serial_reg[state][2]_0 ,
    m_axi_aclk,
    rstn_sys,
    \serial_reg[sreg][0] ,
    \serial_reg[mode] ,
    \serial_reg[pulse_clk]__0 ,
    \serial_reg[state][0] ,
    \serial_reg[state][0]_0 ,
    \fifo_reg[r_pnt][0]_0 ,
    Q,
    \serial_reg[bit_cnt][4] ,
    \serial_reg[bit_cnt][5] ,
    irq_o_reg,
    \serial_reg[sreg][31] ,
    \serial_reg[mode]_0 ,
    \serial_reg[state][1] ,
    \fifo_reg[w_pnt][0]_0 ,
    \iodev_req[2][stb] ,
    \fifo_reg[w_pnt][0]_1 ,
    \fifo_buffer.fifo_reg[buf][0]_0 ,
    \fifo_buffer.fifo_reg[buf][33]_0 );
  output \tx_fifo[avail] ;
  output \fifo[empty] ;
  output [2:0]D;
  output irq_o0;
  output [31:0]\serial_reg[sreg][30] ;
  output \status_sync.free_o_reg_0 ;
  output \status_sync.half_o_reg_0 ;
  output \fifo_read_sync.rdata_o_reg[32]_0 ;
  output \serial_reg[state][2] ;
  output \serial_reg[state][2]_0 ;
  input m_axi_aclk;
  input rstn_sys;
  input \serial_reg[sreg][0] ;
  input \serial_reg[mode] ;
  input \serial_reg[pulse_clk]__0 ;
  input \serial_reg[state][0] ;
  input \serial_reg[state][0]_0 ;
  input \fifo_reg[r_pnt][0]_0 ;
  input [5:0]Q;
  input \serial_reg[bit_cnt][4] ;
  input \serial_reg[bit_cnt][5] ;
  input irq_o_reg;
  input [30:0]\serial_reg[sreg][31] ;
  input \serial_reg[mode]_0 ;
  input \serial_reg[state][1] ;
  input \fifo_reg[w_pnt][0]_0 ;
  input \iodev_req[2][stb] ;
  input [0:0]\fifo_reg[w_pnt][0]_1 ;
  input [0:0]\fifo_buffer.fifo_reg[buf][0]_0 ;
  input [33:0]\fifo_buffer.fifo_reg[buf][33]_0 ;

  wire [2:0]D;
  wire [5:0]Q;
  wire \fifo[avail] ;
  wire \fifo[empty] ;
  wire \fifo[r_pnt][0]_i_1_n_0 ;
  wire \fifo[w_pnt][0]_i_1_n_0 ;
  wire [33:0]\fifo_buffer.fifo_reg[buf] ;
  wire [0:0]\fifo_buffer.fifo_reg[buf][0]_0 ;
  wire [33:0]\fifo_buffer.fifo_reg[buf][33]_0 ;
  wire \fifo_read_sync.rdata_o_reg[32]_0 ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[0] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[10] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[11] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[12] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[13] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[14] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[15] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[16] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[17] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[18] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[19] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[1] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[20] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[21] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[22] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[23] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[24] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[25] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[26] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[27] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[28] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[29] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[2] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[30] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[31] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[3] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[4] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[5] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[6] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[7] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[8] ;
  wire \fifo_read_sync.rdata_o_reg_n_0_[9] ;
  wire \fifo_reg[r_pnt] ;
  wire \fifo_reg[r_pnt][0]_0 ;
  wire \fifo_reg[w_pnt] ;
  wire \fifo_reg[w_pnt][0]_0 ;
  wire [0:0]\fifo_reg[w_pnt][0]_1 ;
  wire \iodev_req[2][stb] ;
  wire irq_o0;
  wire irq_o_reg;
  wire m_axi_aclk;
  wire rstn_sys;
  wire sel;
  wire \serial[state][1]_i_3_n_0 ;
  wire \serial[state][1]_i_6_n_0 ;
  wire \serial_reg[bit_cnt][4] ;
  wire \serial_reg[bit_cnt][5] ;
  wire \serial_reg[mode] ;
  wire \serial_reg[mode]_0 ;
  wire \serial_reg[pulse_clk]__0 ;
  wire \serial_reg[sreg][0] ;
  wire [31:0]\serial_reg[sreg][30] ;
  wire [30:0]\serial_reg[sreg][31] ;
  wire \serial_reg[state][0] ;
  wire \serial_reg[state][0]_0 ;
  wire \serial_reg[state][1] ;
  wire \serial_reg[state][2] ;
  wire \serial_reg[state][2]_0 ;
  wire \status_sync.free_o_reg_0 ;
  wire \status_sync.half_o_reg_0 ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire [32:32]\tx_fifo[rdata] ;

  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bus_rsp_o[data][28]_i_1__0 
       (.I0(\tx_fifo[avail] ),
        .O(\status_sync.half_o_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_rsp_o[data][30]_i_2 
       (.I0(\tx_fifo[free] ),
        .O(\status_sync.free_o_reg_0 ));
  LUT6 #(
    .INIT(64'hCCCCCACC00000000)) 
    \fifo[r_pnt][0]_i_1 
       (.I0(\fifo_reg[w_pnt] ),
        .I1(\fifo_reg[r_pnt] ),
        .I2(\serial_reg[mode] ),
        .I3(\fifo_reg[r_pnt][0]_0 ),
        .I4(\serial_reg[sreg][0] ),
        .I5(irq_o_reg),
        .O(\fifo[r_pnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3AAAAAAA00000000)) 
    \fifo[w_pnt][0]_i_1 
       (.I0(\fifo_reg[w_pnt] ),
        .I1(\fifo_reg[r_pnt] ),
        .I2(\fifo_reg[w_pnt][0]_0 ),
        .I3(\iodev_req[2][stb] ),
        .I4(\fifo_reg[w_pnt][0]_1 ),
        .I5(irq_o_reg),
        .O(\fifo[w_pnt][0]_i_1_n_0 ));
  FDRE \fifo_buffer.fifo_reg[buf][0] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [0]),
        .Q(\fifo_buffer.fifo_reg[buf] [0]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][10] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [10]),
        .Q(\fifo_buffer.fifo_reg[buf] [10]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][11] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [11]),
        .Q(\fifo_buffer.fifo_reg[buf] [11]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][12] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [12]),
        .Q(\fifo_buffer.fifo_reg[buf] [12]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][13] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [13]),
        .Q(\fifo_buffer.fifo_reg[buf] [13]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][14] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [14]),
        .Q(\fifo_buffer.fifo_reg[buf] [14]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][15] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [15]),
        .Q(\fifo_buffer.fifo_reg[buf] [15]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][16] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [16]),
        .Q(\fifo_buffer.fifo_reg[buf] [16]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][17] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [17]),
        .Q(\fifo_buffer.fifo_reg[buf] [17]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][18] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [18]),
        .Q(\fifo_buffer.fifo_reg[buf] [18]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][19] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [19]),
        .Q(\fifo_buffer.fifo_reg[buf] [19]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][1] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [1]),
        .Q(\fifo_buffer.fifo_reg[buf] [1]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][20] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [20]),
        .Q(\fifo_buffer.fifo_reg[buf] [20]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][21] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [21]),
        .Q(\fifo_buffer.fifo_reg[buf] [21]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][22] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [22]),
        .Q(\fifo_buffer.fifo_reg[buf] [22]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][23] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [23]),
        .Q(\fifo_buffer.fifo_reg[buf] [23]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][24] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [24]),
        .Q(\fifo_buffer.fifo_reg[buf] [24]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][25] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [25]),
        .Q(\fifo_buffer.fifo_reg[buf] [25]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][26] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [26]),
        .Q(\fifo_buffer.fifo_reg[buf] [26]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][27] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [27]),
        .Q(\fifo_buffer.fifo_reg[buf] [27]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][28] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [28]),
        .Q(\fifo_buffer.fifo_reg[buf] [28]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][29] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [29]),
        .Q(\fifo_buffer.fifo_reg[buf] [29]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][2] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [2]),
        .Q(\fifo_buffer.fifo_reg[buf] [2]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][30] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [30]),
        .Q(\fifo_buffer.fifo_reg[buf] [30]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][31] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [31]),
        .Q(\fifo_buffer.fifo_reg[buf] [31]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][32] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [32]),
        .Q(\fifo_buffer.fifo_reg[buf] [32]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][33] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [33]),
        .Q(\fifo_buffer.fifo_reg[buf] [33]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][3] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [3]),
        .Q(\fifo_buffer.fifo_reg[buf] [3]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][4] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [4]),
        .Q(\fifo_buffer.fifo_reg[buf] [4]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][5] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [5]),
        .Q(\fifo_buffer.fifo_reg[buf] [5]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][6] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [6]),
        .Q(\fifo_buffer.fifo_reg[buf] [6]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][7] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [7]),
        .Q(\fifo_buffer.fifo_reg[buf] [7]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][8] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [8]),
        .Q(\fifo_buffer.fifo_reg[buf] [8]),
        .R(1'b0));
  FDRE \fifo_buffer.fifo_reg[buf][9] 
       (.C(m_axi_aclk),
        .CE(\fifo_buffer.fifo_reg[buf][0]_0 ),
        .D(\fifo_buffer.fifo_reg[buf][33]_0 [9]),
        .Q(\fifo_buffer.fifo_reg[buf] [9]),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [0]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [10]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [11]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [12]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [13]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [14]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [15]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [16]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [17]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [18]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [19]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [1]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [20]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [21]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [22]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [23]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [24]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [25]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [26]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [27]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [28]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [29]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [2]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [30]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [31]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[32] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [32]),
        .Q(\tx_fifo[rdata] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[33] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [33]),
        .Q(sel),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [3]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [4]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [5]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [6]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [7]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [8]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \fifo_read_sync.rdata_o_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo_buffer.fifo_reg[buf] [9]),
        .Q(\fifo_read_sync.rdata_o_reg_n_0_[9] ),
        .R(1'b0));
  FDCE \fifo_reg[r_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[r_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[r_pnt] ));
  FDCE \fifo_reg[w_pnt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[w_pnt][0]_i_1_n_0 ),
        .Q(\fifo_reg[w_pnt] ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    irq_o_i_1__4
       (.I0(irq_o_reg),
        .I1(\tx_fifo[avail] ),
        .O(irq_o0));
  LUT6 #(
    .INIT(64'hDDDDDDD11111111D)) 
    \serial[bit_cnt][3]_i_1 
       (.I0(\tx_fifo[rdata] ),
        .I1(\serial_reg[sreg][0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hDDDDDDD11111111D)) 
    \serial[bit_cnt][4]_i_1 
       (.I0(\tx_fifo[rdata] ),
        .I1(\serial_reg[sreg][0] ),
        .I2(Q[3]),
        .I3(\serial_reg[bit_cnt][4] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hE2E2E22E)) 
    \serial[bit_cnt][5]_i_2 
       (.I0(\tx_fifo[rdata] ),
        .I1(\serial_reg[sreg][0] ),
        .I2(Q[5]),
        .I3(\serial_reg[bit_cnt][5] ),
        .I4(Q[4]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \serial[mode]_i_1 
       (.I0(\tx_fifo[rdata] ),
        .I1(\serial_reg[mode] ),
        .I2(\fifo_reg[r_pnt][0]_0 ),
        .I3(\serial_reg[sreg][0] ),
        .I4(\serial_reg[mode]_0 ),
        .O(\fifo_read_sync.rdata_o_reg[32]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \serial[sreg][0]_i_1 
       (.I0(\fifo_read_sync.rdata_o_reg_n_0_[0] ),
        .I1(\serial_reg[sreg][0] ),
        .O(\serial_reg[sreg][30] [0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][10]_i_1 
       (.I0(\serial_reg[sreg][31] [9]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[10] ),
        .O(\serial_reg[sreg][30] [10]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][11]_i_1 
       (.I0(\serial_reg[sreg][31] [10]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[11] ),
        .O(\serial_reg[sreg][30] [11]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][12]_i_1 
       (.I0(\serial_reg[sreg][31] [11]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[12] ),
        .O(\serial_reg[sreg][30] [12]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][13]_i_1 
       (.I0(\serial_reg[sreg][31] [12]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[13] ),
        .O(\serial_reg[sreg][30] [13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][14]_i_1 
       (.I0(\serial_reg[sreg][31] [13]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[14] ),
        .O(\serial_reg[sreg][30] [14]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][15]_i_1 
       (.I0(\serial_reg[sreg][31] [14]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[15] ),
        .O(\serial_reg[sreg][30] [15]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][16]_i_1 
       (.I0(\serial_reg[sreg][31] [15]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[16] ),
        .O(\serial_reg[sreg][30] [16]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][17]_i_1 
       (.I0(\serial_reg[sreg][31] [16]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[17] ),
        .O(\serial_reg[sreg][30] [17]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][18]_i_1 
       (.I0(\serial_reg[sreg][31] [17]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[18] ),
        .O(\serial_reg[sreg][30] [18]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][19]_i_1 
       (.I0(\serial_reg[sreg][31] [18]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[19] ),
        .O(\serial_reg[sreg][30] [19]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][1]_i_1 
       (.I0(\serial_reg[sreg][31] [0]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[1] ),
        .O(\serial_reg[sreg][30] [1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][20]_i_1 
       (.I0(\serial_reg[sreg][31] [19]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[20] ),
        .O(\serial_reg[sreg][30] [20]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][21]_i_1 
       (.I0(\serial_reg[sreg][31] [20]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[21] ),
        .O(\serial_reg[sreg][30] [21]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][22]_i_1 
       (.I0(\serial_reg[sreg][31] [21]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[22] ),
        .O(\serial_reg[sreg][30] [22]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][23]_i_1 
       (.I0(\serial_reg[sreg][31] [22]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[23] ),
        .O(\serial_reg[sreg][30] [23]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][24]_i_1 
       (.I0(\serial_reg[sreg][31] [23]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[24] ),
        .O(\serial_reg[sreg][30] [24]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][25]_i_1 
       (.I0(\serial_reg[sreg][31] [24]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[25] ),
        .O(\serial_reg[sreg][30] [25]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][26]_i_1 
       (.I0(\serial_reg[sreg][31] [25]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[26] ),
        .O(\serial_reg[sreg][30] [26]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][27]_i_1 
       (.I0(\serial_reg[sreg][31] [26]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[27] ),
        .O(\serial_reg[sreg][30] [27]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][28]_i_1 
       (.I0(\serial_reg[sreg][31] [27]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[28] ),
        .O(\serial_reg[sreg][30] [28]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][29]_i_1 
       (.I0(\serial_reg[sreg][31] [28]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[29] ),
        .O(\serial_reg[sreg][30] [29]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][2]_i_1 
       (.I0(\serial_reg[sreg][31] [1]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[2] ),
        .O(\serial_reg[sreg][30] [2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][30]_i_1 
       (.I0(\serial_reg[sreg][31] [29]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[30] ),
        .O(\serial_reg[sreg][30] [30]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][31]_i_1 
       (.I0(\serial_reg[sreg][31] [30]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[31] ),
        .O(\serial_reg[sreg][30] [31]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][3]_i_1 
       (.I0(\serial_reg[sreg][31] [2]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[3] ),
        .O(\serial_reg[sreg][30] [3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][4]_i_1 
       (.I0(\serial_reg[sreg][31] [3]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[4] ),
        .O(\serial_reg[sreg][30] [4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][5]_i_1 
       (.I0(\serial_reg[sreg][31] [4]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[5] ),
        .O(\serial_reg[sreg][30] [5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][6]_i_1 
       (.I0(\serial_reg[sreg][31] [5]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[6] ),
        .O(\serial_reg[sreg][30] [6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][7]_i_1 
       (.I0(\serial_reg[sreg][31] [6]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[7] ),
        .O(\serial_reg[sreg][30] [7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][8]_i_1 
       (.I0(\serial_reg[sreg][31] [7]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[8] ),
        .O(\serial_reg[sreg][30] [8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial[sreg][9]_i_1 
       (.I0(\serial_reg[sreg][31] [8]),
        .I1(\serial_reg[sreg][0] ),
        .I2(\fifo_read_sync.rdata_o_reg_n_0_[9] ),
        .O(\serial_reg[sreg][30] [9]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \serial[state][0]_i_1 
       (.I0(\fifo_reg[r_pnt][0]_0 ),
        .I1(\serial[state][1]_i_3_n_0 ),
        .I2(\serial_reg[sreg][0] ),
        .O(\serial_reg[state][2]_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFA8000000)) 
    \serial[state][1]_i_1 
       (.I0(\fifo_reg[r_pnt][0]_0 ),
        .I1(\serial_reg[sreg][0] ),
        .I2(sel),
        .I3(\serial_reg[state][1] ),
        .I4(\serial[state][1]_i_3_n_0 ),
        .I5(\serial_reg[mode] ),
        .O(\serial_reg[state][2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4000)) 
    \serial[state][1]_i_3 
       (.I0(\serial_reg[sreg][0] ),
        .I1(\serial_reg[mode] ),
        .I2(\serial_reg[pulse_clk]__0 ),
        .I3(\serial_reg[state][0] ),
        .I4(\serial_reg[state][0]_0 ),
        .I5(\serial[state][1]_i_6_n_0 ),
        .O(\serial[state][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h5F5D)) 
    \serial[state][1]_i_6 
       (.I0(\fifo_reg[r_pnt][0]_0 ),
        .I1(\tx_fifo[avail] ),
        .I2(\serial_reg[mode] ),
        .I3(\serial_reg[sreg][0] ),
        .O(\serial[state][1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status_sync.free_o_i_1__5 
       (.I0(\fifo_reg[w_pnt] ),
        .I1(\fifo_reg[r_pnt] ),
        .O(\fifo[empty] ));
  FDCE \status_sync.free_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[empty] ),
        .Q(\tx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \status_sync.half_o_i_1__6 
       (.I0(\fifo_reg[r_pnt] ),
        .I1(\fifo_reg[w_pnt] ),
        .O(\fifo[avail] ));
  FDCE \status_sync.half_o_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo[avail] ),
        .Q(\tx_fifo[avail] ));
endmodule

(* ORIG_REF_NAME = "neorv32_imem" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_imem
   (rdata,
    \bus_rsp_o_reg[ack]_0 ,
    \main_rsp[ack] ,
    rden_reg_0,
    rden,
    rden_reg_1,
    rden_reg_2,
    rden_reg_3,
    \mar_reg[0] ,
    \bus_rsp_o[ack] ,
    m_axi_aclk,
    D,
    \imem_ram.mem_ram_b3_reg_0 ,
    WEA,
    \imem_ram.mem_ram_b1_reg_0 ,
    \imem_ram.mem_ram_b2_reg_0 ,
    \imem_ram.mem_ram_b3_reg_1 ,
    \bus_req_i[src] ,
    \rdata_o[15]_i_2 ,
    \rdata_o[15]_i_2_0 ,
    \rdata_o[15]_i_2_1 ,
    \main_rsp[data] ,
    \rdata_o_reg[7] ,
    \boot_rsp[ack] ,
    \arbiter_reg[b_req] ,
    \io_rsp[ack] ,
    \xbus_rsp[ack] ,
    \bus_req_i[stb] ,
    rden_reg_4);
  output [31:0]rdata;
  output \bus_rsp_o_reg[ack]_0 ;
  output \main_rsp[ack] ;
  output rden_reg_0;
  output rden;
  output rden_reg_1;
  output rden_reg_2;
  output rden_reg_3;
  output [7:0]\mar_reg[0] ;
  output \bus_rsp_o[ack] ;
  input m_axi_aclk;
  input [11:0]D;
  input [31:0]\imem_ram.mem_ram_b3_reg_0 ;
  input [0:0]WEA;
  input [0:0]\imem_ram.mem_ram_b1_reg_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_0 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_1 ;
  input \bus_req_i[src] ;
  input \rdata_o[15]_i_2 ;
  input [0:0]\rdata_o[15]_i_2_0 ;
  input \rdata_o[15]_i_2_1 ;
  input [31:0]\main_rsp[data] ;
  input [1:0]\rdata_o_reg[7] ;
  input \boot_rsp[ack] ;
  input \arbiter_reg[b_req] ;
  input \io_rsp[ack] ;
  input \xbus_rsp[ack] ;
  input \bus_req_i[stb] ;
  input rden_reg_4;

  wire [11:0]D;
  wire [0:0]WEA;
  wire \arbiter_reg[b_req] ;
  wire \boot_rsp[ack] ;
  wire \bus_req_i[src] ;
  wire \bus_req_i[stb] ;
  wire \bus_rsp_o[ack] ;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_0 ;
  wire [31:0]\imem_ram.mem_ram_b3_reg_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_1 ;
  wire \io_rsp[ack] ;
  wire m_axi_aclk;
  wire \main_rsp[ack] ;
  wire [31:0]\main_rsp[data] ;
  wire [7:0]\mar_reg[0] ;
  wire [31:0]rdata;
  wire \rdata_o[15]_i_2 ;
  wire [0:0]\rdata_o[15]_i_2_0 ;
  wire \rdata_o[15]_i_2_1 ;
  wire [1:0]\rdata_o_reg[7] ;
  wire rden;
  wire rden_reg_0;
  wire rden_reg_1;
  wire rden_reg_2;
  wire rden_reg_3;
  wire rden_reg_4;
  wire \xbus_rsp[ack] ;
  wire \NLW_imem_ram.mem_ram_b0_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_imem_ram.mem_ram_b0_reg_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_imem_ram.mem_ram_b1_reg_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_imem_ram.mem_ram_b2_reg_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_imem_ram.mem_ram_b3_reg_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_RDADDRECC_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \arbiter[b_req]_i_2 
       (.I0(\bus_rsp_o[ack] ),
        .I1(\boot_rsp[ack] ),
        .I2(\arbiter_reg[b_req] ),
        .I3(\io_rsp[ack] ),
        .I4(\xbus_rsp[ack] ),
        .O(\main_rsp[ack] ));
  FDRE \bus_rsp_o_reg[ack] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_req_i[stb] ),
        .Q(\bus_rsp_o[ack] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[rf_wb_en]_i_4 
       (.I0(\main_rsp[ack] ),
        .I1(\bus_req_i[src] ),
        .O(\bus_rsp_o_reg[ack]_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg 
       (.ADDRARDADDR({1'b1,D,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b0_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0 [7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b0_reg_DOADO_UNCONNECTED [31:8],rdata[7:0]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg 
       (.ADDRARDADDR({1'b1,D,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b1_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0 [15:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b1_reg_DOADO_UNCONNECTED [31:8],rdata[15:8]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_0 ,\imem_ram.mem_ram_b1_reg_0 ,\imem_ram.mem_ram_b1_reg_0 ,\imem_ram.mem_ram_b1_reg_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg 
       (.ADDRARDADDR({1'b1,D,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b2_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0 [23:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b2_reg_DOADO_UNCONNECTED [31:8],rdata[23:16]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_0 ,\imem_ram.mem_ram_b2_reg_0 ,\imem_ram.mem_ram_b2_reg_0 ,\imem_ram.mem_ram_b2_reg_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg 
       (.ADDRARDADDR({1'b1,D,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b3_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0 [31:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b3_reg_DOADO_UNCONNECTED [31:8],rdata[31:24]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_1 ,\imem_ram.mem_ram_b3_reg_1 ,\imem_ram.mem_ram_b3_reg_1 ,\imem_ram.mem_ram_b3_reg_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \rdata_o[0]_i_2 
       (.I0(\main_rsp[data] [8]),
        .I1(\main_rsp[data] [0]),
        .I2(\main_rsp[data] [24]),
        .I3(\rdata_o_reg[7] [0]),
        .I4(\rdata_o_reg[7] [1]),
        .I5(\main_rsp[data] [16]),
        .O(\mar_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \rdata_o[15]_i_3 
       (.I0(\rdata_o[15]_i_2 ),
        .I1(rden),
        .I2(rdata[15]),
        .I3(\rdata_o[15]_i_2_0 ),
        .O(rden_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \rdata_o[15]_i_4 
       (.I0(\rdata_o[15]_i_2_1 ),
        .I1(rden),
        .I2(rdata[31]),
        .I3(\rdata_o[15]_i_2_0 ),
        .O(rden_reg_1));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \rdata_o[1]_i_2 
       (.I0(\main_rsp[data] [9]),
        .I1(\main_rsp[data] [1]),
        .I2(\main_rsp[data] [25]),
        .I3(\rdata_o_reg[7] [0]),
        .I4(\rdata_o_reg[7] [1]),
        .I5(\main_rsp[data] [17]),
        .O(\mar_reg[0] [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \rdata_o[2]_i_2 
       (.I0(\main_rsp[data] [10]),
        .I1(\main_rsp[data] [2]),
        .I2(\main_rsp[data] [26]),
        .I3(\rdata_o_reg[7] [0]),
        .I4(\rdata_o_reg[7] [1]),
        .I5(\main_rsp[data] [18]),
        .O(\mar_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata_o[31]_i_8 
       (.I0(rden),
        .I1(rdata[31]),
        .O(rden_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata_o[31]_i_9 
       (.I0(rden),
        .I1(rdata[15]),
        .O(rden_reg_2));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \rdata_o[3]_i_2 
       (.I0(\main_rsp[data] [11]),
        .I1(\main_rsp[data] [3]),
        .I2(\main_rsp[data] [27]),
        .I3(\rdata_o_reg[7] [0]),
        .I4(\rdata_o_reg[7] [1]),
        .I5(\main_rsp[data] [19]),
        .O(\mar_reg[0] [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \rdata_o[4]_i_2 
       (.I0(\main_rsp[data] [12]),
        .I1(\main_rsp[data] [4]),
        .I2(\main_rsp[data] [28]),
        .I3(\rdata_o_reg[7] [0]),
        .I4(\rdata_o_reg[7] [1]),
        .I5(\main_rsp[data] [20]),
        .O(\mar_reg[0] [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \rdata_o[5]_i_2 
       (.I0(\main_rsp[data] [13]),
        .I1(\main_rsp[data] [5]),
        .I2(\main_rsp[data] [29]),
        .I3(\rdata_o_reg[7] [0]),
        .I4(\rdata_o_reg[7] [1]),
        .I5(\main_rsp[data] [21]),
        .O(\mar_reg[0] [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \rdata_o[6]_i_2 
       (.I0(\main_rsp[data] [14]),
        .I1(\main_rsp[data] [6]),
        .I2(\main_rsp[data] [30]),
        .I3(\rdata_o_reg[7] [0]),
        .I4(\rdata_o_reg[7] [1]),
        .I5(\main_rsp[data] [22]),
        .O(\mar_reg[0] [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \rdata_o[7]_i_2 
       (.I0(\main_rsp[data] [15]),
        .I1(\main_rsp[data] [7]),
        .I2(\main_rsp[data] [31]),
        .I3(\rdata_o_reg[7] [0]),
        .I4(\rdata_o_reg[7] [1]),
        .I5(\main_rsp[data] [23]),
        .O(\mar_reg[0] [7]));
  FDRE rden_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_req_i[stb] ),
        .Q(rden),
        .R(rden_reg_4));
endmodule

(* ORIG_REF_NAME = "neorv32_integration_top" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_integration_top
   (spi_csn_o,
    m_axi_rready,
    m_axi_awaddr,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_awprot,
    uart0_txd_o,
    uart0_rts_o,
    uart1_txd_o,
    uart1_rts_o,
    spi_dat_o,
    spi_clk_o,
    twi_scl_o,
    twi_sda_o,
    neoled_o,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_aclk,
    mext_irq_i,
    msw_irq_i,
    m_axi_bvalid,
    m_axi_rvalid,
    m_axi_rdata,
    uart0_cts_i,
    uart0_rxd_i,
    uart1_cts_i,
    uart1_rxd_i,
    spi_dat_i,
    twi_scl_i,
    twi_sda_i,
    m_axi_aresetn,
    m_axi_rresp,
    m_axi_bresp,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready);
  output spi_csn_o;
  output m_axi_rready;
  output [31:0]m_axi_awaddr;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output [1:0]m_axi_awprot;
  output uart0_txd_o;
  output uart0_rts_o;
  output uart1_txd_o;
  output uart1_rts_o;
  output spi_dat_o;
  output spi_clk_o;
  output twi_scl_o;
  output twi_sda_o;
  output neoled_o;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_arvalid;
  input m_axi_aclk;
  input mext_irq_i;
  input msw_irq_i;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [31:0]m_axi_rdata;
  input uart0_cts_i;
  input uart0_rxd_i;
  input uart1_cts_i;
  input uart1_rxd_i;
  input spi_dat_i;
  input twi_scl_i;
  input twi_sda_i;
  input m_axi_aresetn;
  input [1:0]m_axi_rresp;
  input [1:0]m_axi_bresp;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;

  wire m_axi_aclk;
  wire m_axi_aresetn;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire neoled_o;
  wire spi_clk_o;
  wire spi_csn_o;
  wire spi_dat_i;
  wire spi_dat_o;
  wire twi_scl_i;
  wire twi_scl_o;
  wire twi_sda_i;
  wire twi_sda_o;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire uart1_cts_i;
  wire uart1_rts_o;
  wire uart1_rxd_i;
  wire uart1_txd_o;

  RV_RTDS_neorv32_integration_0_4_neorv32_SystemTop_axi4lite rv_top
       (.m_axi_aclk(m_axi_aclk),
        .m_axi_aresetn(m_axi_aresetn),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .mext_irq_i(mext_irq_i),
        .msw_irq_i(msw_irq_i),
        .neoled_o(neoled_o),
        .spi_clk_o(spi_clk_o),
        .spi_csn_o(spi_csn_o),
        .spi_dat_i(spi_dat_i),
        .spi_dat_o(spi_dat_o),
        .twi_scl_i(twi_scl_i),
        .twi_scl_o(twi_scl_o),
        .twi_sda_i(twi_sda_i),
        .twi_sda_o(twi_sda_o),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .uart1_cts_i(uart1_cts_i),
        .uart1_rts_o(uart1_rts_o),
        .uart1_rxd_i(uart1_rxd_i),
        .uart1_txd_o(uart1_txd_o));
endmodule

(* ORIG_REF_NAME = "neorv32_mtime" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_mtime
   (\iodev_rsp[11][ack] ,
    irq_o_reg_0,
    Q,
    mtime_hi_we0,
    m_axi_aclk,
    rstn_sys,
    mtime_lo_we0,
    \iodev_req[11][stb] ,
    \mtimecmp_hi_reg[31]_0 ,
    E,
    \mtimecmp_lo_reg[31]_0 ,
    SR,
    D);
  output \iodev_rsp[11][ack] ;
  output [0:0]irq_o_reg_0;
  output [31:0]Q;
  input mtime_hi_we0;
  input m_axi_aclk;
  input rstn_sys;
  input mtime_lo_we0;
  input \iodev_req[11][stb] ;
  input [31:0]\mtimecmp_hi_reg[31]_0 ;
  input [0:0]E;
  input [0:0]\mtimecmp_lo_reg[31]_0 ;
  input [0:0]SR;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire cmp_hi_eq;
  wire cmp_hi_gt;
  wire cmp_lo_ge;
  wire cmp_lo_ge_ff;
  wire cmp_lo_ge_ff_i_10_n_0;
  wire cmp_lo_ge_ff_i_12_n_0;
  wire cmp_lo_ge_ff_i_13_n_0;
  wire cmp_lo_ge_ff_i_14_n_0;
  wire cmp_lo_ge_ff_i_15_n_0;
  wire cmp_lo_ge_ff_i_16_n_0;
  wire cmp_lo_ge_ff_i_17_n_0;
  wire cmp_lo_ge_ff_i_18_n_0;
  wire cmp_lo_ge_ff_i_19_n_0;
  wire cmp_lo_ge_ff_i_21_n_0;
  wire cmp_lo_ge_ff_i_22_n_0;
  wire cmp_lo_ge_ff_i_23_n_0;
  wire cmp_lo_ge_ff_i_24_n_0;
  wire cmp_lo_ge_ff_i_25_n_0;
  wire cmp_lo_ge_ff_i_26_n_0;
  wire cmp_lo_ge_ff_i_27_n_0;
  wire cmp_lo_ge_ff_i_28_n_0;
  wire cmp_lo_ge_ff_i_29_n_0;
  wire cmp_lo_ge_ff_i_30_n_0;
  wire cmp_lo_ge_ff_i_31_n_0;
  wire cmp_lo_ge_ff_i_32_n_0;
  wire cmp_lo_ge_ff_i_33_n_0;
  wire cmp_lo_ge_ff_i_34_n_0;
  wire cmp_lo_ge_ff_i_35_n_0;
  wire cmp_lo_ge_ff_i_36_n_0;
  wire cmp_lo_ge_ff_i_3_n_0;
  wire cmp_lo_ge_ff_i_4_n_0;
  wire cmp_lo_ge_ff_i_5_n_0;
  wire cmp_lo_ge_ff_i_6_n_0;
  wire cmp_lo_ge_ff_i_7_n_0;
  wire cmp_lo_ge_ff_i_8_n_0;
  wire cmp_lo_ge_ff_i_9_n_0;
  wire cmp_lo_ge_ff_reg_i_11_n_0;
  wire cmp_lo_ge_ff_reg_i_11_n_1;
  wire cmp_lo_ge_ff_reg_i_11_n_2;
  wire cmp_lo_ge_ff_reg_i_11_n_3;
  wire cmp_lo_ge_ff_reg_i_1_n_1;
  wire cmp_lo_ge_ff_reg_i_1_n_2;
  wire cmp_lo_ge_ff_reg_i_1_n_3;
  wire cmp_lo_ge_ff_reg_i_20_n_0;
  wire cmp_lo_ge_ff_reg_i_20_n_1;
  wire cmp_lo_ge_ff_reg_i_20_n_2;
  wire cmp_lo_ge_ff_reg_i_20_n_3;
  wire cmp_lo_ge_ff_reg_i_2_n_0;
  wire cmp_lo_ge_ff_reg_i_2_n_1;
  wire cmp_lo_ge_ff_reg_i_2_n_2;
  wire cmp_lo_ge_ff_reg_i_2_n_3;
  wire \iodev_req[11][stb] ;
  wire \iodev_rsp[11][ack] ;
  wire irq_o_i_10__0_n_0;
  wire irq_o_i_11__0_n_0;
  wire irq_o_i_12_n_0;
  wire irq_o_i_14_n_0;
  wire irq_o_i_15_n_0;
  wire irq_o_i_16_n_0;
  wire irq_o_i_18_n_0;
  wire irq_o_i_19_n_0;
  wire irq_o_i_1__0_n_0;
  wire irq_o_i_20_n_0;
  wire irq_o_i_21_n_0;
  wire irq_o_i_22_n_0;
  wire irq_o_i_23_n_0;
  wire irq_o_i_24_n_0;
  wire irq_o_i_25_n_0;
  wire irq_o_i_27_n_0;
  wire irq_o_i_28_n_0;
  wire irq_o_i_29_n_0;
  wire irq_o_i_30_n_0;
  wire irq_o_i_32_n_0;
  wire irq_o_i_33_n_0;
  wire irq_o_i_34_n_0;
  wire irq_o_i_35_n_0;
  wire irq_o_i_36_n_0;
  wire irq_o_i_37_n_0;
  wire irq_o_i_38_n_0;
  wire irq_o_i_39_n_0;
  wire irq_o_i_40_n_0;
  wire irq_o_i_41_n_0;
  wire irq_o_i_42_n_0;
  wire irq_o_i_43_n_0;
  wire irq_o_i_44_n_0;
  wire irq_o_i_45_n_0;
  wire irq_o_i_46_n_0;
  wire irq_o_i_47_n_0;
  wire irq_o_i_48_n_0;
  wire irq_o_i_49_n_0;
  wire irq_o_i_50_n_0;
  wire irq_o_i_51_n_0;
  wire irq_o_i_5__0_n_0;
  wire irq_o_i_6__0_n_0;
  wire irq_o_i_7__0_n_0;
  wire irq_o_i_8__0_n_0;
  wire irq_o_i_9__0_n_0;
  wire [0:0]irq_o_reg_0;
  wire irq_o_reg_i_13_n_0;
  wire irq_o_reg_i_13_n_1;
  wire irq_o_reg_i_13_n_2;
  wire irq_o_reg_i_13_n_3;
  wire irq_o_reg_i_17_n_0;
  wire irq_o_reg_i_17_n_1;
  wire irq_o_reg_i_17_n_2;
  wire irq_o_reg_i_17_n_3;
  wire irq_o_reg_i_26_n_0;
  wire irq_o_reg_i_26_n_1;
  wire irq_o_reg_i_26_n_2;
  wire irq_o_reg_i_26_n_3;
  wire irq_o_reg_i_2__0_n_1;
  wire irq_o_reg_i_2__0_n_2;
  wire irq_o_reg_i_2__0_n_3;
  wire irq_o_reg_i_31_n_0;
  wire irq_o_reg_i_31_n_1;
  wire irq_o_reg_i_31_n_2;
  wire irq_o_reg_i_31_n_3;
  wire irq_o_reg_i_3__0_n_2;
  wire irq_o_reg_i_3__0_n_3;
  wire irq_o_reg_i_4_n_0;
  wire irq_o_reg_i_4_n_1;
  wire irq_o_reg_i_4_n_2;
  wire irq_o_reg_i_4_n_3;
  wire m_axi_aclk;
  wire \mtime_hi[0]_i_2_n_0 ;
  wire \mtime_hi[0]_i_3_n_0 ;
  wire \mtime_hi[0]_i_4_n_0 ;
  wire \mtime_hi[0]_i_5_n_0 ;
  wire \mtime_hi[0]_i_6_n_0 ;
  wire \mtime_hi[12]_i_2_n_0 ;
  wire \mtime_hi[12]_i_3_n_0 ;
  wire \mtime_hi[12]_i_4_n_0 ;
  wire \mtime_hi[12]_i_5_n_0 ;
  wire \mtime_hi[16]_i_2_n_0 ;
  wire \mtime_hi[16]_i_3_n_0 ;
  wire \mtime_hi[16]_i_4_n_0 ;
  wire \mtime_hi[16]_i_5_n_0 ;
  wire \mtime_hi[20]_i_2_n_0 ;
  wire \mtime_hi[20]_i_3_n_0 ;
  wire \mtime_hi[20]_i_4_n_0 ;
  wire \mtime_hi[20]_i_5_n_0 ;
  wire \mtime_hi[24]_i_2_n_0 ;
  wire \mtime_hi[24]_i_3_n_0 ;
  wire \mtime_hi[24]_i_4_n_0 ;
  wire \mtime_hi[24]_i_5_n_0 ;
  wire \mtime_hi[28]_i_2_n_0 ;
  wire \mtime_hi[28]_i_3_n_0 ;
  wire \mtime_hi[28]_i_4_n_0 ;
  wire \mtime_hi[28]_i_5_n_0 ;
  wire \mtime_hi[4]_i_2_n_0 ;
  wire \mtime_hi[4]_i_3_n_0 ;
  wire \mtime_hi[4]_i_4_n_0 ;
  wire \mtime_hi[4]_i_5_n_0 ;
  wire \mtime_hi[8]_i_2_n_0 ;
  wire \mtime_hi[8]_i_3_n_0 ;
  wire \mtime_hi[8]_i_4_n_0 ;
  wire \mtime_hi[8]_i_5_n_0 ;
  wire [31:0]mtime_hi_reg;
  wire \mtime_hi_reg[0]_i_1_n_0 ;
  wire \mtime_hi_reg[0]_i_1_n_1 ;
  wire \mtime_hi_reg[0]_i_1_n_2 ;
  wire \mtime_hi_reg[0]_i_1_n_3 ;
  wire \mtime_hi_reg[0]_i_1_n_4 ;
  wire \mtime_hi_reg[0]_i_1_n_5 ;
  wire \mtime_hi_reg[0]_i_1_n_6 ;
  wire \mtime_hi_reg[0]_i_1_n_7 ;
  wire \mtime_hi_reg[12]_i_1_n_0 ;
  wire \mtime_hi_reg[12]_i_1_n_1 ;
  wire \mtime_hi_reg[12]_i_1_n_2 ;
  wire \mtime_hi_reg[12]_i_1_n_3 ;
  wire \mtime_hi_reg[12]_i_1_n_4 ;
  wire \mtime_hi_reg[12]_i_1_n_5 ;
  wire \mtime_hi_reg[12]_i_1_n_6 ;
  wire \mtime_hi_reg[12]_i_1_n_7 ;
  wire \mtime_hi_reg[16]_i_1_n_0 ;
  wire \mtime_hi_reg[16]_i_1_n_1 ;
  wire \mtime_hi_reg[16]_i_1_n_2 ;
  wire \mtime_hi_reg[16]_i_1_n_3 ;
  wire \mtime_hi_reg[16]_i_1_n_4 ;
  wire \mtime_hi_reg[16]_i_1_n_5 ;
  wire \mtime_hi_reg[16]_i_1_n_6 ;
  wire \mtime_hi_reg[16]_i_1_n_7 ;
  wire \mtime_hi_reg[20]_i_1_n_0 ;
  wire \mtime_hi_reg[20]_i_1_n_1 ;
  wire \mtime_hi_reg[20]_i_1_n_2 ;
  wire \mtime_hi_reg[20]_i_1_n_3 ;
  wire \mtime_hi_reg[20]_i_1_n_4 ;
  wire \mtime_hi_reg[20]_i_1_n_5 ;
  wire \mtime_hi_reg[20]_i_1_n_6 ;
  wire \mtime_hi_reg[20]_i_1_n_7 ;
  wire \mtime_hi_reg[24]_i_1_n_0 ;
  wire \mtime_hi_reg[24]_i_1_n_1 ;
  wire \mtime_hi_reg[24]_i_1_n_2 ;
  wire \mtime_hi_reg[24]_i_1_n_3 ;
  wire \mtime_hi_reg[24]_i_1_n_4 ;
  wire \mtime_hi_reg[24]_i_1_n_5 ;
  wire \mtime_hi_reg[24]_i_1_n_6 ;
  wire \mtime_hi_reg[24]_i_1_n_7 ;
  wire \mtime_hi_reg[28]_i_1_n_1 ;
  wire \mtime_hi_reg[28]_i_1_n_2 ;
  wire \mtime_hi_reg[28]_i_1_n_3 ;
  wire \mtime_hi_reg[28]_i_1_n_4 ;
  wire \mtime_hi_reg[28]_i_1_n_5 ;
  wire \mtime_hi_reg[28]_i_1_n_6 ;
  wire \mtime_hi_reg[28]_i_1_n_7 ;
  wire \mtime_hi_reg[4]_i_1_n_0 ;
  wire \mtime_hi_reg[4]_i_1_n_1 ;
  wire \mtime_hi_reg[4]_i_1_n_2 ;
  wire \mtime_hi_reg[4]_i_1_n_3 ;
  wire \mtime_hi_reg[4]_i_1_n_4 ;
  wire \mtime_hi_reg[4]_i_1_n_5 ;
  wire \mtime_hi_reg[4]_i_1_n_6 ;
  wire \mtime_hi_reg[4]_i_1_n_7 ;
  wire \mtime_hi_reg[8]_i_1_n_0 ;
  wire \mtime_hi_reg[8]_i_1_n_1 ;
  wire \mtime_hi_reg[8]_i_1_n_2 ;
  wire \mtime_hi_reg[8]_i_1_n_3 ;
  wire \mtime_hi_reg[8]_i_1_n_4 ;
  wire \mtime_hi_reg[8]_i_1_n_5 ;
  wire \mtime_hi_reg[8]_i_1_n_6 ;
  wire \mtime_hi_reg[8]_i_1_n_7 ;
  wire mtime_hi_we;
  wire mtime_hi_we0;
  wire [31:0]mtime_lo;
  wire \mtime_lo[0]_i_1_n_0 ;
  wire \mtime_lo[10]_i_1_n_0 ;
  wire \mtime_lo[11]_i_1_n_0 ;
  wire \mtime_lo[12]_i_1_n_0 ;
  wire \mtime_lo[13]_i_1_n_0 ;
  wire \mtime_lo[14]_i_1_n_0 ;
  wire \mtime_lo[15]_i_1_n_0 ;
  wire \mtime_lo[16]_i_1_n_0 ;
  wire \mtime_lo[17]_i_1_n_0 ;
  wire \mtime_lo[18]_i_1_n_0 ;
  wire \mtime_lo[19]_i_1_n_0 ;
  wire \mtime_lo[1]_i_1_n_0 ;
  wire \mtime_lo[20]_i_1_n_0 ;
  wire \mtime_lo[21]_i_1_n_0 ;
  wire \mtime_lo[22]_i_1_n_0 ;
  wire \mtime_lo[23]_i_1_n_0 ;
  wire \mtime_lo[24]_i_1_n_0 ;
  wire \mtime_lo[25]_i_1_n_0 ;
  wire \mtime_lo[26]_i_1_n_0 ;
  wire \mtime_lo[27]_i_1_n_0 ;
  wire \mtime_lo[28]_i_1_n_0 ;
  wire \mtime_lo[29]_i_1_n_0 ;
  wire \mtime_lo[2]_i_1_n_0 ;
  wire \mtime_lo[30]_i_1_n_0 ;
  wire \mtime_lo[31]_i_1_n_0 ;
  wire \mtime_lo[3]_i_1_n_0 ;
  wire \mtime_lo[4]_i_1_n_0 ;
  wire \mtime_lo[5]_i_1_n_0 ;
  wire \mtime_lo[6]_i_1_n_0 ;
  wire \mtime_lo[7]_i_1_n_0 ;
  wire \mtime_lo[8]_i_1_n_0 ;
  wire \mtime_lo[9]_i_1_n_0 ;
  wire mtime_lo_ovfl;
  wire \mtime_lo_ovfl_reg[0]_i_1_n_2 ;
  wire \mtime_lo_ovfl_reg[0]_i_1_n_3 ;
  wire \mtime_lo_ovfl_reg[0]_i_1_n_5 ;
  wire \mtime_lo_ovfl_reg[0]_i_1_n_6 ;
  wire \mtime_lo_ovfl_reg[0]_i_1_n_7 ;
  wire \mtime_lo_reg[12]_i_2_n_0 ;
  wire \mtime_lo_reg[12]_i_2_n_1 ;
  wire \mtime_lo_reg[12]_i_2_n_2 ;
  wire \mtime_lo_reg[12]_i_2_n_3 ;
  wire \mtime_lo_reg[12]_i_2_n_4 ;
  wire \mtime_lo_reg[12]_i_2_n_5 ;
  wire \mtime_lo_reg[12]_i_2_n_6 ;
  wire \mtime_lo_reg[12]_i_2_n_7 ;
  wire \mtime_lo_reg[16]_i_2_n_0 ;
  wire \mtime_lo_reg[16]_i_2_n_1 ;
  wire \mtime_lo_reg[16]_i_2_n_2 ;
  wire \mtime_lo_reg[16]_i_2_n_3 ;
  wire \mtime_lo_reg[16]_i_2_n_4 ;
  wire \mtime_lo_reg[16]_i_2_n_5 ;
  wire \mtime_lo_reg[16]_i_2_n_6 ;
  wire \mtime_lo_reg[16]_i_2_n_7 ;
  wire \mtime_lo_reg[20]_i_2_n_0 ;
  wire \mtime_lo_reg[20]_i_2_n_1 ;
  wire \mtime_lo_reg[20]_i_2_n_2 ;
  wire \mtime_lo_reg[20]_i_2_n_3 ;
  wire \mtime_lo_reg[20]_i_2_n_4 ;
  wire \mtime_lo_reg[20]_i_2_n_5 ;
  wire \mtime_lo_reg[20]_i_2_n_6 ;
  wire \mtime_lo_reg[20]_i_2_n_7 ;
  wire \mtime_lo_reg[24]_i_2_n_0 ;
  wire \mtime_lo_reg[24]_i_2_n_1 ;
  wire \mtime_lo_reg[24]_i_2_n_2 ;
  wire \mtime_lo_reg[24]_i_2_n_3 ;
  wire \mtime_lo_reg[24]_i_2_n_4 ;
  wire \mtime_lo_reg[24]_i_2_n_5 ;
  wire \mtime_lo_reg[24]_i_2_n_6 ;
  wire \mtime_lo_reg[24]_i_2_n_7 ;
  wire \mtime_lo_reg[28]_i_2_n_0 ;
  wire \mtime_lo_reg[28]_i_2_n_1 ;
  wire \mtime_lo_reg[28]_i_2_n_2 ;
  wire \mtime_lo_reg[28]_i_2_n_3 ;
  wire \mtime_lo_reg[28]_i_2_n_4 ;
  wire \mtime_lo_reg[28]_i_2_n_5 ;
  wire \mtime_lo_reg[28]_i_2_n_6 ;
  wire \mtime_lo_reg[28]_i_2_n_7 ;
  wire \mtime_lo_reg[4]_i_2_n_0 ;
  wire \mtime_lo_reg[4]_i_2_n_1 ;
  wire \mtime_lo_reg[4]_i_2_n_2 ;
  wire \mtime_lo_reg[4]_i_2_n_3 ;
  wire \mtime_lo_reg[4]_i_2_n_4 ;
  wire \mtime_lo_reg[4]_i_2_n_5 ;
  wire \mtime_lo_reg[4]_i_2_n_6 ;
  wire \mtime_lo_reg[4]_i_2_n_7 ;
  wire \mtime_lo_reg[8]_i_2_n_0 ;
  wire \mtime_lo_reg[8]_i_2_n_1 ;
  wire \mtime_lo_reg[8]_i_2_n_2 ;
  wire \mtime_lo_reg[8]_i_2_n_3 ;
  wire \mtime_lo_reg[8]_i_2_n_4 ;
  wire \mtime_lo_reg[8]_i_2_n_5 ;
  wire \mtime_lo_reg[8]_i_2_n_6 ;
  wire \mtime_lo_reg[8]_i_2_n_7 ;
  wire mtime_lo_we;
  wire mtime_lo_we0;
  wire [31:0]\mtimecmp_hi_reg[31]_0 ;
  wire \mtimecmp_hi_reg_n_0_[0] ;
  wire \mtimecmp_hi_reg_n_0_[10] ;
  wire \mtimecmp_hi_reg_n_0_[11] ;
  wire \mtimecmp_hi_reg_n_0_[12] ;
  wire \mtimecmp_hi_reg_n_0_[13] ;
  wire \mtimecmp_hi_reg_n_0_[14] ;
  wire \mtimecmp_hi_reg_n_0_[15] ;
  wire \mtimecmp_hi_reg_n_0_[16] ;
  wire \mtimecmp_hi_reg_n_0_[17] ;
  wire \mtimecmp_hi_reg_n_0_[18] ;
  wire \mtimecmp_hi_reg_n_0_[19] ;
  wire \mtimecmp_hi_reg_n_0_[1] ;
  wire \mtimecmp_hi_reg_n_0_[20] ;
  wire \mtimecmp_hi_reg_n_0_[21] ;
  wire \mtimecmp_hi_reg_n_0_[22] ;
  wire \mtimecmp_hi_reg_n_0_[23] ;
  wire \mtimecmp_hi_reg_n_0_[24] ;
  wire \mtimecmp_hi_reg_n_0_[25] ;
  wire \mtimecmp_hi_reg_n_0_[26] ;
  wire \mtimecmp_hi_reg_n_0_[27] ;
  wire \mtimecmp_hi_reg_n_0_[28] ;
  wire \mtimecmp_hi_reg_n_0_[29] ;
  wire \mtimecmp_hi_reg_n_0_[2] ;
  wire \mtimecmp_hi_reg_n_0_[30] ;
  wire \mtimecmp_hi_reg_n_0_[31] ;
  wire \mtimecmp_hi_reg_n_0_[3] ;
  wire \mtimecmp_hi_reg_n_0_[4] ;
  wire \mtimecmp_hi_reg_n_0_[5] ;
  wire \mtimecmp_hi_reg_n_0_[6] ;
  wire \mtimecmp_hi_reg_n_0_[7] ;
  wire \mtimecmp_hi_reg_n_0_[8] ;
  wire \mtimecmp_hi_reg_n_0_[9] ;
  wire [0:0]\mtimecmp_lo_reg[31]_0 ;
  wire \mtimecmp_lo_reg_n_0_[0] ;
  wire \mtimecmp_lo_reg_n_0_[10] ;
  wire \mtimecmp_lo_reg_n_0_[11] ;
  wire \mtimecmp_lo_reg_n_0_[12] ;
  wire \mtimecmp_lo_reg_n_0_[13] ;
  wire \mtimecmp_lo_reg_n_0_[14] ;
  wire \mtimecmp_lo_reg_n_0_[15] ;
  wire \mtimecmp_lo_reg_n_0_[16] ;
  wire \mtimecmp_lo_reg_n_0_[17] ;
  wire \mtimecmp_lo_reg_n_0_[18] ;
  wire \mtimecmp_lo_reg_n_0_[19] ;
  wire \mtimecmp_lo_reg_n_0_[1] ;
  wire \mtimecmp_lo_reg_n_0_[20] ;
  wire \mtimecmp_lo_reg_n_0_[21] ;
  wire \mtimecmp_lo_reg_n_0_[22] ;
  wire \mtimecmp_lo_reg_n_0_[23] ;
  wire \mtimecmp_lo_reg_n_0_[24] ;
  wire \mtimecmp_lo_reg_n_0_[25] ;
  wire \mtimecmp_lo_reg_n_0_[26] ;
  wire \mtimecmp_lo_reg_n_0_[27] ;
  wire \mtimecmp_lo_reg_n_0_[28] ;
  wire \mtimecmp_lo_reg_n_0_[29] ;
  wire \mtimecmp_lo_reg_n_0_[2] ;
  wire \mtimecmp_lo_reg_n_0_[30] ;
  wire \mtimecmp_lo_reg_n_0_[31] ;
  wire \mtimecmp_lo_reg_n_0_[3] ;
  wire \mtimecmp_lo_reg_n_0_[4] ;
  wire \mtimecmp_lo_reg_n_0_[5] ;
  wire \mtimecmp_lo_reg_n_0_[6] ;
  wire \mtimecmp_lo_reg_n_0_[7] ;
  wire \mtimecmp_lo_reg_n_0_[8] ;
  wire \mtimecmp_lo_reg_n_0_[9] ;
  wire p_0_in;
  wire [31:0]p_1_in;
  wire rstn_sys;
  wire [3:0]NLW_cmp_lo_ge_ff_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff_reg_i_11_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff_reg_i_20_O_UNCONNECTED;
  wire [3:0]NLW_irq_o_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_irq_o_reg_i_17_O_UNCONNECTED;
  wire [3:0]NLW_irq_o_reg_i_26_O_UNCONNECTED;
  wire [3:0]NLW_irq_o_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_irq_o_reg_i_31_O_UNCONNECTED;
  wire [3:3]NLW_irq_o_reg_i_3__0_CO_UNCONNECTED;
  wire [3:0]NLW_irq_o_reg_i_3__0_O_UNCONNECTED;
  wire [3:0]NLW_irq_o_reg_i_4_O_UNCONNECTED;
  wire [3:3]\NLW_mtime_hi_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:2]\NLW_mtime_lo_ovfl_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mtime_lo_ovfl_reg[0]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][0]_i_1 
       (.I0(mtime_hi_reg[0]),
        .I1(mtime_lo[0]),
        .I2(\mtimecmp_hi_reg_n_0_[0] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][10]_i_1 
       (.I0(mtime_hi_reg[10]),
        .I1(mtime_lo[10]),
        .I2(\mtimecmp_hi_reg_n_0_[10] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][11]_i_1 
       (.I0(mtime_hi_reg[11]),
        .I1(mtime_lo[11]),
        .I2(\mtimecmp_hi_reg_n_0_[11] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][12]_i_1 
       (.I0(mtime_hi_reg[12]),
        .I1(mtime_lo[12]),
        .I2(\mtimecmp_hi_reg_n_0_[12] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][13]_i_1 
       (.I0(mtime_hi_reg[13]),
        .I1(mtime_lo[13]),
        .I2(\mtimecmp_hi_reg_n_0_[13] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][14]_i_1 
       (.I0(mtime_hi_reg[14]),
        .I1(mtime_lo[14]),
        .I2(\mtimecmp_hi_reg_n_0_[14] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][15]_i_1 
       (.I0(mtime_hi_reg[15]),
        .I1(mtime_lo[15]),
        .I2(\mtimecmp_hi_reg_n_0_[15] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[15] ),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][16]_i_1 
       (.I0(mtime_hi_reg[16]),
        .I1(mtime_lo[16]),
        .I2(\mtimecmp_hi_reg_n_0_[16] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[16] ),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][17]_i_1 
       (.I0(mtime_hi_reg[17]),
        .I1(mtime_lo[17]),
        .I2(\mtimecmp_hi_reg_n_0_[17] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[17] ),
        .O(p_1_in[17]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][18]_i_1 
       (.I0(mtime_hi_reg[18]),
        .I1(mtime_lo[18]),
        .I2(\mtimecmp_hi_reg_n_0_[18] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[18] ),
        .O(p_1_in[18]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][19]_i_1 
       (.I0(mtime_hi_reg[19]),
        .I1(mtime_lo[19]),
        .I2(\mtimecmp_hi_reg_n_0_[19] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[19] ),
        .O(p_1_in[19]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][1]_i_1 
       (.I0(mtime_hi_reg[1]),
        .I1(mtime_lo[1]),
        .I2(\mtimecmp_hi_reg_n_0_[1] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][20]_i_1 
       (.I0(mtime_hi_reg[20]),
        .I1(mtime_lo[20]),
        .I2(\mtimecmp_hi_reg_n_0_[20] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[20] ),
        .O(p_1_in[20]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][21]_i_1 
       (.I0(mtime_hi_reg[21]),
        .I1(mtime_lo[21]),
        .I2(\mtimecmp_hi_reg_n_0_[21] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[21] ),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][22]_i_1 
       (.I0(mtime_hi_reg[22]),
        .I1(mtime_lo[22]),
        .I2(\mtimecmp_hi_reg_n_0_[22] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[22] ),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][23]_i_1 
       (.I0(mtime_hi_reg[23]),
        .I1(mtime_lo[23]),
        .I2(\mtimecmp_hi_reg_n_0_[23] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[23] ),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][24]_i_1 
       (.I0(mtime_hi_reg[24]),
        .I1(mtime_lo[24]),
        .I2(\mtimecmp_hi_reg_n_0_[24] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[24] ),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][25]_i_1 
       (.I0(mtime_hi_reg[25]),
        .I1(mtime_lo[25]),
        .I2(\mtimecmp_hi_reg_n_0_[25] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[25] ),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][26]_i_1 
       (.I0(mtime_hi_reg[26]),
        .I1(mtime_lo[26]),
        .I2(\mtimecmp_hi_reg_n_0_[26] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[26] ),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][27]_i_1 
       (.I0(mtime_hi_reg[27]),
        .I1(mtime_lo[27]),
        .I2(\mtimecmp_hi_reg_n_0_[27] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[27] ),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][28]_i_1 
       (.I0(mtime_hi_reg[28]),
        .I1(mtime_lo[28]),
        .I2(\mtimecmp_hi_reg_n_0_[28] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[28] ),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][29]_i_1 
       (.I0(mtime_hi_reg[29]),
        .I1(mtime_lo[29]),
        .I2(\mtimecmp_hi_reg_n_0_[29] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[29] ),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][2]_i_1 
       (.I0(mtime_hi_reg[2]),
        .I1(mtime_lo[2]),
        .I2(\mtimecmp_hi_reg_n_0_[2] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][30]_i_1 
       (.I0(mtime_hi_reg[30]),
        .I1(mtime_lo[30]),
        .I2(\mtimecmp_hi_reg_n_0_[30] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[30] ),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][31]_i_2 
       (.I0(mtime_hi_reg[31]),
        .I1(mtime_lo[31]),
        .I2(\mtimecmp_hi_reg_n_0_[31] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[31] ),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][3]_i_1 
       (.I0(mtime_hi_reg[3]),
        .I1(mtime_lo[3]),
        .I2(\mtimecmp_hi_reg_n_0_[3] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][4]_i_1 
       (.I0(mtime_hi_reg[4]),
        .I1(mtime_lo[4]),
        .I2(\mtimecmp_hi_reg_n_0_[4] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][5]_i_1 
       (.I0(mtime_hi_reg[5]),
        .I1(mtime_lo[5]),
        .I2(\mtimecmp_hi_reg_n_0_[5] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][6]_i_1 
       (.I0(mtime_hi_reg[6]),
        .I1(mtime_lo[6]),
        .I2(\mtimecmp_hi_reg_n_0_[6] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][7]_i_1 
       (.I0(mtime_hi_reg[7]),
        .I1(mtime_lo[7]),
        .I2(\mtimecmp_hi_reg_n_0_[7] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][8]_i_1 
       (.I0(mtime_hi_reg[8]),
        .I1(mtime_lo[8]),
        .I2(\mtimecmp_hi_reg_n_0_[8] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \bus_rsp_o[data][9]_i_1 
       (.I0(mtime_hi_reg[9]),
        .I1(mtime_lo[9]),
        .I2(\mtimecmp_hi_reg_n_0_[9] ),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\mtimecmp_lo_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE \bus_rsp_o_reg[ack] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\iodev_req[11][stb] ),
        .Q(\iodev_rsp[11][ack] ),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \bus_rsp_o_reg[data][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[9]),
        .Q(Q[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_10
       (.I0(mtime_lo[24]),
        .I1(\mtimecmp_lo_reg_n_0_[24] ),
        .I2(mtime_lo[25]),
        .I3(\mtimecmp_lo_reg_n_0_[25] ),
        .O(cmp_lo_ge_ff_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_12
       (.I0(mtime_lo[22]),
        .I1(\mtimecmp_lo_reg_n_0_[22] ),
        .I2(\mtimecmp_lo_reg_n_0_[23] ),
        .I3(mtime_lo[23]),
        .O(cmp_lo_ge_ff_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_13
       (.I0(mtime_lo[20]),
        .I1(\mtimecmp_lo_reg_n_0_[20] ),
        .I2(\mtimecmp_lo_reg_n_0_[21] ),
        .I3(mtime_lo[21]),
        .O(cmp_lo_ge_ff_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_14
       (.I0(mtime_lo[18]),
        .I1(\mtimecmp_lo_reg_n_0_[18] ),
        .I2(\mtimecmp_lo_reg_n_0_[19] ),
        .I3(mtime_lo[19]),
        .O(cmp_lo_ge_ff_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_15
       (.I0(mtime_lo[16]),
        .I1(\mtimecmp_lo_reg_n_0_[16] ),
        .I2(\mtimecmp_lo_reg_n_0_[17] ),
        .I3(mtime_lo[17]),
        .O(cmp_lo_ge_ff_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_16
       (.I0(mtime_lo[22]),
        .I1(\mtimecmp_lo_reg_n_0_[22] ),
        .I2(mtime_lo[23]),
        .I3(\mtimecmp_lo_reg_n_0_[23] ),
        .O(cmp_lo_ge_ff_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_17
       (.I0(mtime_lo[20]),
        .I1(\mtimecmp_lo_reg_n_0_[20] ),
        .I2(mtime_lo[21]),
        .I3(\mtimecmp_lo_reg_n_0_[21] ),
        .O(cmp_lo_ge_ff_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_18
       (.I0(mtime_lo[18]),
        .I1(\mtimecmp_lo_reg_n_0_[18] ),
        .I2(mtime_lo[19]),
        .I3(\mtimecmp_lo_reg_n_0_[19] ),
        .O(cmp_lo_ge_ff_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_19
       (.I0(mtime_lo[16]),
        .I1(\mtimecmp_lo_reg_n_0_[16] ),
        .I2(mtime_lo[17]),
        .I3(\mtimecmp_lo_reg_n_0_[17] ),
        .O(cmp_lo_ge_ff_i_19_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_21
       (.I0(mtime_lo[14]),
        .I1(\mtimecmp_lo_reg_n_0_[14] ),
        .I2(\mtimecmp_lo_reg_n_0_[15] ),
        .I3(mtime_lo[15]),
        .O(cmp_lo_ge_ff_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_22
       (.I0(mtime_lo[12]),
        .I1(\mtimecmp_lo_reg_n_0_[12] ),
        .I2(\mtimecmp_lo_reg_n_0_[13] ),
        .I3(mtime_lo[13]),
        .O(cmp_lo_ge_ff_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_23
       (.I0(mtime_lo[10]),
        .I1(\mtimecmp_lo_reg_n_0_[10] ),
        .I2(\mtimecmp_lo_reg_n_0_[11] ),
        .I3(mtime_lo[11]),
        .O(cmp_lo_ge_ff_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_24
       (.I0(mtime_lo[8]),
        .I1(\mtimecmp_lo_reg_n_0_[8] ),
        .I2(\mtimecmp_lo_reg_n_0_[9] ),
        .I3(mtime_lo[9]),
        .O(cmp_lo_ge_ff_i_24_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_25
       (.I0(mtime_lo[14]),
        .I1(\mtimecmp_lo_reg_n_0_[14] ),
        .I2(mtime_lo[15]),
        .I3(\mtimecmp_lo_reg_n_0_[15] ),
        .O(cmp_lo_ge_ff_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_26
       (.I0(mtime_lo[12]),
        .I1(\mtimecmp_lo_reg_n_0_[12] ),
        .I2(mtime_lo[13]),
        .I3(\mtimecmp_lo_reg_n_0_[13] ),
        .O(cmp_lo_ge_ff_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_27
       (.I0(mtime_lo[10]),
        .I1(\mtimecmp_lo_reg_n_0_[10] ),
        .I2(mtime_lo[11]),
        .I3(\mtimecmp_lo_reg_n_0_[11] ),
        .O(cmp_lo_ge_ff_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_28
       (.I0(mtime_lo[8]),
        .I1(\mtimecmp_lo_reg_n_0_[8] ),
        .I2(mtime_lo[9]),
        .I3(\mtimecmp_lo_reg_n_0_[9] ),
        .O(cmp_lo_ge_ff_i_28_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_29
       (.I0(mtime_lo[6]),
        .I1(\mtimecmp_lo_reg_n_0_[6] ),
        .I2(\mtimecmp_lo_reg_n_0_[7] ),
        .I3(mtime_lo[7]),
        .O(cmp_lo_ge_ff_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_3
       (.I0(mtime_lo[30]),
        .I1(\mtimecmp_lo_reg_n_0_[30] ),
        .I2(\mtimecmp_lo_reg_n_0_[31] ),
        .I3(mtime_lo[31]),
        .O(cmp_lo_ge_ff_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_30
       (.I0(mtime_lo[4]),
        .I1(\mtimecmp_lo_reg_n_0_[4] ),
        .I2(\mtimecmp_lo_reg_n_0_[5] ),
        .I3(mtime_lo[5]),
        .O(cmp_lo_ge_ff_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_31
       (.I0(mtime_lo[2]),
        .I1(\mtimecmp_lo_reg_n_0_[2] ),
        .I2(\mtimecmp_lo_reg_n_0_[3] ),
        .I3(mtime_lo[3]),
        .O(cmp_lo_ge_ff_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_32
       (.I0(mtime_lo[0]),
        .I1(\mtimecmp_lo_reg_n_0_[0] ),
        .I2(\mtimecmp_lo_reg_n_0_[1] ),
        .I3(mtime_lo[1]),
        .O(cmp_lo_ge_ff_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_33
       (.I0(mtime_lo[6]),
        .I1(\mtimecmp_lo_reg_n_0_[6] ),
        .I2(mtime_lo[7]),
        .I3(\mtimecmp_lo_reg_n_0_[7] ),
        .O(cmp_lo_ge_ff_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_34
       (.I0(mtime_lo[4]),
        .I1(\mtimecmp_lo_reg_n_0_[4] ),
        .I2(mtime_lo[5]),
        .I3(\mtimecmp_lo_reg_n_0_[5] ),
        .O(cmp_lo_ge_ff_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_35
       (.I0(mtime_lo[2]),
        .I1(\mtimecmp_lo_reg_n_0_[2] ),
        .I2(mtime_lo[3]),
        .I3(\mtimecmp_lo_reg_n_0_[3] ),
        .O(cmp_lo_ge_ff_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_36
       (.I0(mtime_lo[0]),
        .I1(\mtimecmp_lo_reg_n_0_[0] ),
        .I2(mtime_lo[1]),
        .I3(\mtimecmp_lo_reg_n_0_[1] ),
        .O(cmp_lo_ge_ff_i_36_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_4
       (.I0(mtime_lo[28]),
        .I1(\mtimecmp_lo_reg_n_0_[28] ),
        .I2(\mtimecmp_lo_reg_n_0_[29] ),
        .I3(mtime_lo[29]),
        .O(cmp_lo_ge_ff_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_5
       (.I0(mtime_lo[26]),
        .I1(\mtimecmp_lo_reg_n_0_[26] ),
        .I2(\mtimecmp_lo_reg_n_0_[27] ),
        .I3(mtime_lo[27]),
        .O(cmp_lo_ge_ff_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff_i_6
       (.I0(mtime_lo[24]),
        .I1(\mtimecmp_lo_reg_n_0_[24] ),
        .I2(\mtimecmp_lo_reg_n_0_[25] ),
        .I3(mtime_lo[25]),
        .O(cmp_lo_ge_ff_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_7
       (.I0(mtime_lo[30]),
        .I1(\mtimecmp_lo_reg_n_0_[30] ),
        .I2(mtime_lo[31]),
        .I3(\mtimecmp_lo_reg_n_0_[31] ),
        .O(cmp_lo_ge_ff_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_8
       (.I0(mtime_lo[28]),
        .I1(\mtimecmp_lo_reg_n_0_[28] ),
        .I2(mtime_lo[29]),
        .I3(\mtimecmp_lo_reg_n_0_[29] ),
        .O(cmp_lo_ge_ff_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff_i_9
       (.I0(mtime_lo[26]),
        .I1(\mtimecmp_lo_reg_n_0_[26] ),
        .I2(mtime_lo[27]),
        .I3(\mtimecmp_lo_reg_n_0_[27] ),
        .O(cmp_lo_ge_ff_i_9_n_0));
  FDRE cmp_lo_ge_ff_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(cmp_lo_ge),
        .Q(cmp_lo_ge_ff),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff_reg_i_1
       (.CI(cmp_lo_ge_ff_reg_i_2_n_0),
        .CO({cmp_lo_ge,cmp_lo_ge_ff_reg_i_1_n_1,cmp_lo_ge_ff_reg_i_1_n_2,cmp_lo_ge_ff_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff_i_3_n_0,cmp_lo_ge_ff_i_4_n_0,cmp_lo_ge_ff_i_5_n_0,cmp_lo_ge_ff_i_6_n_0}),
        .O(NLW_cmp_lo_ge_ff_reg_i_1_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff_i_7_n_0,cmp_lo_ge_ff_i_8_n_0,cmp_lo_ge_ff_i_9_n_0,cmp_lo_ge_ff_i_10_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff_reg_i_11
       (.CI(cmp_lo_ge_ff_reg_i_20_n_0),
        .CO({cmp_lo_ge_ff_reg_i_11_n_0,cmp_lo_ge_ff_reg_i_11_n_1,cmp_lo_ge_ff_reg_i_11_n_2,cmp_lo_ge_ff_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff_i_21_n_0,cmp_lo_ge_ff_i_22_n_0,cmp_lo_ge_ff_i_23_n_0,cmp_lo_ge_ff_i_24_n_0}),
        .O(NLW_cmp_lo_ge_ff_reg_i_11_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff_i_25_n_0,cmp_lo_ge_ff_i_26_n_0,cmp_lo_ge_ff_i_27_n_0,cmp_lo_ge_ff_i_28_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff_reg_i_2
       (.CI(cmp_lo_ge_ff_reg_i_11_n_0),
        .CO({cmp_lo_ge_ff_reg_i_2_n_0,cmp_lo_ge_ff_reg_i_2_n_1,cmp_lo_ge_ff_reg_i_2_n_2,cmp_lo_ge_ff_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff_i_12_n_0,cmp_lo_ge_ff_i_13_n_0,cmp_lo_ge_ff_i_14_n_0,cmp_lo_ge_ff_i_15_n_0}),
        .O(NLW_cmp_lo_ge_ff_reg_i_2_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff_i_16_n_0,cmp_lo_ge_ff_i_17_n_0,cmp_lo_ge_ff_i_18_n_0,cmp_lo_ge_ff_i_19_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff_reg_i_20
       (.CI(1'b0),
        .CO({cmp_lo_ge_ff_reg_i_20_n_0,cmp_lo_ge_ff_reg_i_20_n_1,cmp_lo_ge_ff_reg_i_20_n_2,cmp_lo_ge_ff_reg_i_20_n_3}),
        .CYINIT(1'b1),
        .DI({cmp_lo_ge_ff_i_29_n_0,cmp_lo_ge_ff_i_30_n_0,cmp_lo_ge_ff_i_31_n_0,cmp_lo_ge_ff_i_32_n_0}),
        .O(NLW_cmp_lo_ge_ff_reg_i_20_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff_i_33_n_0,cmp_lo_ge_ff_i_34_n_0,cmp_lo_ge_ff_i_35_n_0,cmp_lo_ge_ff_i_36_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_10__0
       (.I0(mtime_hi_reg[28]),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(mtime_hi_reg[29]),
        .I3(\mtimecmp_hi_reg_n_0_[29] ),
        .O(irq_o_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_11__0
       (.I0(mtime_hi_reg[26]),
        .I1(\mtimecmp_hi_reg_n_0_[26] ),
        .I2(mtime_hi_reg[27]),
        .I3(\mtimecmp_hi_reg_n_0_[27] ),
        .O(irq_o_i_11__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_12
       (.I0(mtime_hi_reg[24]),
        .I1(\mtimecmp_hi_reg_n_0_[24] ),
        .I2(mtime_hi_reg[25]),
        .I3(\mtimecmp_hi_reg_n_0_[25] ),
        .O(irq_o_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_14
       (.I0(mtime_hi_reg[30]),
        .I1(\mtimecmp_hi_reg_n_0_[30] ),
        .I2(mtime_hi_reg[31]),
        .I3(\mtimecmp_hi_reg_n_0_[31] ),
        .O(irq_o_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_15
       (.I0(mtime_hi_reg[27]),
        .I1(\mtimecmp_hi_reg_n_0_[27] ),
        .I2(\mtimecmp_hi_reg_n_0_[29] ),
        .I3(mtime_hi_reg[29]),
        .I4(\mtimecmp_hi_reg_n_0_[28] ),
        .I5(mtime_hi_reg[28]),
        .O(irq_o_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_16
       (.I0(mtime_hi_reg[24]),
        .I1(\mtimecmp_hi_reg_n_0_[24] ),
        .I2(\mtimecmp_hi_reg_n_0_[26] ),
        .I3(mtime_hi_reg[26]),
        .I4(\mtimecmp_hi_reg_n_0_[25] ),
        .I5(mtime_hi_reg[25]),
        .O(irq_o_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_18
       (.I0(mtime_hi_reg[22]),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(\mtimecmp_hi_reg_n_0_[23] ),
        .I3(mtime_hi_reg[23]),
        .O(irq_o_i_18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_19
       (.I0(mtime_hi_reg[20]),
        .I1(\mtimecmp_hi_reg_n_0_[20] ),
        .I2(\mtimecmp_hi_reg_n_0_[21] ),
        .I3(mtime_hi_reg[21]),
        .O(irq_o_i_19_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    irq_o_i_1__0
       (.I0(cmp_hi_gt),
        .I1(cmp_lo_ge_ff),
        .I2(cmp_hi_eq),
        .O(irq_o_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_20
       (.I0(mtime_hi_reg[18]),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(\mtimecmp_hi_reg_n_0_[19] ),
        .I3(mtime_hi_reg[19]),
        .O(irq_o_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_21
       (.I0(mtime_hi_reg[16]),
        .I1(\mtimecmp_hi_reg_n_0_[16] ),
        .I2(\mtimecmp_hi_reg_n_0_[17] ),
        .I3(mtime_hi_reg[17]),
        .O(irq_o_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_22
       (.I0(mtime_hi_reg[22]),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(mtime_hi_reg[23]),
        .I3(\mtimecmp_hi_reg_n_0_[23] ),
        .O(irq_o_i_22_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_23
       (.I0(mtime_hi_reg[20]),
        .I1(\mtimecmp_hi_reg_n_0_[20] ),
        .I2(mtime_hi_reg[21]),
        .I3(\mtimecmp_hi_reg_n_0_[21] ),
        .O(irq_o_i_23_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_24
       (.I0(mtime_hi_reg[18]),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(mtime_hi_reg[19]),
        .I3(\mtimecmp_hi_reg_n_0_[19] ),
        .O(irq_o_i_24_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_25
       (.I0(mtime_hi_reg[16]),
        .I1(\mtimecmp_hi_reg_n_0_[16] ),
        .I2(mtime_hi_reg[17]),
        .I3(\mtimecmp_hi_reg_n_0_[17] ),
        .O(irq_o_i_25_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_27
       (.I0(mtime_hi_reg[21]),
        .I1(\mtimecmp_hi_reg_n_0_[21] ),
        .I2(\mtimecmp_hi_reg_n_0_[23] ),
        .I3(mtime_hi_reg[23]),
        .I4(\mtimecmp_hi_reg_n_0_[22] ),
        .I5(mtime_hi_reg[22]),
        .O(irq_o_i_27_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_28
       (.I0(mtime_hi_reg[18]),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(\mtimecmp_hi_reg_n_0_[20] ),
        .I3(mtime_hi_reg[20]),
        .I4(\mtimecmp_hi_reg_n_0_[19] ),
        .I5(mtime_hi_reg[19]),
        .O(irq_o_i_28_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_29
       (.I0(mtime_hi_reg[15]),
        .I1(\mtimecmp_hi_reg_n_0_[15] ),
        .I2(\mtimecmp_hi_reg_n_0_[17] ),
        .I3(mtime_hi_reg[17]),
        .I4(\mtimecmp_hi_reg_n_0_[16] ),
        .I5(mtime_hi_reg[16]),
        .O(irq_o_i_29_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_30
       (.I0(mtime_hi_reg[12]),
        .I1(\mtimecmp_hi_reg_n_0_[12] ),
        .I2(\mtimecmp_hi_reg_n_0_[14] ),
        .I3(mtime_hi_reg[14]),
        .I4(\mtimecmp_hi_reg_n_0_[13] ),
        .I5(mtime_hi_reg[13]),
        .O(irq_o_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_32
       (.I0(mtime_hi_reg[14]),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(\mtimecmp_hi_reg_n_0_[15] ),
        .I3(mtime_hi_reg[15]),
        .O(irq_o_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_33
       (.I0(mtime_hi_reg[12]),
        .I1(\mtimecmp_hi_reg_n_0_[12] ),
        .I2(\mtimecmp_hi_reg_n_0_[13] ),
        .I3(mtime_hi_reg[13]),
        .O(irq_o_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_34
       (.I0(mtime_hi_reg[10]),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(\mtimecmp_hi_reg_n_0_[11] ),
        .I3(mtime_hi_reg[11]),
        .O(irq_o_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_35
       (.I0(mtime_hi_reg[8]),
        .I1(\mtimecmp_hi_reg_n_0_[8] ),
        .I2(\mtimecmp_hi_reg_n_0_[9] ),
        .I3(mtime_hi_reg[9]),
        .O(irq_o_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_36
       (.I0(mtime_hi_reg[14]),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(mtime_hi_reg[15]),
        .I3(\mtimecmp_hi_reg_n_0_[15] ),
        .O(irq_o_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_37
       (.I0(mtime_hi_reg[12]),
        .I1(\mtimecmp_hi_reg_n_0_[12] ),
        .I2(mtime_hi_reg[13]),
        .I3(\mtimecmp_hi_reg_n_0_[13] ),
        .O(irq_o_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_38
       (.I0(mtime_hi_reg[10]),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(mtime_hi_reg[11]),
        .I3(\mtimecmp_hi_reg_n_0_[11] ),
        .O(irq_o_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_39
       (.I0(mtime_hi_reg[8]),
        .I1(\mtimecmp_hi_reg_n_0_[8] ),
        .I2(mtime_hi_reg[9]),
        .I3(\mtimecmp_hi_reg_n_0_[9] ),
        .O(irq_o_i_39_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_40
       (.I0(mtime_hi_reg[9]),
        .I1(\mtimecmp_hi_reg_n_0_[9] ),
        .I2(\mtimecmp_hi_reg_n_0_[11] ),
        .I3(mtime_hi_reg[11]),
        .I4(\mtimecmp_hi_reg_n_0_[10] ),
        .I5(mtime_hi_reg[10]),
        .O(irq_o_i_40_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_41
       (.I0(mtime_hi_reg[6]),
        .I1(\mtimecmp_hi_reg_n_0_[6] ),
        .I2(\mtimecmp_hi_reg_n_0_[8] ),
        .I3(mtime_hi_reg[8]),
        .I4(\mtimecmp_hi_reg_n_0_[7] ),
        .I5(mtime_hi_reg[7]),
        .O(irq_o_i_41_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_42
       (.I0(mtime_hi_reg[3]),
        .I1(\mtimecmp_hi_reg_n_0_[3] ),
        .I2(\mtimecmp_hi_reg_n_0_[5] ),
        .I3(mtime_hi_reg[5]),
        .I4(\mtimecmp_hi_reg_n_0_[4] ),
        .I5(mtime_hi_reg[4]),
        .O(irq_o_i_42_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_43
       (.I0(mtime_hi_reg[0]),
        .I1(\mtimecmp_hi_reg_n_0_[0] ),
        .I2(\mtimecmp_hi_reg_n_0_[2] ),
        .I3(mtime_hi_reg[2]),
        .I4(\mtimecmp_hi_reg_n_0_[1] ),
        .I5(mtime_hi_reg[1]),
        .O(irq_o_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_44
       (.I0(mtime_hi_reg[6]),
        .I1(\mtimecmp_hi_reg_n_0_[6] ),
        .I2(\mtimecmp_hi_reg_n_0_[7] ),
        .I3(mtime_hi_reg[7]),
        .O(irq_o_i_44_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_45
       (.I0(mtime_hi_reg[4]),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(\mtimecmp_hi_reg_n_0_[5] ),
        .I3(mtime_hi_reg[5]),
        .O(irq_o_i_45_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_46
       (.I0(mtime_hi_reg[2]),
        .I1(\mtimecmp_hi_reg_n_0_[2] ),
        .I2(\mtimecmp_hi_reg_n_0_[3] ),
        .I3(mtime_hi_reg[3]),
        .O(irq_o_i_46_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_47
       (.I0(mtime_hi_reg[0]),
        .I1(\mtimecmp_hi_reg_n_0_[0] ),
        .I2(\mtimecmp_hi_reg_n_0_[1] ),
        .I3(mtime_hi_reg[1]),
        .O(irq_o_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_48
       (.I0(mtime_hi_reg[6]),
        .I1(\mtimecmp_hi_reg_n_0_[6] ),
        .I2(mtime_hi_reg[7]),
        .I3(\mtimecmp_hi_reg_n_0_[7] ),
        .O(irq_o_i_48_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_49
       (.I0(mtime_hi_reg[4]),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(mtime_hi_reg[5]),
        .I3(\mtimecmp_hi_reg_n_0_[5] ),
        .O(irq_o_i_49_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_50
       (.I0(mtime_hi_reg[2]),
        .I1(\mtimecmp_hi_reg_n_0_[2] ),
        .I2(mtime_hi_reg[3]),
        .I3(\mtimecmp_hi_reg_n_0_[3] ),
        .O(irq_o_i_50_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_51
       (.I0(mtime_hi_reg[0]),
        .I1(\mtimecmp_hi_reg_n_0_[0] ),
        .I2(mtime_hi_reg[1]),
        .I3(\mtimecmp_hi_reg_n_0_[1] ),
        .O(irq_o_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_5__0
       (.I0(mtime_hi_reg[30]),
        .I1(\mtimecmp_hi_reg_n_0_[30] ),
        .I2(\mtimecmp_hi_reg_n_0_[31] ),
        .I3(mtime_hi_reg[31]),
        .O(irq_o_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_6__0
       (.I0(mtime_hi_reg[28]),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(\mtimecmp_hi_reg_n_0_[29] ),
        .I3(mtime_hi_reg[29]),
        .O(irq_o_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_7__0
       (.I0(mtime_hi_reg[26]),
        .I1(\mtimecmp_hi_reg_n_0_[26] ),
        .I2(\mtimecmp_hi_reg_n_0_[27] ),
        .I3(mtime_hi_reg[27]),
        .O(irq_o_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o_i_8__0
       (.I0(mtime_hi_reg[24]),
        .I1(\mtimecmp_hi_reg_n_0_[24] ),
        .I2(\mtimecmp_hi_reg_n_0_[25] ),
        .I3(mtime_hi_reg[25]),
        .O(irq_o_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o_i_9__0
       (.I0(mtime_hi_reg[30]),
        .I1(\mtimecmp_hi_reg_n_0_[30] ),
        .I2(mtime_hi_reg[31]),
        .I3(\mtimecmp_hi_reg_n_0_[31] ),
        .O(irq_o_i_9__0_n_0));
  FDRE irq_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irq_o_i_1__0_n_0),
        .Q(irq_o_reg_0),
        .R(1'b0));
  CARRY4 irq_o_reg_i_13
       (.CI(irq_o_reg_i_26_n_0),
        .CO({irq_o_reg_i_13_n_0,irq_o_reg_i_13_n_1,irq_o_reg_i_13_n_2,irq_o_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o_reg_i_13_O_UNCONNECTED[3:0]),
        .S({irq_o_i_27_n_0,irq_o_i_28_n_0,irq_o_i_29_n_0,irq_o_i_30_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o_reg_i_17
       (.CI(irq_o_reg_i_31_n_0),
        .CO({irq_o_reg_i_17_n_0,irq_o_reg_i_17_n_1,irq_o_reg_i_17_n_2,irq_o_reg_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o_i_32_n_0,irq_o_i_33_n_0,irq_o_i_34_n_0,irq_o_i_35_n_0}),
        .O(NLW_irq_o_reg_i_17_O_UNCONNECTED[3:0]),
        .S({irq_o_i_36_n_0,irq_o_i_37_n_0,irq_o_i_38_n_0,irq_o_i_39_n_0}));
  CARRY4 irq_o_reg_i_26
       (.CI(1'b0),
        .CO({irq_o_reg_i_26_n_0,irq_o_reg_i_26_n_1,irq_o_reg_i_26_n_2,irq_o_reg_i_26_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o_reg_i_26_O_UNCONNECTED[3:0]),
        .S({irq_o_i_40_n_0,irq_o_i_41_n_0,irq_o_i_42_n_0,irq_o_i_43_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o_reg_i_2__0
       (.CI(irq_o_reg_i_4_n_0),
        .CO({cmp_hi_gt,irq_o_reg_i_2__0_n_1,irq_o_reg_i_2__0_n_2,irq_o_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o_i_5__0_n_0,irq_o_i_6__0_n_0,irq_o_i_7__0_n_0,irq_o_i_8__0_n_0}),
        .O(NLW_irq_o_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({irq_o_i_9__0_n_0,irq_o_i_10__0_n_0,irq_o_i_11__0_n_0,irq_o_i_12_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o_reg_i_31
       (.CI(1'b0),
        .CO({irq_o_reg_i_31_n_0,irq_o_reg_i_31_n_1,irq_o_reg_i_31_n_2,irq_o_reg_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o_i_44_n_0,irq_o_i_45_n_0,irq_o_i_46_n_0,irq_o_i_47_n_0}),
        .O(NLW_irq_o_reg_i_31_O_UNCONNECTED[3:0]),
        .S({irq_o_i_48_n_0,irq_o_i_49_n_0,irq_o_i_50_n_0,irq_o_i_51_n_0}));
  CARRY4 irq_o_reg_i_3__0
       (.CI(irq_o_reg_i_13_n_0),
        .CO({NLW_irq_o_reg_i_3__0_CO_UNCONNECTED[3],cmp_hi_eq,irq_o_reg_i_3__0_n_2,irq_o_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({1'b0,irq_o_i_14_n_0,irq_o_i_15_n_0,irq_o_i_16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o_reg_i_4
       (.CI(irq_o_reg_i_17_n_0),
        .CO({irq_o_reg_i_4_n_0,irq_o_reg_i_4_n_1,irq_o_reg_i_4_n_2,irq_o_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o_i_18_n_0,irq_o_i_19_n_0,irq_o_i_20_n_0,irq_o_i_21_n_0}),
        .O(NLW_irq_o_reg_i_4_O_UNCONNECTED[3:0]),
        .S({irq_o_i_22_n_0,irq_o_i_23_n_0,irq_o_i_24_n_0,irq_o_i_25_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    \mtime_hi[0]_i_2 
       (.I0(mtime_lo_ovfl),
        .I1(mtime_hi_we),
        .O(\mtime_hi[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[0]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [3]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[3]),
        .O(\mtime_hi[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[0]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [2]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[2]),
        .O(\mtime_hi[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[0]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [1]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[1]),
        .O(\mtime_hi[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \mtime_hi[0]_i_6 
       (.I0(mtime_lo_ovfl),
        .I1(mtime_hi_reg[0]),
        .I2(mtime_hi_we),
        .I3(\mtimecmp_hi_reg[31]_0 [0]),
        .O(\mtime_hi[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[12]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [15]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[15]),
        .O(\mtime_hi[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[12]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [14]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[14]),
        .O(\mtime_hi[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[12]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [13]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[13]),
        .O(\mtime_hi[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[12]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [12]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[12]),
        .O(\mtime_hi[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[16]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [19]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[19]),
        .O(\mtime_hi[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[16]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [18]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[18]),
        .O(\mtime_hi[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[16]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [17]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[17]),
        .O(\mtime_hi[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[16]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [16]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[16]),
        .O(\mtime_hi[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[20]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [23]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[23]),
        .O(\mtime_hi[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[20]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [22]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[22]),
        .O(\mtime_hi[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[20]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [21]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[21]),
        .O(\mtime_hi[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[20]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [20]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[20]),
        .O(\mtime_hi[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[24]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [27]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[27]),
        .O(\mtime_hi[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[24]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [26]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[26]),
        .O(\mtime_hi[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[24]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [25]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[25]),
        .O(\mtime_hi[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[24]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [24]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[24]),
        .O(\mtime_hi[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[28]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [31]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[31]),
        .O(\mtime_hi[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[28]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [30]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[30]),
        .O(\mtime_hi[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[28]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [29]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[29]),
        .O(\mtime_hi[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[28]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [28]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[28]),
        .O(\mtime_hi[28]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[4]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [7]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[7]),
        .O(\mtime_hi[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[4]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [6]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[6]),
        .O(\mtime_hi[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[4]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [5]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[5]),
        .O(\mtime_hi[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[4]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [4]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[4]),
        .O(\mtime_hi[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[8]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [11]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[11]),
        .O(\mtime_hi[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[8]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [10]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[10]),
        .O(\mtime_hi[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[8]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [9]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[9]),
        .O(\mtime_hi[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[8]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [8]),
        .I1(mtime_hi_we),
        .I2(mtime_hi_reg[8]),
        .O(\mtime_hi[8]_i_5_n_0 ));
  FDCE \mtime_hi_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[0]_i_1_n_7 ),
        .Q(mtime_hi_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\mtime_hi_reg[0]_i_1_n_0 ,\mtime_hi_reg[0]_i_1_n_1 ,\mtime_hi_reg[0]_i_1_n_2 ,\mtime_hi_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mtime_hi[0]_i_2_n_0 }),
        .O({\mtime_hi_reg[0]_i_1_n_4 ,\mtime_hi_reg[0]_i_1_n_5 ,\mtime_hi_reg[0]_i_1_n_6 ,\mtime_hi_reg[0]_i_1_n_7 }),
        .S({\mtime_hi[0]_i_3_n_0 ,\mtime_hi[0]_i_4_n_0 ,\mtime_hi[0]_i_5_n_0 ,\mtime_hi[0]_i_6_n_0 }));
  FDCE \mtime_hi_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[8]_i_1_n_5 ),
        .Q(mtime_hi_reg[10]));
  FDCE \mtime_hi_reg[11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[8]_i_1_n_4 ),
        .Q(mtime_hi_reg[11]));
  FDCE \mtime_hi_reg[12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[12]_i_1_n_7 ),
        .Q(mtime_hi_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[12]_i_1 
       (.CI(\mtime_hi_reg[8]_i_1_n_0 ),
        .CO({\mtime_hi_reg[12]_i_1_n_0 ,\mtime_hi_reg[12]_i_1_n_1 ,\mtime_hi_reg[12]_i_1_n_2 ,\mtime_hi_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[12]_i_1_n_4 ,\mtime_hi_reg[12]_i_1_n_5 ,\mtime_hi_reg[12]_i_1_n_6 ,\mtime_hi_reg[12]_i_1_n_7 }),
        .S({\mtime_hi[12]_i_2_n_0 ,\mtime_hi[12]_i_3_n_0 ,\mtime_hi[12]_i_4_n_0 ,\mtime_hi[12]_i_5_n_0 }));
  FDCE \mtime_hi_reg[13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[12]_i_1_n_6 ),
        .Q(mtime_hi_reg[13]));
  FDCE \mtime_hi_reg[14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[12]_i_1_n_5 ),
        .Q(mtime_hi_reg[14]));
  FDCE \mtime_hi_reg[15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[12]_i_1_n_4 ),
        .Q(mtime_hi_reg[15]));
  FDCE \mtime_hi_reg[16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[16]_i_1_n_7 ),
        .Q(mtime_hi_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[16]_i_1 
       (.CI(\mtime_hi_reg[12]_i_1_n_0 ),
        .CO({\mtime_hi_reg[16]_i_1_n_0 ,\mtime_hi_reg[16]_i_1_n_1 ,\mtime_hi_reg[16]_i_1_n_2 ,\mtime_hi_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[16]_i_1_n_4 ,\mtime_hi_reg[16]_i_1_n_5 ,\mtime_hi_reg[16]_i_1_n_6 ,\mtime_hi_reg[16]_i_1_n_7 }),
        .S({\mtime_hi[16]_i_2_n_0 ,\mtime_hi[16]_i_3_n_0 ,\mtime_hi[16]_i_4_n_0 ,\mtime_hi[16]_i_5_n_0 }));
  FDCE \mtime_hi_reg[17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[16]_i_1_n_6 ),
        .Q(mtime_hi_reg[17]));
  FDCE \mtime_hi_reg[18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[16]_i_1_n_5 ),
        .Q(mtime_hi_reg[18]));
  FDCE \mtime_hi_reg[19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[16]_i_1_n_4 ),
        .Q(mtime_hi_reg[19]));
  FDCE \mtime_hi_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[0]_i_1_n_6 ),
        .Q(mtime_hi_reg[1]));
  FDCE \mtime_hi_reg[20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[20]_i_1_n_7 ),
        .Q(mtime_hi_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[20]_i_1 
       (.CI(\mtime_hi_reg[16]_i_1_n_0 ),
        .CO({\mtime_hi_reg[20]_i_1_n_0 ,\mtime_hi_reg[20]_i_1_n_1 ,\mtime_hi_reg[20]_i_1_n_2 ,\mtime_hi_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[20]_i_1_n_4 ,\mtime_hi_reg[20]_i_1_n_5 ,\mtime_hi_reg[20]_i_1_n_6 ,\mtime_hi_reg[20]_i_1_n_7 }),
        .S({\mtime_hi[20]_i_2_n_0 ,\mtime_hi[20]_i_3_n_0 ,\mtime_hi[20]_i_4_n_0 ,\mtime_hi[20]_i_5_n_0 }));
  FDCE \mtime_hi_reg[21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[20]_i_1_n_6 ),
        .Q(mtime_hi_reg[21]));
  FDCE \mtime_hi_reg[22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[20]_i_1_n_5 ),
        .Q(mtime_hi_reg[22]));
  FDCE \mtime_hi_reg[23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[20]_i_1_n_4 ),
        .Q(mtime_hi_reg[23]));
  FDCE \mtime_hi_reg[24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[24]_i_1_n_7 ),
        .Q(mtime_hi_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[24]_i_1 
       (.CI(\mtime_hi_reg[20]_i_1_n_0 ),
        .CO({\mtime_hi_reg[24]_i_1_n_0 ,\mtime_hi_reg[24]_i_1_n_1 ,\mtime_hi_reg[24]_i_1_n_2 ,\mtime_hi_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[24]_i_1_n_4 ,\mtime_hi_reg[24]_i_1_n_5 ,\mtime_hi_reg[24]_i_1_n_6 ,\mtime_hi_reg[24]_i_1_n_7 }),
        .S({\mtime_hi[24]_i_2_n_0 ,\mtime_hi[24]_i_3_n_0 ,\mtime_hi[24]_i_4_n_0 ,\mtime_hi[24]_i_5_n_0 }));
  FDCE \mtime_hi_reg[25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[24]_i_1_n_6 ),
        .Q(mtime_hi_reg[25]));
  FDCE \mtime_hi_reg[26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[24]_i_1_n_5 ),
        .Q(mtime_hi_reg[26]));
  FDCE \mtime_hi_reg[27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[24]_i_1_n_4 ),
        .Q(mtime_hi_reg[27]));
  FDCE \mtime_hi_reg[28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[28]_i_1_n_7 ),
        .Q(mtime_hi_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[28]_i_1 
       (.CI(\mtime_hi_reg[24]_i_1_n_0 ),
        .CO({\NLW_mtime_hi_reg[28]_i_1_CO_UNCONNECTED [3],\mtime_hi_reg[28]_i_1_n_1 ,\mtime_hi_reg[28]_i_1_n_2 ,\mtime_hi_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[28]_i_1_n_4 ,\mtime_hi_reg[28]_i_1_n_5 ,\mtime_hi_reg[28]_i_1_n_6 ,\mtime_hi_reg[28]_i_1_n_7 }),
        .S({\mtime_hi[28]_i_2_n_0 ,\mtime_hi[28]_i_3_n_0 ,\mtime_hi[28]_i_4_n_0 ,\mtime_hi[28]_i_5_n_0 }));
  FDCE \mtime_hi_reg[29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[28]_i_1_n_6 ),
        .Q(mtime_hi_reg[29]));
  FDCE \mtime_hi_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[0]_i_1_n_5 ),
        .Q(mtime_hi_reg[2]));
  FDCE \mtime_hi_reg[30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[28]_i_1_n_5 ),
        .Q(mtime_hi_reg[30]));
  FDCE \mtime_hi_reg[31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[28]_i_1_n_4 ),
        .Q(mtime_hi_reg[31]));
  FDCE \mtime_hi_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[0]_i_1_n_4 ),
        .Q(mtime_hi_reg[3]));
  FDCE \mtime_hi_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[4]_i_1_n_7 ),
        .Q(mtime_hi_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[4]_i_1 
       (.CI(\mtime_hi_reg[0]_i_1_n_0 ),
        .CO({\mtime_hi_reg[4]_i_1_n_0 ,\mtime_hi_reg[4]_i_1_n_1 ,\mtime_hi_reg[4]_i_1_n_2 ,\mtime_hi_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[4]_i_1_n_4 ,\mtime_hi_reg[4]_i_1_n_5 ,\mtime_hi_reg[4]_i_1_n_6 ,\mtime_hi_reg[4]_i_1_n_7 }),
        .S({\mtime_hi[4]_i_2_n_0 ,\mtime_hi[4]_i_3_n_0 ,\mtime_hi[4]_i_4_n_0 ,\mtime_hi[4]_i_5_n_0 }));
  FDCE \mtime_hi_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[4]_i_1_n_6 ),
        .Q(mtime_hi_reg[5]));
  FDCE \mtime_hi_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[4]_i_1_n_5 ),
        .Q(mtime_hi_reg[6]));
  FDCE \mtime_hi_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[4]_i_1_n_4 ),
        .Q(mtime_hi_reg[7]));
  FDCE \mtime_hi_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[8]_i_1_n_7 ),
        .Q(mtime_hi_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[8]_i_1 
       (.CI(\mtime_hi_reg[4]_i_1_n_0 ),
        .CO({\mtime_hi_reg[8]_i_1_n_0 ,\mtime_hi_reg[8]_i_1_n_1 ,\mtime_hi_reg[8]_i_1_n_2 ,\mtime_hi_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[8]_i_1_n_4 ,\mtime_hi_reg[8]_i_1_n_5 ,\mtime_hi_reg[8]_i_1_n_6 ,\mtime_hi_reg[8]_i_1_n_7 }),
        .S({\mtime_hi[8]_i_2_n_0 ,\mtime_hi[8]_i_3_n_0 ,\mtime_hi[8]_i_4_n_0 ,\mtime_hi[8]_i_5_n_0 }));
  FDCE \mtime_hi_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[8]_i_1_n_6 ),
        .Q(mtime_hi_reg[9]));
  FDCE mtime_hi_we_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_hi_we0),
        .Q(mtime_hi_we));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \mtime_lo[0]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [0]),
        .I1(mtime_lo[0]),
        .I2(mtime_lo_we),
        .O(\mtime_lo[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[10]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [10]),
        .I1(\mtime_lo_reg[12]_i_2_n_6 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[11]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [11]),
        .I1(\mtime_lo_reg[12]_i_2_n_5 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[12]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [12]),
        .I1(\mtime_lo_reg[12]_i_2_n_4 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[13]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [13]),
        .I1(\mtime_lo_reg[16]_i_2_n_7 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[14]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [14]),
        .I1(\mtime_lo_reg[16]_i_2_n_6 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[15]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [15]),
        .I1(\mtime_lo_reg[16]_i_2_n_5 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[16]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [16]),
        .I1(\mtime_lo_reg[16]_i_2_n_4 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[17]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [17]),
        .I1(\mtime_lo_reg[20]_i_2_n_7 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[18]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [18]),
        .I1(\mtime_lo_reg[20]_i_2_n_6 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[19]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [19]),
        .I1(\mtime_lo_reg[20]_i_2_n_5 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[1]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [1]),
        .I1(\mtime_lo_reg[4]_i_2_n_7 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[20]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [20]),
        .I1(\mtime_lo_reg[20]_i_2_n_4 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[21]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [21]),
        .I1(\mtime_lo_reg[24]_i_2_n_7 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[22]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [22]),
        .I1(\mtime_lo_reg[24]_i_2_n_6 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[23]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [23]),
        .I1(\mtime_lo_reg[24]_i_2_n_5 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[24]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [24]),
        .I1(\mtime_lo_reg[24]_i_2_n_4 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[25]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [25]),
        .I1(\mtime_lo_reg[28]_i_2_n_7 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[26]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [26]),
        .I1(\mtime_lo_reg[28]_i_2_n_6 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[27]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [27]),
        .I1(\mtime_lo_reg[28]_i_2_n_5 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[28]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [28]),
        .I1(\mtime_lo_reg[28]_i_2_n_4 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[29]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [29]),
        .I1(\mtime_lo_ovfl_reg[0]_i_1_n_7 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[2]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [2]),
        .I1(\mtime_lo_reg[4]_i_2_n_6 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[30]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [30]),
        .I1(\mtime_lo_ovfl_reg[0]_i_1_n_6 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[31]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [31]),
        .I1(\mtime_lo_ovfl_reg[0]_i_1_n_5 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[3]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [3]),
        .I1(\mtime_lo_reg[4]_i_2_n_5 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[4]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [4]),
        .I1(\mtime_lo_reg[4]_i_2_n_4 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[5]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [5]),
        .I1(\mtime_lo_reg[8]_i_2_n_7 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[6]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [6]),
        .I1(\mtime_lo_reg[8]_i_2_n_6 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[7]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [7]),
        .I1(\mtime_lo_reg[8]_i_2_n_5 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[8]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [8]),
        .I1(\mtime_lo_reg[8]_i_2_n_4 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mtime_lo[9]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [9]),
        .I1(\mtime_lo_reg[12]_i_2_n_7 ),
        .I2(mtime_lo_we),
        .O(\mtime_lo[9]_i_1_n_0 ));
  FDCE \mtime_lo_ovfl_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(mtime_lo_ovfl));
  CARRY4 \mtime_lo_ovfl_reg[0]_i_1 
       (.CI(\mtime_lo_reg[28]_i_2_n_0 ),
        .CO({p_0_in,\NLW_mtime_lo_ovfl_reg[0]_i_1_CO_UNCONNECTED [2],\mtime_lo_ovfl_reg[0]_i_1_n_2 ,\mtime_lo_ovfl_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mtime_lo_ovfl_reg[0]_i_1_O_UNCONNECTED [3],\mtime_lo_ovfl_reg[0]_i_1_n_5 ,\mtime_lo_ovfl_reg[0]_i_1_n_6 ,\mtime_lo_ovfl_reg[0]_i_1_n_7 }),
        .S({1'b1,mtime_lo[31:29]}));
  FDCE \mtime_lo_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[0]_i_1_n_0 ),
        .Q(mtime_lo[0]));
  FDCE \mtime_lo_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[10]_i_1_n_0 ),
        .Q(mtime_lo[10]));
  FDCE \mtime_lo_reg[11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[11]_i_1_n_0 ),
        .Q(mtime_lo[11]));
  FDCE \mtime_lo_reg[12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[12]_i_1_n_0 ),
        .Q(mtime_lo[12]));
  CARRY4 \mtime_lo_reg[12]_i_2 
       (.CI(\mtime_lo_reg[8]_i_2_n_0 ),
        .CO({\mtime_lo_reg[12]_i_2_n_0 ,\mtime_lo_reg[12]_i_2_n_1 ,\mtime_lo_reg[12]_i_2_n_2 ,\mtime_lo_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_lo_reg[12]_i_2_n_4 ,\mtime_lo_reg[12]_i_2_n_5 ,\mtime_lo_reg[12]_i_2_n_6 ,\mtime_lo_reg[12]_i_2_n_7 }),
        .S(mtime_lo[12:9]));
  FDCE \mtime_lo_reg[13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[13]_i_1_n_0 ),
        .Q(mtime_lo[13]));
  FDCE \mtime_lo_reg[14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[14]_i_1_n_0 ),
        .Q(mtime_lo[14]));
  FDCE \mtime_lo_reg[15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[15]_i_1_n_0 ),
        .Q(mtime_lo[15]));
  FDCE \mtime_lo_reg[16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[16]_i_1_n_0 ),
        .Q(mtime_lo[16]));
  CARRY4 \mtime_lo_reg[16]_i_2 
       (.CI(\mtime_lo_reg[12]_i_2_n_0 ),
        .CO({\mtime_lo_reg[16]_i_2_n_0 ,\mtime_lo_reg[16]_i_2_n_1 ,\mtime_lo_reg[16]_i_2_n_2 ,\mtime_lo_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_lo_reg[16]_i_2_n_4 ,\mtime_lo_reg[16]_i_2_n_5 ,\mtime_lo_reg[16]_i_2_n_6 ,\mtime_lo_reg[16]_i_2_n_7 }),
        .S(mtime_lo[16:13]));
  FDCE \mtime_lo_reg[17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[17]_i_1_n_0 ),
        .Q(mtime_lo[17]));
  FDCE \mtime_lo_reg[18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[18]_i_1_n_0 ),
        .Q(mtime_lo[18]));
  FDCE \mtime_lo_reg[19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[19]_i_1_n_0 ),
        .Q(mtime_lo[19]));
  FDCE \mtime_lo_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[1]_i_1_n_0 ),
        .Q(mtime_lo[1]));
  FDCE \mtime_lo_reg[20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[20]_i_1_n_0 ),
        .Q(mtime_lo[20]));
  CARRY4 \mtime_lo_reg[20]_i_2 
       (.CI(\mtime_lo_reg[16]_i_2_n_0 ),
        .CO({\mtime_lo_reg[20]_i_2_n_0 ,\mtime_lo_reg[20]_i_2_n_1 ,\mtime_lo_reg[20]_i_2_n_2 ,\mtime_lo_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_lo_reg[20]_i_2_n_4 ,\mtime_lo_reg[20]_i_2_n_5 ,\mtime_lo_reg[20]_i_2_n_6 ,\mtime_lo_reg[20]_i_2_n_7 }),
        .S(mtime_lo[20:17]));
  FDCE \mtime_lo_reg[21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[21]_i_1_n_0 ),
        .Q(mtime_lo[21]));
  FDCE \mtime_lo_reg[22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[22]_i_1_n_0 ),
        .Q(mtime_lo[22]));
  FDCE \mtime_lo_reg[23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[23]_i_1_n_0 ),
        .Q(mtime_lo[23]));
  FDCE \mtime_lo_reg[24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[24]_i_1_n_0 ),
        .Q(mtime_lo[24]));
  CARRY4 \mtime_lo_reg[24]_i_2 
       (.CI(\mtime_lo_reg[20]_i_2_n_0 ),
        .CO({\mtime_lo_reg[24]_i_2_n_0 ,\mtime_lo_reg[24]_i_2_n_1 ,\mtime_lo_reg[24]_i_2_n_2 ,\mtime_lo_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_lo_reg[24]_i_2_n_4 ,\mtime_lo_reg[24]_i_2_n_5 ,\mtime_lo_reg[24]_i_2_n_6 ,\mtime_lo_reg[24]_i_2_n_7 }),
        .S(mtime_lo[24:21]));
  FDCE \mtime_lo_reg[25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[25]_i_1_n_0 ),
        .Q(mtime_lo[25]));
  FDCE \mtime_lo_reg[26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[26]_i_1_n_0 ),
        .Q(mtime_lo[26]));
  FDCE \mtime_lo_reg[27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[27]_i_1_n_0 ),
        .Q(mtime_lo[27]));
  FDCE \mtime_lo_reg[28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[28]_i_1_n_0 ),
        .Q(mtime_lo[28]));
  CARRY4 \mtime_lo_reg[28]_i_2 
       (.CI(\mtime_lo_reg[24]_i_2_n_0 ),
        .CO({\mtime_lo_reg[28]_i_2_n_0 ,\mtime_lo_reg[28]_i_2_n_1 ,\mtime_lo_reg[28]_i_2_n_2 ,\mtime_lo_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_lo_reg[28]_i_2_n_4 ,\mtime_lo_reg[28]_i_2_n_5 ,\mtime_lo_reg[28]_i_2_n_6 ,\mtime_lo_reg[28]_i_2_n_7 }),
        .S(mtime_lo[28:25]));
  FDCE \mtime_lo_reg[29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[29]_i_1_n_0 ),
        .Q(mtime_lo[29]));
  FDCE \mtime_lo_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[2]_i_1_n_0 ),
        .Q(mtime_lo[2]));
  FDCE \mtime_lo_reg[30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[30]_i_1_n_0 ),
        .Q(mtime_lo[30]));
  FDCE \mtime_lo_reg[31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[31]_i_1_n_0 ),
        .Q(mtime_lo[31]));
  FDCE \mtime_lo_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[3]_i_1_n_0 ),
        .Q(mtime_lo[3]));
  FDCE \mtime_lo_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[4]_i_1_n_0 ),
        .Q(mtime_lo[4]));
  CARRY4 \mtime_lo_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\mtime_lo_reg[4]_i_2_n_0 ,\mtime_lo_reg[4]_i_2_n_1 ,\mtime_lo_reg[4]_i_2_n_2 ,\mtime_lo_reg[4]_i_2_n_3 }),
        .CYINIT(mtime_lo[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_lo_reg[4]_i_2_n_4 ,\mtime_lo_reg[4]_i_2_n_5 ,\mtime_lo_reg[4]_i_2_n_6 ,\mtime_lo_reg[4]_i_2_n_7 }),
        .S(mtime_lo[4:1]));
  FDCE \mtime_lo_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[5]_i_1_n_0 ),
        .Q(mtime_lo[5]));
  FDCE \mtime_lo_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[6]_i_1_n_0 ),
        .Q(mtime_lo[6]));
  FDCE \mtime_lo_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[7]_i_1_n_0 ),
        .Q(mtime_lo[7]));
  FDCE \mtime_lo_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[8]_i_1_n_0 ),
        .Q(mtime_lo[8]));
  CARRY4 \mtime_lo_reg[8]_i_2 
       (.CI(\mtime_lo_reg[4]_i_2_n_0 ),
        .CO({\mtime_lo_reg[8]_i_2_n_0 ,\mtime_lo_reg[8]_i_2_n_1 ,\mtime_lo_reg[8]_i_2_n_2 ,\mtime_lo_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_lo_reg[8]_i_2_n_4 ,\mtime_lo_reg[8]_i_2_n_5 ,\mtime_lo_reg[8]_i_2_n_6 ,\mtime_lo_reg[8]_i_2_n_7 }),
        .S(mtime_lo[8:5]));
  FDCE \mtime_lo_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[9]_i_1_n_0 ),
        .Q(mtime_lo[9]));
  FDCE mtime_lo_we_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_lo_we0),
        .Q(mtime_lo_we));
  FDCE \mtimecmp_hi_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [0]),
        .Q(\mtimecmp_hi_reg_n_0_[0] ));
  FDCE \mtimecmp_hi_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [10]),
        .Q(\mtimecmp_hi_reg_n_0_[10] ));
  FDCE \mtimecmp_hi_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [11]),
        .Q(\mtimecmp_hi_reg_n_0_[11] ));
  FDCE \mtimecmp_hi_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [12]),
        .Q(\mtimecmp_hi_reg_n_0_[12] ));
  FDCE \mtimecmp_hi_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [13]),
        .Q(\mtimecmp_hi_reg_n_0_[13] ));
  FDCE \mtimecmp_hi_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [14]),
        .Q(\mtimecmp_hi_reg_n_0_[14] ));
  FDCE \mtimecmp_hi_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [15]),
        .Q(\mtimecmp_hi_reg_n_0_[15] ));
  FDCE \mtimecmp_hi_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [16]),
        .Q(\mtimecmp_hi_reg_n_0_[16] ));
  FDCE \mtimecmp_hi_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [17]),
        .Q(\mtimecmp_hi_reg_n_0_[17] ));
  FDCE \mtimecmp_hi_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [18]),
        .Q(\mtimecmp_hi_reg_n_0_[18] ));
  FDCE \mtimecmp_hi_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [19]),
        .Q(\mtimecmp_hi_reg_n_0_[19] ));
  FDCE \mtimecmp_hi_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [1]),
        .Q(\mtimecmp_hi_reg_n_0_[1] ));
  FDCE \mtimecmp_hi_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [20]),
        .Q(\mtimecmp_hi_reg_n_0_[20] ));
  FDCE \mtimecmp_hi_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [21]),
        .Q(\mtimecmp_hi_reg_n_0_[21] ));
  FDCE \mtimecmp_hi_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [22]),
        .Q(\mtimecmp_hi_reg_n_0_[22] ));
  FDCE \mtimecmp_hi_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [23]),
        .Q(\mtimecmp_hi_reg_n_0_[23] ));
  FDCE \mtimecmp_hi_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [24]),
        .Q(\mtimecmp_hi_reg_n_0_[24] ));
  FDCE \mtimecmp_hi_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [25]),
        .Q(\mtimecmp_hi_reg_n_0_[25] ));
  FDCE \mtimecmp_hi_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [26]),
        .Q(\mtimecmp_hi_reg_n_0_[26] ));
  FDCE \mtimecmp_hi_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [27]),
        .Q(\mtimecmp_hi_reg_n_0_[27] ));
  FDCE \mtimecmp_hi_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [28]),
        .Q(\mtimecmp_hi_reg_n_0_[28] ));
  FDCE \mtimecmp_hi_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [29]),
        .Q(\mtimecmp_hi_reg_n_0_[29] ));
  FDCE \mtimecmp_hi_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [2]),
        .Q(\mtimecmp_hi_reg_n_0_[2] ));
  FDCE \mtimecmp_hi_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [30]),
        .Q(\mtimecmp_hi_reg_n_0_[30] ));
  FDCE \mtimecmp_hi_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [31]),
        .Q(\mtimecmp_hi_reg_n_0_[31] ));
  FDCE \mtimecmp_hi_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [3]),
        .Q(\mtimecmp_hi_reg_n_0_[3] ));
  FDCE \mtimecmp_hi_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [4]),
        .Q(\mtimecmp_hi_reg_n_0_[4] ));
  FDCE \mtimecmp_hi_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [5]),
        .Q(\mtimecmp_hi_reg_n_0_[5] ));
  FDCE \mtimecmp_hi_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [6]),
        .Q(\mtimecmp_hi_reg_n_0_[6] ));
  FDCE \mtimecmp_hi_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [7]),
        .Q(\mtimecmp_hi_reg_n_0_[7] ));
  FDCE \mtimecmp_hi_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [8]),
        .Q(\mtimecmp_hi_reg_n_0_[8] ));
  FDCE \mtimecmp_hi_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [9]),
        .Q(\mtimecmp_hi_reg_n_0_[9] ));
  FDCE \mtimecmp_lo_reg[0] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [0]),
        .Q(\mtimecmp_lo_reg_n_0_[0] ));
  FDCE \mtimecmp_lo_reg[10] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [10]),
        .Q(\mtimecmp_lo_reg_n_0_[10] ));
  FDCE \mtimecmp_lo_reg[11] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [11]),
        .Q(\mtimecmp_lo_reg_n_0_[11] ));
  FDCE \mtimecmp_lo_reg[12] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [12]),
        .Q(\mtimecmp_lo_reg_n_0_[12] ));
  FDCE \mtimecmp_lo_reg[13] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [13]),
        .Q(\mtimecmp_lo_reg_n_0_[13] ));
  FDCE \mtimecmp_lo_reg[14] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [14]),
        .Q(\mtimecmp_lo_reg_n_0_[14] ));
  FDCE \mtimecmp_lo_reg[15] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [15]),
        .Q(\mtimecmp_lo_reg_n_0_[15] ));
  FDCE \mtimecmp_lo_reg[16] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [16]),
        .Q(\mtimecmp_lo_reg_n_0_[16] ));
  FDCE \mtimecmp_lo_reg[17] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [17]),
        .Q(\mtimecmp_lo_reg_n_0_[17] ));
  FDCE \mtimecmp_lo_reg[18] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [18]),
        .Q(\mtimecmp_lo_reg_n_0_[18] ));
  FDCE \mtimecmp_lo_reg[19] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [19]),
        .Q(\mtimecmp_lo_reg_n_0_[19] ));
  FDCE \mtimecmp_lo_reg[1] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [1]),
        .Q(\mtimecmp_lo_reg_n_0_[1] ));
  FDCE \mtimecmp_lo_reg[20] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [20]),
        .Q(\mtimecmp_lo_reg_n_0_[20] ));
  FDCE \mtimecmp_lo_reg[21] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [21]),
        .Q(\mtimecmp_lo_reg_n_0_[21] ));
  FDCE \mtimecmp_lo_reg[22] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [22]),
        .Q(\mtimecmp_lo_reg_n_0_[22] ));
  FDCE \mtimecmp_lo_reg[23] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [23]),
        .Q(\mtimecmp_lo_reg_n_0_[23] ));
  FDCE \mtimecmp_lo_reg[24] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [24]),
        .Q(\mtimecmp_lo_reg_n_0_[24] ));
  FDCE \mtimecmp_lo_reg[25] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [25]),
        .Q(\mtimecmp_lo_reg_n_0_[25] ));
  FDCE \mtimecmp_lo_reg[26] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [26]),
        .Q(\mtimecmp_lo_reg_n_0_[26] ));
  FDCE \mtimecmp_lo_reg[27] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [27]),
        .Q(\mtimecmp_lo_reg_n_0_[27] ));
  FDCE \mtimecmp_lo_reg[28] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [28]),
        .Q(\mtimecmp_lo_reg_n_0_[28] ));
  FDCE \mtimecmp_lo_reg[29] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [29]),
        .Q(\mtimecmp_lo_reg_n_0_[29] ));
  FDCE \mtimecmp_lo_reg[2] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [2]),
        .Q(\mtimecmp_lo_reg_n_0_[2] ));
  FDCE \mtimecmp_lo_reg[30] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [30]),
        .Q(\mtimecmp_lo_reg_n_0_[30] ));
  FDCE \mtimecmp_lo_reg[31] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [31]),
        .Q(\mtimecmp_lo_reg_n_0_[31] ));
  FDCE \mtimecmp_lo_reg[3] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [3]),
        .Q(\mtimecmp_lo_reg_n_0_[3] ));
  FDCE \mtimecmp_lo_reg[4] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [4]),
        .Q(\mtimecmp_lo_reg_n_0_[4] ));
  FDCE \mtimecmp_lo_reg[5] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [5]),
        .Q(\mtimecmp_lo_reg_n_0_[5] ));
  FDCE \mtimecmp_lo_reg[6] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [6]),
        .Q(\mtimecmp_lo_reg_n_0_[6] ));
  FDCE \mtimecmp_lo_reg[7] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [7]),
        .Q(\mtimecmp_lo_reg_n_0_[7] ));
  FDCE \mtimecmp_lo_reg[8] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [8]),
        .Q(\mtimecmp_lo_reg_n_0_[8] ));
  FDCE \mtimecmp_lo_reg[9] 
       (.C(m_axi_aclk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [9]),
        .Q(\mtimecmp_lo_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "neorv32_neoled" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_neoled
   (\fifo[empty] ,
    \cg_en[neoled] ,
    \iodev_rsp[2][data] ,
    \iodev_rsp[2][ack] ,
    cpu_firq,
    neoled_o,
    \serial_reg[state][1]_0 ,
    clk_gen,
    \serial_reg[state][0]_0 ,
    m_axi_aclk,
    rstn_sys,
    E,
    \fifo_buffer.fifo_reg[buf][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o[data]1 ,
    \bus_rsp_o_reg[data][30]_0 ,
    \iodev_req[2][stb] ,
    D,
    Q,
    \fifo_reg[w_pnt][0] ,
    \fifo_reg[w_pnt][0]_0 ,
    \fifo_buffer.fifo_reg[buf][0] );
  output \fifo[empty] ;
  output \cg_en[neoled] ;
  output [25:0]\iodev_rsp[2][data] ;
  output \iodev_rsp[2][ack] ;
  output [0:0]cpu_firq;
  output neoled_o;
  output \serial_reg[state][1]_0 ;
  output [7:0]clk_gen;
  output \serial_reg[state][0]_0 ;
  input m_axi_aclk;
  input rstn_sys;
  input [0:0]E;
  input [31:0]\fifo_buffer.fifo_reg[buf][31] ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \bus_rsp_o[data]1 ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input \iodev_req[2][stb] ;
  input [7:0]D;
  input [7:0]Q;
  input \fifo_reg[w_pnt][0] ;
  input [0:0]\fifo_reg[w_pnt][0]_0 ;
  input [0:0]\fifo_buffer.fifo_reg[buf][0] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \bus_rsp_o[data]1 ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \cg_en[neoled] ;
  wire [7:0]clk_gen;
  wire [0:0]cpu_firq;
  wire \ctrl_reg[clk_prsc_n_0_][0] ;
  wire \ctrl_reg[clk_prsc_n_0_][1] ;
  wire \ctrl_reg[clk_prsc_n_0_][2] ;
  wire \ctrl_reg[t0_high_n_0_][0] ;
  wire \ctrl_reg[t0_high_n_0_][1] ;
  wire \ctrl_reg[t0_high_n_0_][2] ;
  wire \ctrl_reg[t0_high_n_0_][3] ;
  wire \ctrl_reg[t0_high_n_0_][4] ;
  wire \ctrl_reg[t1_high_n_0_][0] ;
  wire \ctrl_reg[t1_high_n_0_][1] ;
  wire \ctrl_reg[t1_high_n_0_][2] ;
  wire \ctrl_reg[t1_high_n_0_][3] ;
  wire \ctrl_reg[t1_high_n_0_][4] ;
  wire [4:0]\ctrl_reg[t_total] ;
  wire data_buffer_n_10;
  wire data_buffer_n_11;
  wire data_buffer_n_12;
  wire data_buffer_n_13;
  wire data_buffer_n_14;
  wire data_buffer_n_15;
  wire data_buffer_n_16;
  wire data_buffer_n_17;
  wire data_buffer_n_18;
  wire data_buffer_n_19;
  wire data_buffer_n_20;
  wire data_buffer_n_21;
  wire data_buffer_n_22;
  wire data_buffer_n_23;
  wire data_buffer_n_24;
  wire data_buffer_n_25;
  wire data_buffer_n_26;
  wire data_buffer_n_27;
  wire data_buffer_n_28;
  wire data_buffer_n_29;
  wire data_buffer_n_30;
  wire data_buffer_n_31;
  wire data_buffer_n_32;
  wire data_buffer_n_33;
  wire data_buffer_n_34;
  wire data_buffer_n_35;
  wire data_buffer_n_36;
  wire data_buffer_n_37;
  wire data_buffer_n_38;
  wire data_buffer_n_39;
  wire data_buffer_n_40;
  wire data_buffer_n_41;
  wire data_buffer_n_42;
  wire data_buffer_n_6;
  wire data_buffer_n_7;
  wire data_buffer_n_8;
  wire data_buffer_n_9;
  wire \fifo[empty] ;
  wire [0:0]\fifo_buffer.fifo_reg[buf][0] ;
  wire [31:0]\fifo_buffer.fifo_reg[buf][31] ;
  wire \fifo_reg[w_pnt][0] ;
  wire [0:0]\fifo_reg[w_pnt][0]_0 ;
  wire \iodev_req[2][stb] ;
  wire \iodev_rsp[2][ack] ;
  wire [25:0]\iodev_rsp[2][data] ;
  wire irq_o0;
  wire m_axi_aclk;
  wire neoled_o;
  wire neoled_o_i_1_n_0;
  wire neoled_o_i_2_n_0;
  wire neoled_o_i_3_n_0;
  wire neoled_o_i_4_n_0;
  wire neoled_o_i_5_n_0;
  wire [4:1]plusOp;
  wire [6:0]plusOp__0;
  wire rstn_sys;
  wire [5:0]sel0;
  wire [5:0]\serial[bit_cnt] ;
  wire \serial[bit_cnt][4]_i_2_n_0 ;
  wire \serial[bit_cnt][5]_i_1_n_0 ;
  wire \serial[bit_cnt][5]_i_3_n_0 ;
  wire \serial[pulse_clk]_i_2_n_0 ;
  wire \serial[pulse_clk]_i_3_n_0 ;
  wire \serial[pulse_cnt][0]_i_1_n_0 ;
  wire \serial[pulse_cnt][4]_i_1_n_0 ;
  wire \serial[pulse_cnt][4]_i_2_n_0 ;
  wire \serial[pulse_cnt][4]_i_4_n_0 ;
  wire \serial[pulse_cnt][4]_i_5_n_0 ;
  wire \serial[state][1]_i_2_n_0 ;
  wire \serial[state][1]_i_4_n_0 ;
  wire \serial[state][1]_i_5_n_0 ;
  wire \serial[state][1]_i_7_n_0 ;
  wire \serial[strobe_cnt][6]_i_1_n_0 ;
  wire \serial[strobe_cnt][6]_i_2_n_0 ;
  wire \serial[strobe_cnt][6]_i_4_n_0 ;
  wire \serial[t_high][0]_i_1_n_0 ;
  wire \serial[t_high][1]_i_1_n_0 ;
  wire \serial[t_high][2]_i_1_n_0 ;
  wire \serial[t_high][3]_i_1_n_0 ;
  wire \serial[t_high][4]_i_1_n_0 ;
  wire \serial[t_high][4]_i_2_n_0 ;
  wire \serial_reg[mode_n_0_] ;
  wire \serial_reg[pulse_clk]__0 ;
  wire \serial_reg[pulse_clk]_i_1_n_0 ;
  wire [4:0]\serial_reg[pulse_cnt] ;
  wire \serial_reg[sreg_n_0_][0] ;
  wire \serial_reg[sreg_n_0_][10] ;
  wire \serial_reg[sreg_n_0_][11] ;
  wire \serial_reg[sreg_n_0_][12] ;
  wire \serial_reg[sreg_n_0_][13] ;
  wire \serial_reg[sreg_n_0_][14] ;
  wire \serial_reg[sreg_n_0_][15] ;
  wire \serial_reg[sreg_n_0_][16] ;
  wire \serial_reg[sreg_n_0_][17] ;
  wire \serial_reg[sreg_n_0_][18] ;
  wire \serial_reg[sreg_n_0_][19] ;
  wire \serial_reg[sreg_n_0_][1] ;
  wire \serial_reg[sreg_n_0_][20] ;
  wire \serial_reg[sreg_n_0_][21] ;
  wire \serial_reg[sreg_n_0_][22] ;
  wire \serial_reg[sreg_n_0_][23] ;
  wire \serial_reg[sreg_n_0_][24] ;
  wire \serial_reg[sreg_n_0_][25] ;
  wire \serial_reg[sreg_n_0_][26] ;
  wire \serial_reg[sreg_n_0_][27] ;
  wire \serial_reg[sreg_n_0_][28] ;
  wire \serial_reg[sreg_n_0_][29] ;
  wire \serial_reg[sreg_n_0_][2] ;
  wire \serial_reg[sreg_n_0_][30] ;
  wire \serial_reg[sreg_n_0_][31] ;
  wire \serial_reg[sreg_n_0_][3] ;
  wire \serial_reg[sreg_n_0_][4] ;
  wire \serial_reg[sreg_n_0_][5] ;
  wire \serial_reg[sreg_n_0_][6] ;
  wire \serial_reg[sreg_n_0_][7] ;
  wire \serial_reg[sreg_n_0_][8] ;
  wire \serial_reg[sreg_n_0_][9] ;
  wire \serial_reg[state][0]_0 ;
  wire \serial_reg[state][1]_0 ;
  wire \serial_reg[state_n_0_][2] ;
  wire [6:0]\serial_reg[strobe_cnt] ;
  wire [4:0]\serial_reg[t_high] ;
  wire \tx_fifo[avail] ;
  wire [33:32]\tx_fifo[wdata] ;

  FDRE \bus_rsp_o_reg[ack] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\iodev_req[2][stb] ),
        .Q(\iodev_rsp[2][ack] ),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\cg_en[neoled] ),
        .Q(\iodev_rsp[2][data] [0]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t_total] [0]),
        .Q(\iodev_rsp[2][data] [6]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t_total] [1]),
        .Q(\iodev_rsp[2][data] [7]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t_total] [2]),
        .Q(\iodev_rsp[2][data] [8]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t_total] [3]),
        .Q(\iodev_rsp[2][data] [9]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t_total] [4]),
        .Q(\iodev_rsp[2][data] [10]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t0_high_n_0_][0] ),
        .Q(\iodev_rsp[2][data] [11]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t0_high_n_0_][1] ),
        .Q(\iodev_rsp[2][data] [12]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t0_high_n_0_][2] ),
        .Q(\iodev_rsp[2][data] [13]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t0_high_n_0_][3] ),
        .Q(\iodev_rsp[2][data] [14]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t0_high_n_0_][4] ),
        .Q(\iodev_rsp[2][data] [15]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\tx_fifo[wdata] [32]),
        .Q(\iodev_rsp[2][data] [1]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t1_high_n_0_][0] ),
        .Q(\iodev_rsp[2][data] [16]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t1_high_n_0_][1] ),
        .Q(\iodev_rsp[2][data] [17]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t1_high_n_0_][2] ),
        .Q(\iodev_rsp[2][data] [18]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t1_high_n_0_][3] ),
        .Q(\iodev_rsp[2][data] [19]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[t1_high_n_0_][4] ),
        .Q(\iodev_rsp[2][data] [20]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o[data]1 ),
        .Q(\iodev_rsp[2][data] [21]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(data_buffer_n_39),
        .Q(\iodev_rsp[2][data] [22]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\tx_fifo[avail] ),
        .Q(\iodev_rsp[2][data] [23]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\tx_fifo[wdata] [33]),
        .Q(\iodev_rsp[2][data] [2]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(data_buffer_n_38),
        .Q(\iodev_rsp[2][data] [24]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][31]_0 ),
        .Q(\iodev_rsp[2][data] [25]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[clk_prsc_n_0_][0] ),
        .Q(\iodev_rsp[2][data] [3]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[clk_prsc_n_0_][1] ),
        .Q(\iodev_rsp[2][data] [4]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  FDRE \bus_rsp_o_reg[data][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[clk_prsc_n_0_][2] ),
        .Q(\iodev_rsp[2][data] [5]),
        .R(\bus_rsp_o_reg[data][30]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cdiv_cnt[3]_i_10 
       (.I0(D[0]),
        .I1(Q[0]),
        .O(clk_gen[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \cdiv_cnt[3]_i_11 
       (.I0(D[6]),
        .I1(Q[6]),
        .O(clk_gen[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \cdiv_cnt[3]_i_12 
       (.I0(D[5]),
        .I1(Q[5]),
        .O(clk_gen[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \cdiv_cnt[3]_i_13 
       (.I0(D[4]),
        .I1(Q[4]),
        .O(clk_gen[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \cdiv_cnt[3]_i_7 
       (.I0(D[3]),
        .I1(Q[3]),
        .O(clk_gen[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \cdiv_cnt[3]_i_8 
       (.I0(D[2]),
        .I1(Q[2]),
        .O(clk_gen[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \cdiv_cnt[3]_i_9 
       (.I0(D[1]),
        .I1(Q[1]),
        .O(clk_gen[1]));
  FDCE \ctrl_reg[clk_prsc][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [3]),
        .Q(\ctrl_reg[clk_prsc_n_0_][0] ));
  FDCE \ctrl_reg[clk_prsc][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [4]),
        .Q(\ctrl_reg[clk_prsc_n_0_][1] ));
  FDCE \ctrl_reg[clk_prsc][2] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [5]),
        .Q(\ctrl_reg[clk_prsc_n_0_][2] ));
  FDCE \ctrl_reg[enable] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [0]),
        .Q(\cg_en[neoled] ));
  FDCE \ctrl_reg[mode] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [1]),
        .Q(\tx_fifo[wdata] [32]));
  FDCE \ctrl_reg[strobe] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [2]),
        .Q(\tx_fifo[wdata] [33]));
  FDCE \ctrl_reg[t0_high][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [15]),
        .Q(\ctrl_reg[t0_high_n_0_][0] ));
  FDCE \ctrl_reg[t0_high][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [16]),
        .Q(\ctrl_reg[t0_high_n_0_][1] ));
  FDCE \ctrl_reg[t0_high][2] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [17]),
        .Q(\ctrl_reg[t0_high_n_0_][2] ));
  FDCE \ctrl_reg[t0_high][3] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [18]),
        .Q(\ctrl_reg[t0_high_n_0_][3] ));
  FDCE \ctrl_reg[t0_high][4] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [19]),
        .Q(\ctrl_reg[t0_high_n_0_][4] ));
  FDCE \ctrl_reg[t1_high][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [20]),
        .Q(\ctrl_reg[t1_high_n_0_][0] ));
  FDCE \ctrl_reg[t1_high][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [21]),
        .Q(\ctrl_reg[t1_high_n_0_][1] ));
  FDCE \ctrl_reg[t1_high][2] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [22]),
        .Q(\ctrl_reg[t1_high_n_0_][2] ));
  FDCE \ctrl_reg[t1_high][3] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [23]),
        .Q(\ctrl_reg[t1_high_n_0_][3] ));
  FDCE \ctrl_reg[t1_high][4] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [24]),
        .Q(\ctrl_reg[t1_high_n_0_][4] ));
  FDCE \ctrl_reg[t_total][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [10]),
        .Q(\ctrl_reg[t_total] [0]));
  FDCE \ctrl_reg[t_total][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [11]),
        .Q(\ctrl_reg[t_total] [1]));
  FDCE \ctrl_reg[t_total][2] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [12]),
        .Q(\ctrl_reg[t_total] [2]));
  FDCE \ctrl_reg[t_total][3] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [13]),
        .Q(\ctrl_reg[t_total] [3]));
  FDCE \ctrl_reg[t_total][4] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\fifo_buffer.fifo_reg[buf][31] [14]),
        .Q(\ctrl_reg[t_total] [4]));
  RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized1 data_buffer
       (.D(\serial[bit_cnt] [5:3]),
        .Q(sel0),
        .\fifo[empty] (\fifo[empty] ),
        .\fifo_buffer.fifo_reg[buf][0]_0 (\fifo_buffer.fifo_reg[buf][0] ),
        .\fifo_buffer.fifo_reg[buf][33]_0 ({\tx_fifo[wdata] ,\fifo_buffer.fifo_reg[buf][31] }),
        .\fifo_read_sync.rdata_o_reg[32]_0 (data_buffer_n_40),
        .\fifo_reg[r_pnt][0]_0 (\serial_reg[state_n_0_][2] ),
        .\fifo_reg[w_pnt][0]_0 (\fifo_reg[w_pnt][0] ),
        .\fifo_reg[w_pnt][0]_1 (\fifo_reg[w_pnt][0]_0 ),
        .\iodev_req[2][stb] (\iodev_req[2][stb] ),
        .irq_o0(irq_o0),
        .irq_o_reg(\cg_en[neoled] ),
        .m_axi_aclk(m_axi_aclk),
        .rstn_sys(rstn_sys),
        .\serial_reg[bit_cnt][4] (\serial[bit_cnt][4]_i_2_n_0 ),
        .\serial_reg[bit_cnt][5] (\serial[bit_cnt][5]_i_3_n_0 ),
        .\serial_reg[mode] (\serial_reg[state][1]_0 ),
        .\serial_reg[mode]_0 (\serial_reg[mode_n_0_] ),
        .\serial_reg[pulse_clk]__0 (\serial_reg[pulse_clk]__0 ),
        .\serial_reg[sreg][0] (\serial_reg[state][0]_0 ),
        .\serial_reg[sreg][30] ({data_buffer_n_6,data_buffer_n_7,data_buffer_n_8,data_buffer_n_9,data_buffer_n_10,data_buffer_n_11,data_buffer_n_12,data_buffer_n_13,data_buffer_n_14,data_buffer_n_15,data_buffer_n_16,data_buffer_n_17,data_buffer_n_18,data_buffer_n_19,data_buffer_n_20,data_buffer_n_21,data_buffer_n_22,data_buffer_n_23,data_buffer_n_24,data_buffer_n_25,data_buffer_n_26,data_buffer_n_27,data_buffer_n_28,data_buffer_n_29,data_buffer_n_30,data_buffer_n_31,data_buffer_n_32,data_buffer_n_33,data_buffer_n_34,data_buffer_n_35,data_buffer_n_36,data_buffer_n_37}),
        .\serial_reg[sreg][31] ({\serial_reg[sreg_n_0_][30] ,\serial_reg[sreg_n_0_][29] ,\serial_reg[sreg_n_0_][28] ,\serial_reg[sreg_n_0_][27] ,\serial_reg[sreg_n_0_][26] ,\serial_reg[sreg_n_0_][25] ,\serial_reg[sreg_n_0_][24] ,\serial_reg[sreg_n_0_][23] ,\serial_reg[sreg_n_0_][22] ,\serial_reg[sreg_n_0_][21] ,\serial_reg[sreg_n_0_][20] ,\serial_reg[sreg_n_0_][19] ,\serial_reg[sreg_n_0_][18] ,\serial_reg[sreg_n_0_][17] ,\serial_reg[sreg_n_0_][16] ,\serial_reg[sreg_n_0_][15] ,\serial_reg[sreg_n_0_][14] ,\serial_reg[sreg_n_0_][13] ,\serial_reg[sreg_n_0_][12] ,\serial_reg[sreg_n_0_][11] ,\serial_reg[sreg_n_0_][10] ,\serial_reg[sreg_n_0_][9] ,\serial_reg[sreg_n_0_][8] ,\serial_reg[sreg_n_0_][7] ,\serial_reg[sreg_n_0_][6] ,\serial_reg[sreg_n_0_][5] ,\serial_reg[sreg_n_0_][4] ,\serial_reg[sreg_n_0_][3] ,\serial_reg[sreg_n_0_][2] ,\serial_reg[sreg_n_0_][1] ,\serial_reg[sreg_n_0_][0] }),
        .\serial_reg[state][0] (\serial[state][1]_i_4_n_0 ),
        .\serial_reg[state][0]_0 (\serial[state][1]_i_5_n_0 ),
        .\serial_reg[state][1] (\serial[state][1]_i_2_n_0 ),
        .\serial_reg[state][2] (data_buffer_n_41),
        .\serial_reg[state][2]_0 (data_buffer_n_42),
        .\status_sync.free_o_reg_0 (data_buffer_n_38),
        .\status_sync.half_o_reg_0 (data_buffer_n_39),
        .\tx_fifo[avail] (\tx_fifo[avail] ));
  LUT2 #(
    .INIT(4'h2)) 
    hw_rst_i_2
       (.I0(D[7]),
        .I1(Q[7]),
        .O(clk_gen[7]));
  FDRE irq_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irq_o0),
        .Q(cpu_firq),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE222AAAAF000AAAA)) 
    neoled_o_i_1
       (.I0(neoled_o),
        .I1(neoled_o_i_2_n_0),
        .I2(neoled_o_i_3_n_0),
        .I3(\serial_reg[state][0]_0 ),
        .I4(\serial_reg[state_n_0_][2] ),
        .I5(\serial_reg[state][1]_0 ),
        .O(neoled_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    neoled_o_i_2
       (.I0(\serial_reg[pulse_cnt] [0]),
        .I1(\serial_reg[t_high] [0]),
        .I2(\serial_reg[pulse_cnt] [1]),
        .I3(\serial_reg[t_high] [1]),
        .I4(neoled_o_i_4_n_0),
        .I5(neoled_o_i_5_n_0),
        .O(neoled_o_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    neoled_o_i_3
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[5]),
        .O(neoled_o_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h08)) 
    neoled_o_i_4
       (.I0(\serial_reg[pulse_clk]__0 ),
        .I1(\serial_reg[state][1]_0 ),
        .I2(\serial_reg[state][0]_0 ),
        .O(neoled_o_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    neoled_o_i_5
       (.I0(\serial_reg[t_high] [4]),
        .I1(\serial_reg[pulse_cnt] [4]),
        .I2(\serial_reg[t_high] [3]),
        .I3(\serial_reg[pulse_cnt] [3]),
        .I4(\serial_reg[pulse_cnt] [2]),
        .I5(\serial_reg[t_high] [2]),
        .O(neoled_o_i_5_n_0));
  FDRE neoled_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(neoled_o_i_1_n_0),
        .Q(neoled_o),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \serial[bit_cnt][0]_i_1 
       (.I0(\serial_reg[state][0]_0 ),
        .I1(sel0[0]),
        .O(\serial[bit_cnt] [0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \serial[bit_cnt][1]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(\serial_reg[state][0]_0 ),
        .O(\serial[bit_cnt] [1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \serial[bit_cnt][2]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(\serial_reg[state][0]_0 ),
        .O(\serial[bit_cnt] [2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \serial[bit_cnt][4]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .O(\serial[bit_cnt][4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \serial[bit_cnt][5]_i_1 
       (.I0(\serial_reg[state_n_0_][2] ),
        .I1(\serial_reg[state][1]_0 ),
        .O(\serial[bit_cnt][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \serial[bit_cnt][5]_i_3 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .O(\serial[bit_cnt][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    \serial[pulse_clk]_i_2 
       (.I0(clk_gen[1]),
        .I1(clk_gen[3]),
        .I2(\ctrl_reg[clk_prsc_n_0_][1] ),
        .I3(clk_gen[0]),
        .I4(\ctrl_reg[clk_prsc_n_0_][0] ),
        .I5(clk_gen[2]),
        .O(\serial[pulse_clk]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    \serial[pulse_clk]_i_3 
       (.I0(clk_gen[5]),
        .I1(clk_gen[7]),
        .I2(\ctrl_reg[clk_prsc_n_0_][1] ),
        .I3(clk_gen[4]),
        .I4(\ctrl_reg[clk_prsc_n_0_][0] ),
        .I5(clk_gen[6]),
        .O(\serial[pulse_clk]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \serial[pulse_cnt][0]_i_1 
       (.I0(\serial_reg[pulse_cnt] [0]),
        .O(\serial[pulse_cnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \serial[pulse_cnt][1]_i_1 
       (.I0(\serial_reg[pulse_cnt] [0]),
        .I1(\serial_reg[pulse_cnt] [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \serial[pulse_cnt][2]_i_1 
       (.I0(\serial_reg[pulse_cnt] [0]),
        .I1(\serial_reg[pulse_cnt] [1]),
        .I2(\serial_reg[pulse_cnt] [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \serial[pulse_cnt][3]_i_1 
       (.I0(\serial_reg[pulse_cnt] [1]),
        .I1(\serial_reg[pulse_cnt] [0]),
        .I2(\serial_reg[pulse_cnt] [2]),
        .I3(\serial_reg[pulse_cnt] [3]),
        .O(plusOp[3]));
  LUT4 #(
    .INIT(16'h0A8A)) 
    \serial[pulse_cnt][4]_i_1 
       (.I0(\serial_reg[state_n_0_][2] ),
        .I1(\serial_reg[pulse_clk]__0 ),
        .I2(\serial_reg[state][1]_0 ),
        .I3(\serial[pulse_cnt][4]_i_4_n_0 ),
        .O(\serial[pulse_cnt][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \serial[pulse_cnt][4]_i_2 
       (.I0(\serial_reg[pulse_clk]__0 ),
        .I1(\serial_reg[state][1]_0 ),
        .I2(\serial_reg[state_n_0_][2] ),
        .O(\serial[pulse_cnt][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \serial[pulse_cnt][4]_i_3 
       (.I0(\serial_reg[pulse_cnt] [2]),
        .I1(\serial_reg[pulse_cnt] [0]),
        .I2(\serial_reg[pulse_cnt] [1]),
        .I3(\serial_reg[pulse_cnt] [3]),
        .I4(\serial_reg[pulse_cnt] [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFFFFFF)) 
    \serial[pulse_cnt][4]_i_4 
       (.I0(\serial_reg[pulse_cnt] [0]),
        .I1(\ctrl_reg[t_total] [0]),
        .I2(\serial_reg[pulse_cnt] [1]),
        .I3(\ctrl_reg[t_total] [1]),
        .I4(\serial[pulse_cnt][4]_i_5_n_0 ),
        .I5(\serial_reg[state][0]_0 ),
        .O(\serial[pulse_cnt][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \serial[pulse_cnt][4]_i_5 
       (.I0(\ctrl_reg[t_total] [4]),
        .I1(\serial_reg[pulse_cnt] [4]),
        .I2(\ctrl_reg[t_total] [3]),
        .I3(\serial_reg[pulse_cnt] [3]),
        .I4(\serial_reg[pulse_cnt] [2]),
        .I5(\ctrl_reg[t_total] [2]),
        .O(\serial[pulse_cnt][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \serial[state][1]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[2]),
        .I3(\serial_reg[state][0]_0 ),
        .I4(sel0[3]),
        .I5(\serial[bit_cnt][4]_i_2_n_0 ),
        .O(\serial[state][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \serial[state][1]_i_4 
       (.I0(\serial[pulse_cnt][4]_i_5_n_0 ),
        .I1(\ctrl_reg[t_total] [1]),
        .I2(\serial_reg[pulse_cnt] [1]),
        .I3(\ctrl_reg[t_total] [0]),
        .I4(\serial_reg[pulse_cnt] [0]),
        .O(\serial[state][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \serial[state][1]_i_5 
       (.I0(\serial_reg[strobe_cnt] [3]),
        .I1(\serial_reg[strobe_cnt] [4]),
        .I2(\serial_reg[strobe_cnt] [5]),
        .I3(\serial_reg[strobe_cnt] [6]),
        .I4(\serial[state][1]_i_7_n_0 ),
        .O(\serial[state][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \serial[state][1]_i_7 
       (.I0(\serial_reg[strobe_cnt] [0]),
        .I1(\serial_reg[state][0]_0 ),
        .I2(\serial_reg[strobe_cnt] [2]),
        .I3(\serial_reg[strobe_cnt] [1]),
        .O(\serial[state][1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \serial[strobe_cnt][0]_i_1 
       (.I0(\serial_reg[strobe_cnt] [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \serial[strobe_cnt][1]_i_1 
       (.I0(\serial_reg[strobe_cnt] [0]),
        .I1(\serial_reg[strobe_cnt] [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \serial[strobe_cnt][2]_i_1 
       (.I0(\serial_reg[strobe_cnt] [0]),
        .I1(\serial_reg[strobe_cnt] [1]),
        .I2(\serial_reg[strobe_cnt] [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \serial[strobe_cnt][3]_i_1 
       (.I0(\serial_reg[strobe_cnt] [1]),
        .I1(\serial_reg[strobe_cnt] [0]),
        .I2(\serial_reg[strobe_cnt] [2]),
        .I3(\serial_reg[strobe_cnt] [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \serial[strobe_cnt][4]_i_1 
       (.I0(\serial_reg[strobe_cnt] [2]),
        .I1(\serial_reg[strobe_cnt] [0]),
        .I2(\serial_reg[strobe_cnt] [1]),
        .I3(\serial_reg[strobe_cnt] [3]),
        .I4(\serial_reg[strobe_cnt] [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \serial[strobe_cnt][5]_i_1 
       (.I0(\serial_reg[strobe_cnt] [3]),
        .I1(\serial_reg[strobe_cnt] [1]),
        .I2(\serial_reg[strobe_cnt] [0]),
        .I3(\serial_reg[strobe_cnt] [2]),
        .I4(\serial_reg[strobe_cnt] [4]),
        .I5(\serial_reg[strobe_cnt] [5]),
        .O(plusOp__0[5]));
  LUT3 #(
    .INIT(8'h04)) 
    \serial[strobe_cnt][6]_i_1 
       (.I0(\serial_reg[state][1]_0 ),
        .I1(\serial_reg[state_n_0_][2] ),
        .I2(\serial_reg[state][0]_0 ),
        .O(\serial[strobe_cnt][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \serial[strobe_cnt][6]_i_2 
       (.I0(\serial_reg[state][1]_0 ),
        .I1(\serial_reg[state_n_0_][2] ),
        .I2(\serial_reg[pulse_clk]__0 ),
        .I3(\serial[pulse_cnt][4]_i_4_n_0 ),
        .O(\serial[strobe_cnt][6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \serial[strobe_cnt][6]_i_3 
       (.I0(\serial[strobe_cnt][6]_i_4_n_0 ),
        .I1(\serial_reg[strobe_cnt] [5]),
        .I2(\serial_reg[strobe_cnt] [6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \serial[strobe_cnt][6]_i_4 
       (.I0(\serial_reg[strobe_cnt] [4]),
        .I1(\serial_reg[strobe_cnt] [2]),
        .I2(\serial_reg[strobe_cnt] [0]),
        .I3(\serial_reg[strobe_cnt] [1]),
        .I4(\serial_reg[strobe_cnt] [3]),
        .O(\serial[strobe_cnt][6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \serial[t_high][0]_i_1 
       (.I0(\ctrl_reg[t1_high_n_0_][0] ),
        .I1(\serial_reg[sreg_n_0_][31] ),
        .I2(\serial_reg[mode_n_0_] ),
        .I3(\serial_reg[sreg_n_0_][23] ),
        .I4(\ctrl_reg[t0_high_n_0_][0] ),
        .O(\serial[t_high][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \serial[t_high][1]_i_1 
       (.I0(\ctrl_reg[t1_high_n_0_][1] ),
        .I1(\serial_reg[sreg_n_0_][31] ),
        .I2(\serial_reg[mode_n_0_] ),
        .I3(\serial_reg[sreg_n_0_][23] ),
        .I4(\ctrl_reg[t0_high_n_0_][1] ),
        .O(\serial[t_high][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \serial[t_high][2]_i_1 
       (.I0(\ctrl_reg[t1_high_n_0_][2] ),
        .I1(\serial_reg[sreg_n_0_][31] ),
        .I2(\serial_reg[mode_n_0_] ),
        .I3(\serial_reg[sreg_n_0_][23] ),
        .I4(\ctrl_reg[t0_high_n_0_][2] ),
        .O(\serial[t_high][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \serial[t_high][3]_i_1 
       (.I0(\ctrl_reg[t1_high_n_0_][3] ),
        .I1(\serial_reg[sreg_n_0_][31] ),
        .I2(\serial_reg[mode_n_0_] ),
        .I3(\serial_reg[sreg_n_0_][23] ),
        .I4(\ctrl_reg[t0_high_n_0_][3] ),
        .O(\serial[t_high][3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \serial[t_high][4]_i_1 
       (.I0(\serial_reg[state][1]_0 ),
        .I1(\serial_reg[state_n_0_][2] ),
        .I2(\serial_reg[state][0]_0 ),
        .O(\serial[t_high][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \serial[t_high][4]_i_2 
       (.I0(\ctrl_reg[t1_high_n_0_][4] ),
        .I1(\serial_reg[sreg_n_0_][31] ),
        .I2(\serial_reg[mode_n_0_] ),
        .I3(\serial_reg[sreg_n_0_][23] ),
        .I4(\ctrl_reg[t0_high_n_0_][4] ),
        .O(\serial[t_high][4]_i_2_n_0 ));
  FDRE \serial_reg[bit_cnt][0] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(\serial[bit_cnt] [0]),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE \serial_reg[bit_cnt][1] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(\serial[bit_cnt] [1]),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE \serial_reg[bit_cnt][2] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(\serial[bit_cnt] [2]),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE \serial_reg[bit_cnt][3] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(\serial[bit_cnt] [3]),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE \serial_reg[bit_cnt][4] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(\serial[bit_cnt] [4]),
        .Q(sel0[4]),
        .R(1'b0));
  FDRE \serial_reg[bit_cnt][5] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(\serial[bit_cnt] [5]),
        .Q(sel0[5]),
        .R(1'b0));
  FDRE \serial_reg[mode] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(data_buffer_n_40),
        .Q(\serial_reg[mode_n_0_] ),
        .R(1'b0));
  FDRE \serial_reg[pulse_clk] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\serial_reg[pulse_clk]_i_1_n_0 ),
        .Q(\serial_reg[pulse_clk]__0 ),
        .R(1'b0));
  MUXF7 \serial_reg[pulse_clk]_i_1 
       (.I0(\serial[pulse_clk]_i_2_n_0 ),
        .I1(\serial[pulse_clk]_i_3_n_0 ),
        .O(\serial_reg[pulse_clk]_i_1_n_0 ),
        .S(\ctrl_reg[clk_prsc_n_0_][2] ));
  FDRE \serial_reg[pulse_cnt][0] 
       (.C(m_axi_aclk),
        .CE(\serial[pulse_cnt][4]_i_2_n_0 ),
        .D(\serial[pulse_cnt][0]_i_1_n_0 ),
        .Q(\serial_reg[pulse_cnt] [0]),
        .R(\serial[pulse_cnt][4]_i_1_n_0 ));
  FDRE \serial_reg[pulse_cnt][1] 
       (.C(m_axi_aclk),
        .CE(\serial[pulse_cnt][4]_i_2_n_0 ),
        .D(plusOp[1]),
        .Q(\serial_reg[pulse_cnt] [1]),
        .R(\serial[pulse_cnt][4]_i_1_n_0 ));
  FDRE \serial_reg[pulse_cnt][2] 
       (.C(m_axi_aclk),
        .CE(\serial[pulse_cnt][4]_i_2_n_0 ),
        .D(plusOp[2]),
        .Q(\serial_reg[pulse_cnt] [2]),
        .R(\serial[pulse_cnt][4]_i_1_n_0 ));
  FDRE \serial_reg[pulse_cnt][3] 
       (.C(m_axi_aclk),
        .CE(\serial[pulse_cnt][4]_i_2_n_0 ),
        .D(plusOp[3]),
        .Q(\serial_reg[pulse_cnt] [3]),
        .R(\serial[pulse_cnt][4]_i_1_n_0 ));
  FDRE \serial_reg[pulse_cnt][4] 
       (.C(m_axi_aclk),
        .CE(\serial[pulse_cnt][4]_i_2_n_0 ),
        .D(plusOp[4]),
        .Q(\serial_reg[pulse_cnt] [4]),
        .R(\serial[pulse_cnt][4]_i_1_n_0 ));
  FDRE \serial_reg[sreg][0] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_37),
        .Q(\serial_reg[sreg_n_0_][0] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][10] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_27),
        .Q(\serial_reg[sreg_n_0_][10] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][11] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_26),
        .Q(\serial_reg[sreg_n_0_][11] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][12] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_25),
        .Q(\serial_reg[sreg_n_0_][12] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][13] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_24),
        .Q(\serial_reg[sreg_n_0_][13] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][14] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_23),
        .Q(\serial_reg[sreg_n_0_][14] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][15] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_22),
        .Q(\serial_reg[sreg_n_0_][15] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][16] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_21),
        .Q(\serial_reg[sreg_n_0_][16] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][17] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_20),
        .Q(\serial_reg[sreg_n_0_][17] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][18] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_19),
        .Q(\serial_reg[sreg_n_0_][18] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][19] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_18),
        .Q(\serial_reg[sreg_n_0_][19] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][1] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_36),
        .Q(\serial_reg[sreg_n_0_][1] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][20] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_17),
        .Q(\serial_reg[sreg_n_0_][20] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][21] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_16),
        .Q(\serial_reg[sreg_n_0_][21] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][22] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_15),
        .Q(\serial_reg[sreg_n_0_][22] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][23] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_14),
        .Q(\serial_reg[sreg_n_0_][23] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][24] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_13),
        .Q(\serial_reg[sreg_n_0_][24] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][25] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_12),
        .Q(\serial_reg[sreg_n_0_][25] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][26] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_11),
        .Q(\serial_reg[sreg_n_0_][26] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][27] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_10),
        .Q(\serial_reg[sreg_n_0_][27] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][28] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_9),
        .Q(\serial_reg[sreg_n_0_][28] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][29] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_8),
        .Q(\serial_reg[sreg_n_0_][29] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][2] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_35),
        .Q(\serial_reg[sreg_n_0_][2] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][30] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_7),
        .Q(\serial_reg[sreg_n_0_][30] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][31] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_6),
        .Q(\serial_reg[sreg_n_0_][31] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][3] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_34),
        .Q(\serial_reg[sreg_n_0_][3] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][4] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_33),
        .Q(\serial_reg[sreg_n_0_][4] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][5] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_32),
        .Q(\serial_reg[sreg_n_0_][5] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][6] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_31),
        .Q(\serial_reg[sreg_n_0_][6] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][7] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_30),
        .Q(\serial_reg[sreg_n_0_][7] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][8] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_29),
        .Q(\serial_reg[sreg_n_0_][8] ),
        .R(1'b0));
  FDRE \serial_reg[sreg][9] 
       (.C(m_axi_aclk),
        .CE(\serial[bit_cnt][5]_i_1_n_0 ),
        .D(data_buffer_n_28),
        .Q(\serial_reg[sreg_n_0_][9] ),
        .R(1'b0));
  FDRE \serial_reg[state][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(data_buffer_n_42),
        .Q(\serial_reg[state][0]_0 ),
        .R(1'b0));
  FDRE \serial_reg[state][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(data_buffer_n_41),
        .Q(\serial_reg[state][1]_0 ),
        .R(1'b0));
  FDRE \serial_reg[state][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\cg_en[neoled] ),
        .Q(\serial_reg[state_n_0_][2] ),
        .R(1'b0));
  FDRE \serial_reg[strobe_cnt][0] 
       (.C(m_axi_aclk),
        .CE(\serial[strobe_cnt][6]_i_2_n_0 ),
        .D(plusOp__0[0]),
        .Q(\serial_reg[strobe_cnt] [0]),
        .R(\serial[strobe_cnt][6]_i_1_n_0 ));
  FDRE \serial_reg[strobe_cnt][1] 
       (.C(m_axi_aclk),
        .CE(\serial[strobe_cnt][6]_i_2_n_0 ),
        .D(plusOp__0[1]),
        .Q(\serial_reg[strobe_cnt] [1]),
        .R(\serial[strobe_cnt][6]_i_1_n_0 ));
  FDRE \serial_reg[strobe_cnt][2] 
       (.C(m_axi_aclk),
        .CE(\serial[strobe_cnt][6]_i_2_n_0 ),
        .D(plusOp__0[2]),
        .Q(\serial_reg[strobe_cnt] [2]),
        .R(\serial[strobe_cnt][6]_i_1_n_0 ));
  FDRE \serial_reg[strobe_cnt][3] 
       (.C(m_axi_aclk),
        .CE(\serial[strobe_cnt][6]_i_2_n_0 ),
        .D(plusOp__0[3]),
        .Q(\serial_reg[strobe_cnt] [3]),
        .R(\serial[strobe_cnt][6]_i_1_n_0 ));
  FDRE \serial_reg[strobe_cnt][4] 
       (.C(m_axi_aclk),
        .CE(\serial[strobe_cnt][6]_i_2_n_0 ),
        .D(plusOp__0[4]),
        .Q(\serial_reg[strobe_cnt] [4]),
        .R(\serial[strobe_cnt][6]_i_1_n_0 ));
  FDRE \serial_reg[strobe_cnt][5] 
       (.C(m_axi_aclk),
        .CE(\serial[strobe_cnt][6]_i_2_n_0 ),
        .D(plusOp__0[5]),
        .Q(\serial_reg[strobe_cnt] [5]),
        .R(\serial[strobe_cnt][6]_i_1_n_0 ));
  FDRE \serial_reg[strobe_cnt][6] 
       (.C(m_axi_aclk),
        .CE(\serial[strobe_cnt][6]_i_2_n_0 ),
        .D(plusOp__0[6]),
        .Q(\serial_reg[strobe_cnt] [6]),
        .R(\serial[strobe_cnt][6]_i_1_n_0 ));
  FDRE \serial_reg[t_high][0] 
       (.C(m_axi_aclk),
        .CE(\serial[t_high][4]_i_1_n_0 ),
        .D(\serial[t_high][0]_i_1_n_0 ),
        .Q(\serial_reg[t_high] [0]),
        .R(1'b0));
  FDRE \serial_reg[t_high][1] 
       (.C(m_axi_aclk),
        .CE(\serial[t_high][4]_i_1_n_0 ),
        .D(\serial[t_high][1]_i_1_n_0 ),
        .Q(\serial_reg[t_high] [1]),
        .R(1'b0));
  FDRE \serial_reg[t_high][2] 
       (.C(m_axi_aclk),
        .CE(\serial[t_high][4]_i_1_n_0 ),
        .D(\serial[t_high][2]_i_1_n_0 ),
        .Q(\serial_reg[t_high] [2]),
        .R(1'b0));
  FDRE \serial_reg[t_high][3] 
       (.C(m_axi_aclk),
        .CE(\serial[t_high][4]_i_1_n_0 ),
        .D(\serial[t_high][3]_i_1_n_0 ),
        .Q(\serial_reg[t_high] [3]),
        .R(1'b0));
  FDRE \serial_reg[t_high][4] 
       (.C(m_axi_aclk),
        .CE(\serial[t_high][4]_i_1_n_0 ),
        .D(\serial[t_high][4]_i_2_n_0 ),
        .Q(\serial_reg[t_high] [4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "neorv32_spi" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_spi
   (\fifo[empty] ,
    \cg_en[spi] ,
    \iodev_rsp[7][data] ,
    \iodev_rsp[7][ack] ,
    cpu_firq,
    spi_clk_o,
    spi_csn_o,
    spi_dat_o,
    m_axi_aclk,
    rstn_sys,
    \ctrl_reg[cs_sel][2]_0 ,
    \ctrl_reg[irq_tx_nhalf]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \iodev_req[7][stb] ,
    D,
    clk_gen,
    spi_dat_i,
    \fifo_reg[w_pnt][0] ,
    E);
  output \fifo[empty] ;
  output \cg_en[spi] ;
  output [20:0]\iodev_rsp[7][data] ;
  output \iodev_rsp[7][ack] ;
  output [0:0]cpu_firq;
  output spi_clk_o;
  output spi_csn_o;
  output spi_dat_o;
  input m_axi_aclk;
  input rstn_sys;
  input \ctrl_reg[cs_sel][2]_0 ;
  input [16:0]\ctrl_reg[irq_tx_nhalf]_0 ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \iodev_req[7][stb] ;
  input [0:0]D;
  input [7:0]clk_gen;
  input spi_dat_i;
  input \fifo_reg[w_pnt][0] ;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire \bus_rsp_o[data][10]_i_1__0_n_0 ;
  wire \bus_rsp_o[data][11]_i_1__0_n_0 ;
  wire \bus_rsp_o[data][12]_i_1__0_n_0 ;
  wire \bus_rsp_o[data][13]_i_1__0_n_0 ;
  wire \bus_rsp_o[data][20]_i_1__2_n_0 ;
  wire \bus_rsp_o[data][21]_i_1__2_n_0 ;
  wire \bus_rsp_o[data][22]_i_1__0_n_0 ;
  wire \bus_rsp_o[data][8]_i_1__0_n_0 ;
  wire \bus_rsp_o[data][9]_i_1__0_n_0 ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \cdiv_cnt[3]_i_1_n_0 ;
  wire \cdiv_cnt[3]_i_4_n_0 ;
  wire \cdiv_cnt[3]_i_5_n_0 ;
  wire \cdiv_cnt[3]_i_6_n_0 ;
  wire [3:0]cdiv_cnt_reg;
  wire \cdiv_cnt_reg[3]_i_2_n_0 ;
  wire \cg_en[spi] ;
  wire [7:0]clk_gen;
  wire [0:0]cpu_firq;
  wire \ctrl_reg[cdiv_n_0_][0] ;
  wire \ctrl_reg[cdiv_n_0_][1] ;
  wire \ctrl_reg[cdiv_n_0_][2] ;
  wire \ctrl_reg[cdiv_n_0_][3] ;
  wire \ctrl_reg[cpha]__0 ;
  wire \ctrl_reg[cpol_n_0_] ;
  wire \ctrl_reg[cs_en]__0 ;
  wire \ctrl_reg[cs_sel][2]_0 ;
  wire \ctrl_reg[cs_sel_n_0_][0] ;
  wire \ctrl_reg[cs_sel_n_0_][1] ;
  wire \ctrl_reg[cs_sel_n_0_][2] ;
  wire \ctrl_reg[irq_rx_avail]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire [16:0]\ctrl_reg[irq_tx_nhalf]_0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[prsc_n_0_][0] ;
  wire \ctrl_reg[prsc_n_0_][1] ;
  wire \ctrl_reg[prsc_n_0_][2] ;
  wire \fifo[empty] ;
  wire \fifo_reg[w_pnt][0] ;
  wire \iodev_req[7][stb] ;
  wire \iodev_rsp[7][ack] ;
  wire [20:0]\iodev_rsp[7][data] ;
  wire irq_o0;
  wire m_axi_aclk;
  wire p_0_in;
  wire [3:0]plusOp;
  wire [3:0]plusOp__0;
  wire rstn_sys;
  wire \rtx_engine[bitcnt] ;
  wire \rtx_engine[bitcnt][3]_i_2_n_0 ;
  wire \rtx_engine[done]_i_1_n_0 ;
  wire \rtx_engine[sdi_sync]_i_1_n_0 ;
  wire \rtx_engine[sreg][7]_i_1_n_0 ;
  wire \rtx_engine[sreg][7]_i_2_n_0 ;
  wire \rtx_engine[state][1]_i_1_n_0 ;
  wire \rtx_engine_reg[bitcnt_n_0_][0] ;
  wire \rtx_engine_reg[bitcnt_n_0_][1] ;
  wire \rtx_engine_reg[bitcnt_n_0_][2] ;
  wire \rtx_engine_reg[done_n_0_] ;
  wire \rtx_engine_reg[sdi_sync]__0 ;
  wire [6:0]\rtx_engine_reg[sreg] ;
  wire \rtx_engine_reg[state_n_0_][0] ;
  wire \rtx_engine_reg[state_n_0_][1] ;
  wire \rtx_engine_reg[state_n_0_][2] ;
  wire \rx_fifo[avail] ;
  wire rx_fifo_inst_n_1;
  wire rx_fifo_inst_n_2;
  wire rx_fifo_inst_n_3;
  wire rx_fifo_inst_n_4;
  wire rx_fifo_inst_n_5;
  wire rx_fifo_inst_n_6;
  wire rx_fifo_inst_n_7;
  wire rx_fifo_inst_n_8;
  wire rx_fifo_inst_n_9;
  wire spi_clk_en;
  wire spi_clk_en_i_1_n_0;
  wire spi_clk_o;
  wire spi_clk_o_i_1_n_0;
  wire spi_clk_o_i_2_n_0;
  wire spi_clk_o_i_3_n_0;
  wire spi_csn_o;
  wire spi_dat_i;
  wire spi_dat_o;
  wire tx_fifo_inst_n_1;
  wire tx_fifo_inst_n_10;
  wire tx_fifo_inst_n_11;
  wire tx_fifo_inst_n_12;
  wire tx_fifo_inst_n_13;
  wire tx_fifo_inst_n_2;
  wire tx_fifo_inst_n_3;
  wire tx_fifo_inst_n_5;
  wire tx_fifo_inst_n_6;
  wire tx_fifo_inst_n_7;
  wire tx_fifo_inst_n_8;
  wire tx_fifo_inst_n_9;

  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][10]_i_1__0 
       (.I0(\ctrl_reg[cdiv_n_0_][0] ),
        .I1(D),
        .O(\bus_rsp_o[data][10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][11]_i_1__0 
       (.I0(\ctrl_reg[cdiv_n_0_][1] ),
        .I1(D),
        .O(\bus_rsp_o[data][11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][12]_i_1__0 
       (.I0(\ctrl_reg[cdiv_n_0_][2] ),
        .I1(D),
        .O(\bus_rsp_o[data][12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][13]_i_1__0 
       (.I0(\ctrl_reg[cdiv_n_0_][3] ),
        .I1(D),
        .O(\bus_rsp_o[data][13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][20]_i_1__2 
       (.I0(\ctrl_reg[irq_rx_avail]__0 ),
        .I1(D),
        .O(\bus_rsp_o[data][20]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][21]_i_1__2 
       (.I0(\ctrl_reg[irq_tx_empty]__0 ),
        .I1(D),
        .O(\bus_rsp_o[data][21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][22]_i_1__0 
       (.I0(\ctrl_reg[irq_tx_nhalf]__0 ),
        .I1(D),
        .O(\bus_rsp_o[data][22]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][8]_i_1__0 
       (.I0(\ctrl_reg[prsc_n_0_][1] ),
        .I1(D),
        .O(\bus_rsp_o[data][8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][9]_i_1__0 
       (.I0(\ctrl_reg[prsc_n_0_][2] ),
        .I1(D),
        .O(\bus_rsp_o[data][9]_i_1__0_n_0 ));
  FDRE \bus_rsp_o_reg[ack] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\iodev_req[7][stb] ),
        .Q(\iodev_rsp[7][ack] ),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_inst_n_1),
        .Q(\iodev_rsp[7][data] [0]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o[data][10]_i_1__0_n_0 ),
        .Q(\iodev_rsp[7][data] [10]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o[data][11]_i_1__0_n_0 ),
        .Q(\iodev_rsp[7][data] [11]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o[data][12]_i_1__0_n_0 ),
        .Q(\iodev_rsp[7][data] [12]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o[data][13]_i_1__0_n_0 ),
        .Q(\iodev_rsp[7][data] [13]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_inst_n_9),
        .Q(\iodev_rsp[7][data] [14]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_inst_n_2),
        .Q(\iodev_rsp[7][data] [15]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_inst_n_1),
        .Q(\iodev_rsp[7][data] [16]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_inst_n_2),
        .Q(\iodev_rsp[7][data] [1]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o[data][20]_i_1__2_n_0 ),
        .Q(\iodev_rsp[7][data] [17]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o[data][21]_i_1__2_n_0 ),
        .Q(\iodev_rsp[7][data] [18]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o[data][22]_i_1__0_n_0 ),
        .Q(\iodev_rsp[7][data] [19]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_inst_n_3),
        .Q(\iodev_rsp[7][data] [2]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_inst_n_3),
        .Q(\iodev_rsp[7][data] [20]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_inst_n_4),
        .Q(\iodev_rsp[7][data] [3]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_inst_n_5),
        .Q(\iodev_rsp[7][data] [4]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_inst_n_6),
        .Q(\iodev_rsp[7][data] [5]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_inst_n_7),
        .Q(\iodev_rsp[7][data] [6]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_inst_n_8),
        .Q(\iodev_rsp[7][data] [7]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o[data][8]_i_1__0_n_0 ),
        .Q(\iodev_rsp[7][data] [8]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o[data][9]_i_1__0_n_0 ),
        .Q(\iodev_rsp[7][data] [9]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cdiv_cnt[0]_i_1 
       (.I0(cdiv_cnt_reg[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cdiv_cnt[1]_i_1 
       (.I0(cdiv_cnt_reg[0]),
        .I1(cdiv_cnt_reg[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cdiv_cnt[2]_i_1 
       (.I0(cdiv_cnt_reg[0]),
        .I1(cdiv_cnt_reg[1]),
        .I2(cdiv_cnt_reg[2]),
        .O(plusOp[2]));
  LUT5 #(
    .INIT(32'h9000FFFF)) 
    \cdiv_cnt[3]_i_1 
       (.I0(cdiv_cnt_reg[3]),
        .I1(\ctrl_reg[cdiv_n_0_][3] ),
        .I2(\cdiv_cnt[3]_i_4_n_0 ),
        .I3(\cdiv_cnt_reg[3]_i_2_n_0 ),
        .I4(\cg_en[spi] ),
        .O(\cdiv_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cdiv_cnt[3]_i_3 
       (.I0(cdiv_cnt_reg[1]),
        .I1(cdiv_cnt_reg[0]),
        .I2(cdiv_cnt_reg[2]),
        .I3(cdiv_cnt_reg[3]),
        .O(plusOp[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cdiv_cnt[3]_i_4 
       (.I0(cdiv_cnt_reg[0]),
        .I1(\ctrl_reg[cdiv_n_0_][0] ),
        .I2(\ctrl_reg[cdiv_n_0_][2] ),
        .I3(cdiv_cnt_reg[2]),
        .I4(\ctrl_reg[cdiv_n_0_][1] ),
        .I5(cdiv_cnt_reg[1]),
        .O(\cdiv_cnt[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdiv_cnt[3]_i_5 
       (.I0(clk_gen[3]),
        .I1(clk_gen[2]),
        .I2(\ctrl_reg[prsc_n_0_][1] ),
        .I3(clk_gen[1]),
        .I4(\ctrl_reg[prsc_n_0_][0] ),
        .I5(clk_gen[0]),
        .O(\cdiv_cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdiv_cnt[3]_i_6 
       (.I0(clk_gen[7]),
        .I1(clk_gen[6]),
        .I2(\ctrl_reg[prsc_n_0_][1] ),
        .I3(clk_gen[5]),
        .I4(\ctrl_reg[prsc_n_0_][0] ),
        .I5(clk_gen[4]),
        .O(\cdiv_cnt[3]_i_6_n_0 ));
  FDRE \cdiv_cnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(\cdiv_cnt_reg[3]_i_2_n_0 ),
        .D(plusOp[0]),
        .Q(cdiv_cnt_reg[0]),
        .R(\cdiv_cnt[3]_i_1_n_0 ));
  FDRE \cdiv_cnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(\cdiv_cnt_reg[3]_i_2_n_0 ),
        .D(plusOp[1]),
        .Q(cdiv_cnt_reg[1]),
        .R(\cdiv_cnt[3]_i_1_n_0 ));
  FDRE \cdiv_cnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(\cdiv_cnt_reg[3]_i_2_n_0 ),
        .D(plusOp[2]),
        .Q(cdiv_cnt_reg[2]),
        .R(\cdiv_cnt[3]_i_1_n_0 ));
  FDRE \cdiv_cnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(\cdiv_cnt_reg[3]_i_2_n_0 ),
        .D(plusOp[3]),
        .Q(cdiv_cnt_reg[3]),
        .R(\cdiv_cnt[3]_i_1_n_0 ));
  MUXF7 \cdiv_cnt_reg[3]_i_2 
       (.I0(\cdiv_cnt[3]_i_5_n_0 ),
        .I1(\cdiv_cnt[3]_i_6_n_0 ),
        .O(\cdiv_cnt_reg[3]_i_2_n_0 ),
        .S(\ctrl_reg[prsc_n_0_][2] ));
  FDCE \ctrl_reg[cdiv][0] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [10]),
        .Q(\ctrl_reg[cdiv_n_0_][0] ));
  FDCE \ctrl_reg[cdiv][1] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [11]),
        .Q(\ctrl_reg[cdiv_n_0_][1] ));
  FDCE \ctrl_reg[cdiv][2] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [12]),
        .Q(\ctrl_reg[cdiv_n_0_][2] ));
  FDCE \ctrl_reg[cdiv][3] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [13]),
        .Q(\ctrl_reg[cdiv_n_0_][3] ));
  FDCE \ctrl_reg[cpha] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [1]),
        .Q(\ctrl_reg[cpha]__0 ));
  FDCE \ctrl_reg[cpol] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [2]),
        .Q(\ctrl_reg[cpol_n_0_] ));
  FDCE \ctrl_reg[cs_en] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [6]),
        .Q(\ctrl_reg[cs_en]__0 ));
  FDCE \ctrl_reg[cs_sel][0] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [3]),
        .Q(\ctrl_reg[cs_sel_n_0_][0] ));
  FDCE \ctrl_reg[cs_sel][1] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [4]),
        .Q(\ctrl_reg[cs_sel_n_0_][1] ));
  FDCE \ctrl_reg[cs_sel][2] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [5]),
        .Q(\ctrl_reg[cs_sel_n_0_][2] ));
  FDCE \ctrl_reg[enable] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [0]),
        .Q(\cg_en[spi] ));
  FDCE \ctrl_reg[irq_rx_avail] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [14]),
        .Q(\ctrl_reg[irq_rx_avail]__0 ));
  FDCE \ctrl_reg[irq_tx_empty] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [15]),
        .Q(\ctrl_reg[irq_tx_empty]__0 ));
  FDCE \ctrl_reg[irq_tx_nhalf] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [16]),
        .Q(\ctrl_reg[irq_tx_nhalf]__0 ));
  FDCE \ctrl_reg[prsc][0] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [7]),
        .Q(\ctrl_reg[prsc_n_0_][0] ));
  FDCE \ctrl_reg[prsc][1] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [8]),
        .Q(\ctrl_reg[prsc_n_0_][1] ));
  FDCE \ctrl_reg[prsc][2] 
       (.C(m_axi_aclk),
        .CE(\ctrl_reg[cs_sel][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [9]),
        .Q(\ctrl_reg[prsc_n_0_][2] ));
  FDRE irq_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irq_o0),
        .Q(cpu_firq),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rtx_engine[bitcnt][0]_i_1 
       (.I0(\rtx_engine_reg[bitcnt_n_0_][0] ),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rtx_engine[bitcnt][1]_i_1 
       (.I0(\rtx_engine_reg[bitcnt_n_0_][0] ),
        .I1(\rtx_engine_reg[bitcnt_n_0_][1] ),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rtx_engine[bitcnt][2]_i_1 
       (.I0(\rtx_engine_reg[bitcnt_n_0_][0] ),
        .I1(\rtx_engine_reg[bitcnt_n_0_][1] ),
        .I2(\rtx_engine_reg[bitcnt_n_0_][2] ),
        .O(plusOp__0[2]));
  LUT3 #(
    .INIT(8'h02)) 
    \rtx_engine[bitcnt][3]_i_1 
       (.I0(\rtx_engine_reg[state_n_0_][2] ),
        .I1(\rtx_engine_reg[state_n_0_][0] ),
        .I2(\rtx_engine_reg[state_n_0_][1] ),
        .O(\rtx_engine[bitcnt] ));
  LUT4 #(
    .INIT(16'h2000)) 
    \rtx_engine[bitcnt][3]_i_2 
       (.I0(\rtx_engine_reg[state_n_0_][2] ),
        .I1(\rtx_engine_reg[state_n_0_][0] ),
        .I2(\rtx_engine_reg[state_n_0_][1] ),
        .I3(spi_clk_en),
        .O(\rtx_engine[bitcnt][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rtx_engine[bitcnt][3]_i_3 
       (.I0(\rtx_engine_reg[bitcnt_n_0_][1] ),
        .I1(\rtx_engine_reg[bitcnt_n_0_][0] ),
        .I2(\rtx_engine_reg[bitcnt_n_0_][2] ),
        .I3(p_0_in),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rtx_engine[done]_i_1 
       (.I0(\rtx_engine_reg[state_n_0_][2] ),
        .I1(p_0_in),
        .I2(spi_clk_en),
        .I3(\rtx_engine_reg[state_n_0_][0] ),
        .I4(\rtx_engine_reg[state_n_0_][1] ),
        .O(\rtx_engine[done]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \rtx_engine[sdi_sync]_i_1 
       (.I0(spi_dat_i),
        .I1(\rtx_engine_reg[state_n_0_][2] ),
        .I2(\rtx_engine_reg[state_n_0_][0] ),
        .I3(\rtx_engine_reg[state_n_0_][1] ),
        .I4(spi_clk_en),
        .I5(\rtx_engine_reg[sdi_sync]__0 ),
        .O(\rtx_engine[sdi_sync]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rtx_engine[sreg][7]_i_1 
       (.I0(\rtx_engine_reg[state_n_0_][2] ),
        .O(\rtx_engine[sreg][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h91)) 
    \rtx_engine[sreg][7]_i_2 
       (.I0(\rtx_engine_reg[state_n_0_][1] ),
        .I1(\rtx_engine_reg[state_n_0_][0] ),
        .I2(spi_clk_en),
        .O(\rtx_engine[sreg][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h7CF00000)) 
    \rtx_engine[state][1]_i_1 
       (.I0(p_0_in),
        .I1(\rtx_engine_reg[state_n_0_][0] ),
        .I2(\rtx_engine_reg[state_n_0_][1] ),
        .I3(spi_clk_en),
        .I4(\rtx_engine_reg[state_n_0_][2] ),
        .O(\rtx_engine[state][1]_i_1_n_0 ));
  FDRE \rtx_engine_reg[bitcnt][0] 
       (.C(m_axi_aclk),
        .CE(\rtx_engine[bitcnt][3]_i_2_n_0 ),
        .D(plusOp__0[0]),
        .Q(\rtx_engine_reg[bitcnt_n_0_][0] ),
        .R(\rtx_engine[bitcnt] ));
  FDRE \rtx_engine_reg[bitcnt][1] 
       (.C(m_axi_aclk),
        .CE(\rtx_engine[bitcnt][3]_i_2_n_0 ),
        .D(plusOp__0[1]),
        .Q(\rtx_engine_reg[bitcnt_n_0_][1] ),
        .R(\rtx_engine[bitcnt] ));
  FDRE \rtx_engine_reg[bitcnt][2] 
       (.C(m_axi_aclk),
        .CE(\rtx_engine[bitcnt][3]_i_2_n_0 ),
        .D(plusOp__0[2]),
        .Q(\rtx_engine_reg[bitcnt_n_0_][2] ),
        .R(\rtx_engine[bitcnt] ));
  FDRE \rtx_engine_reg[bitcnt][3] 
       (.C(m_axi_aclk),
        .CE(\rtx_engine[bitcnt][3]_i_2_n_0 ),
        .D(plusOp__0[3]),
        .Q(p_0_in),
        .R(\rtx_engine[bitcnt] ));
  FDRE \rtx_engine_reg[done] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rtx_engine[done]_i_1_n_0 ),
        .Q(\rtx_engine_reg[done_n_0_] ),
        .R(1'b0));
  FDRE \rtx_engine_reg[sdi_sync] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rtx_engine[sdi_sync]_i_1_n_0 ),
        .Q(\rtx_engine_reg[sdi_sync]__0 ),
        .R(1'b0));
  FDRE \rtx_engine_reg[sreg][0] 
       (.C(m_axi_aclk),
        .CE(\rtx_engine[sreg][7]_i_2_n_0 ),
        .D(tx_fifo_inst_n_5),
        .Q(\rtx_engine_reg[sreg] [0]),
        .R(\rtx_engine[sreg][7]_i_1_n_0 ));
  FDRE \rtx_engine_reg[sreg][1] 
       (.C(m_axi_aclk),
        .CE(\rtx_engine[sreg][7]_i_2_n_0 ),
        .D(tx_fifo_inst_n_6),
        .Q(\rtx_engine_reg[sreg] [1]),
        .R(\rtx_engine[sreg][7]_i_1_n_0 ));
  FDRE \rtx_engine_reg[sreg][2] 
       (.C(m_axi_aclk),
        .CE(\rtx_engine[sreg][7]_i_2_n_0 ),
        .D(tx_fifo_inst_n_7),
        .Q(\rtx_engine_reg[sreg] [2]),
        .R(\rtx_engine[sreg][7]_i_1_n_0 ));
  FDRE \rtx_engine_reg[sreg][3] 
       (.C(m_axi_aclk),
        .CE(\rtx_engine[sreg][7]_i_2_n_0 ),
        .D(tx_fifo_inst_n_8),
        .Q(\rtx_engine_reg[sreg] [3]),
        .R(\rtx_engine[sreg][7]_i_1_n_0 ));
  FDRE \rtx_engine_reg[sreg][4] 
       (.C(m_axi_aclk),
        .CE(\rtx_engine[sreg][7]_i_2_n_0 ),
        .D(tx_fifo_inst_n_9),
        .Q(\rtx_engine_reg[sreg] [4]),
        .R(\rtx_engine[sreg][7]_i_1_n_0 ));
  FDRE \rtx_engine_reg[sreg][5] 
       (.C(m_axi_aclk),
        .CE(\rtx_engine[sreg][7]_i_2_n_0 ),
        .D(tx_fifo_inst_n_10),
        .Q(\rtx_engine_reg[sreg] [5]),
        .R(\rtx_engine[sreg][7]_i_1_n_0 ));
  FDRE \rtx_engine_reg[sreg][6] 
       (.C(m_axi_aclk),
        .CE(\rtx_engine[sreg][7]_i_2_n_0 ),
        .D(tx_fifo_inst_n_11),
        .Q(\rtx_engine_reg[sreg] [6]),
        .R(\rtx_engine[sreg][7]_i_1_n_0 ));
  FDRE \rtx_engine_reg[sreg][7] 
       (.C(m_axi_aclk),
        .CE(\rtx_engine[sreg][7]_i_2_n_0 ),
        .D(tx_fifo_inst_n_12),
        .Q(spi_dat_o),
        .R(\rtx_engine[sreg][7]_i_1_n_0 ));
  FDRE \rtx_engine_reg[state][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_inst_n_13),
        .Q(\rtx_engine_reg[state_n_0_][0] ),
        .R(1'b0));
  FDRE \rtx_engine_reg[state][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rtx_engine[state][1]_i_1_n_0 ),
        .Q(\rtx_engine_reg[state_n_0_][1] ),
        .R(1'b0));
  FDRE \rtx_engine_reg[state][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\cg_en[spi] ),
        .Q(\rtx_engine_reg[state_n_0_][2] ),
        .R(1'b0));
  RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_4 rx_fifo_inst
       (.D(D),
        .Q({\ctrl_reg[cs_sel_n_0_][2] ,\ctrl_reg[cs_sel_n_0_][1] ,\ctrl_reg[cs_sel_n_0_][0] }),
        .\bus_rsp_o_reg[data][2] (\ctrl_reg[cpol_n_0_] ),
        .\bus_rsp_o_reg[data][7] (\ctrl_reg[prsc_n_0_][0] ),
        .\ctrl_reg[cpha]__0 (\ctrl_reg[cpha]__0 ),
        .\ctrl_reg[cs_en]__0 (\ctrl_reg[cs_en]__0 ),
        .\fifo_buffer.fifo_reg[buf][7]_0 ({spi_dat_o,\rtx_engine_reg[sreg] }),
        .\fifo_read_sync.rdata_o_reg[0]_0 (rx_fifo_inst_n_1),
        .\fifo_read_sync.rdata_o_reg[1]_0 (rx_fifo_inst_n_2),
        .\fifo_read_sync.rdata_o_reg[2]_0 (rx_fifo_inst_n_3),
        .\fifo_read_sync.rdata_o_reg[3]_0 (rx_fifo_inst_n_4),
        .\fifo_read_sync.rdata_o_reg[4]_0 (rx_fifo_inst_n_5),
        .\fifo_read_sync.rdata_o_reg[5]_0 (rx_fifo_inst_n_6),
        .\fifo_read_sync.rdata_o_reg[6]_0 (rx_fifo_inst_n_7),
        .\fifo_read_sync.rdata_o_reg[7]_0 (rx_fifo_inst_n_8),
        .\fifo_reg[r_pnt][0]_0 (\fifo_reg[w_pnt][0] ),
        .\fifo_reg[w_pnt][0]_0 (\cg_en[spi] ),
        .\fifo_reg[w_pnt][0]_1 (\rtx_engine_reg[done_n_0_] ),
        .\iodev_req[7][stb] (\iodev_req[7][stb] ),
        .m_axi_aclk(m_axi_aclk),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\status_sync.half_o_reg_0 (rx_fifo_inst_n_9));
  LUT5 #(
    .INIT(32'h90000000)) 
    spi_clk_en_i_1
       (.I0(cdiv_cnt_reg[3]),
        .I1(\ctrl_reg[cdiv_n_0_][3] ),
        .I2(\cdiv_cnt[3]_i_4_n_0 ),
        .I3(\cdiv_cnt_reg[3]_i_2_n_0 ),
        .I4(\cg_en[spi] ),
        .O(spi_clk_en_i_1_n_0));
  FDRE spi_clk_en_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(spi_clk_en_i_1_n_0),
        .Q(spi_clk_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    spi_clk_o_i_1
       (.I0(spi_clk_o_i_2_n_0),
        .I1(spi_clk_o_i_3_n_0),
        .I2(spi_clk_o),
        .O(spi_clk_o_i_1_n_0));
  LUT6 #(
    .INIT(64'hD0AFFFFF2F500000)) 
    spi_clk_o_i_2
       (.I0(\ctrl_reg[cpha]__0 ),
        .I1(p_0_in),
        .I2(\rtx_engine_reg[state_n_0_][1] ),
        .I3(\rtx_engine_reg[state_n_0_][0] ),
        .I4(\rtx_engine_reg[state_n_0_][2] ),
        .I5(\ctrl_reg[cpol_n_0_] ),
        .O(spi_clk_o_i_2_n_0));
  LUT5 #(
    .INIT(32'hCCD5FFFF)) 
    spi_clk_o_i_3
       (.I0(\rtx_engine_reg[state_n_0_][0] ),
        .I1(spi_clk_en),
        .I2(\ctrl_reg[cpha]__0 ),
        .I3(\rtx_engine_reg[state_n_0_][1] ),
        .I4(\rtx_engine_reg[state_n_0_][2] ),
        .O(spi_clk_o_i_3_n_0));
  FDRE spi_clk_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(spi_clk_o_i_1_n_0),
        .Q(spi_clk_o),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    spi_csn_o_INST_0
       (.I0(\ctrl_reg[cs_sel_n_0_][1] ),
        .I1(\ctrl_reg[cs_sel_n_0_][0] ),
        .I2(\ctrl_reg[cs_sel_n_0_][2] ),
        .I3(\cg_en[spi] ),
        .I4(\ctrl_reg[cs_en]__0 ),
        .O(spi_csn_o));
  RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_5 tx_fifo_inst
       (.D(D),
        .E(E),
        .\bus_rsp_o_reg[data][31] (\rtx_engine_reg[state_n_0_][0] ),
        .\bus_rsp_o_reg[data][31]_0 (\rtx_engine_reg[state_n_0_][1] ),
        .\ctrl_reg[irq_rx_avail]__0 (\ctrl_reg[irq_rx_avail]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\fifo[empty] (\fifo[empty] ),
        .\fifo_buffer.fifo_reg[buf][7]_0 (\ctrl_reg[irq_tx_nhalf]_0 [7:0]),
        .\fifo_reg[r_pnt][0]_0 (\rtx_engine_reg[state_n_0_][2] ),
        .\fifo_reg[w_pnt][0]_0 (\fifo_reg[w_pnt][0] ),
        .\iodev_req[7][stb] (\iodev_req[7][stb] ),
        .irq_o0(irq_o0),
        .irq_o_reg(\cg_en[spi] ),
        .m_axi_aclk(m_axi_aclk),
        .rstn_sys(rstn_sys),
        .\rtx_engine_reg[sdi_sync] (tx_fifo_inst_n_5),
        .\rtx_engine_reg[sdi_sync]__0 (\rtx_engine_reg[sdi_sync]__0 ),
        .\rtx_engine_reg[sreg][0] (tx_fifo_inst_n_6),
        .\rtx_engine_reg[sreg][1] (tx_fifo_inst_n_7),
        .\rtx_engine_reg[sreg][2] (tx_fifo_inst_n_8),
        .\rtx_engine_reg[sreg][3] (tx_fifo_inst_n_9),
        .\rtx_engine_reg[sreg][4] (tx_fifo_inst_n_10),
        .\rtx_engine_reg[sreg][5] (tx_fifo_inst_n_11),
        .\rtx_engine_reg[sreg][6] (tx_fifo_inst_n_12),
        .\rtx_engine_reg[sreg][7] (\rtx_engine_reg[sreg] ),
        .\rtx_engine_reg[state][0] (tx_fifo_inst_n_3),
        .\rtx_engine_reg[state][0]_0 (tx_fifo_inst_n_13),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .spi_clk_en(spi_clk_en),
        .\status_sync.free_o_reg_0 (tx_fifo_inst_n_1),
        .\status_sync.half_o_reg_0 (tx_fifo_inst_n_2));
endmodule

(* ORIG_REF_NAME = "neorv32_sysinfo" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_sysinfo
   (\iodev_rsp[1][data] ,
    \iodev_rsp[1][ack] ,
    \bus_rsp_o_reg[data][25]_0 ,
    m_axi_aclk,
    \bus_rsp_o_reg[data][23]_0 ,
    \bus_rsp_o_reg[data][11]_0 ,
    \bus_rsp_o_reg[ack]_0 ,
    \iodev_req[1][stb] );
  output [2:0]\iodev_rsp[1][data] ;
  output \iodev_rsp[1][ack] ;
  input \bus_rsp_o_reg[data][25]_0 ;
  input m_axi_aclk;
  input \bus_rsp_o_reg[data][23]_0 ;
  input \bus_rsp_o_reg[data][11]_0 ;
  input \bus_rsp_o_reg[ack]_0 ;
  input \iodev_req[1][stb] ;

  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[data][11]_0 ;
  wire \bus_rsp_o_reg[data][23]_0 ;
  wire \bus_rsp_o_reg[data][25]_0 ;
  wire \iodev_req[1][stb] ;
  wire \iodev_rsp[1][ack] ;
  wire [2:0]\iodev_rsp[1][data] ;
  wire m_axi_aclk;

  FDRE \bus_rsp_o_reg[ack] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\iodev_req[1][stb] ),
        .Q(\iodev_rsp[1][ack] ),
        .R(\bus_rsp_o_reg[ack]_0 ));
  FDRE \bus_rsp_o_reg[data][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][11]_0 ),
        .Q(\iodev_rsp[1][data] [0]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][23]_0 ),
        .Q(\iodev_rsp[1][data] [1]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][25]_0 ),
        .Q(\iodev_rsp[1][data] [2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "neorv32_top" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_top
   (\dbus_req_o[addr] ,
    \core_req[src] ,
    \ibus_req_o[addr] ,
    spi_csn_o,
    Q,
    m_axi_rready,
    m_axi_awready_0,
    m_axi_wready_0,
    \ctrl_reg[we] ,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_arvalid,
    uart0_txd_o,
    uart0_rts_o,
    uart1_txd_o,
    uart1_rts_o,
    spi_dat_o,
    spi_clk_o,
    twi_scl_o,
    twi_sda_o,
    neoled_o,
    m_axi_awaddr,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_awprot,
    m_axi_aclk,
    and_reduce_f,
    \generators.rstn_ext_sreg_reg[0]_0 ,
    m_axi_awready,
    m_axi_awvalid_0,
    m_axi_wready,
    m_axi_wvalid_0,
    m_axi_arready,
    m_axi_arvalid_0,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][25] ,
    mext_irq_i,
    msw_irq_i,
    uart0_cts_i,
    uart0_rxd_i,
    uart1_cts_i,
    uart1_rxd_i,
    spi_dat_i,
    twi_scl_i,
    twi_sda_i,
    m_axi_bvalid,
    m_axi_rvalid,
    wb_err_i,
    m_axi_rdata);
  output [1:0]\dbus_req_o[addr] ;
  output \core_req[src] ;
  output [1:0]\ibus_req_o[addr] ;
  output spi_csn_o;
  output [3:0]Q;
  output m_axi_rready;
  output m_axi_awready_0;
  output m_axi_wready_0;
  output \ctrl_reg[we] ;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_arvalid;
  output uart0_txd_o;
  output uart0_rts_o;
  output uart1_txd_o;
  output uart1_rts_o;
  output spi_dat_o;
  output spi_clk_o;
  output twi_scl_o;
  output twi_sda_o;
  output neoled_o;
  output [31:0]m_axi_awaddr;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output [1:0]m_axi_awprot;
  input m_axi_aclk;
  input and_reduce_f;
  input \generators.rstn_ext_sreg_reg[0]_0 ;
  input m_axi_awready;
  input m_axi_awvalid_0;
  input m_axi_wready;
  input m_axi_wvalid_0;
  input m_axi_arready;
  input m_axi_arvalid_0;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][25] ;
  input mext_irq_i;
  input msw_irq_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input uart1_cts_i;
  input uart1_rxd_i;
  input spi_dat_i;
  input twi_scl_i;
  input twi_sda_i;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input wb_err_i;
  input [31:0]m_axi_rdata;

  wire [3:0]Q;
  wire and_reduce_f;
  wire and_reduce_f5_out;
  wire \arbiter[state_nxt]00_out ;
  wire \arbiter_reg[a_req] ;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire \boot_req[stb] ;
  wire \boot_rsp[ack] ;
  wire \bus_rsp_o[data]1 ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \cg_en[neoled] ;
  wire \cg_en[spi] ;
  wire \cg_en[twi] ;
  wire \cg_en[uart0] ;
  wire \cg_en[uart1] ;
  wire \cg_en[wdt] ;
  wire [7:0]clk_gen;
  wire clk_gen_en__0;
  wire clk_gen_en_ff;
  wire \core_complex.neorv32_cpu_inst_n_100 ;
  wire \core_complex.neorv32_cpu_inst_n_101 ;
  wire \core_complex.neorv32_cpu_inst_n_102 ;
  wire \core_complex.neorv32_cpu_inst_n_103 ;
  wire \core_complex.neorv32_cpu_inst_n_140 ;
  wire \core_complex.neorv32_cpu_inst_n_143 ;
  wire \core_complex.neorv32_cpu_inst_n_149 ;
  wire \core_complex.neorv32_cpu_inst_n_150 ;
  wire \core_complex.neorv32_cpu_inst_n_158 ;
  wire \core_complex.neorv32_cpu_inst_n_159 ;
  wire \core_complex.neorv32_cpu_inst_n_34 ;
  wire \core_complex.neorv32_cpu_inst_n_35 ;
  wire \core_complex.neorv32_cpu_inst_n_40 ;
  wire \core_complex.neorv32_cpu_inst_n_41 ;
  wire \core_complex.neorv32_cpu_inst_n_42 ;
  wire \core_complex.neorv32_cpu_inst_n_43 ;
  wire \core_complex.neorv32_cpu_inst_n_46 ;
  wire \core_complex.neorv32_cpu_inst_n_47 ;
  wire \core_complex.neorv32_cpu_inst_n_48 ;
  wire \core_complex.neorv32_cpu_inst_n_49 ;
  wire \core_complex.neorv32_cpu_inst_n_54 ;
  wire \core_complex.neorv32_cpu_inst_n_55 ;
  wire \core_complex.neorv32_cpu_inst_n_56 ;
  wire \core_complex.neorv32_cpu_inst_n_57 ;
  wire \core_complex.neorv32_cpu_inst_n_58 ;
  wire \core_complex.neorv32_cpu_inst_n_59 ;
  wire \core_complex.neorv32_cpu_inst_n_60 ;
  wire \core_complex.neorv32_cpu_inst_n_64 ;
  wire \core_complex.neorv32_cpu_inst_n_66 ;
  wire \core_complex.neorv32_cpu_inst_n_69 ;
  wire \core_complex.neorv32_cpu_inst_n_71 ;
  wire \core_complex.neorv32_cpu_inst_n_72 ;
  wire \core_complex.neorv32_cpu_inst_n_73 ;
  wire \core_complex.neorv32_cpu_inst_n_74 ;
  wire \core_complex.neorv32_cpu_inst_n_75 ;
  wire \core_complex.neorv32_cpu_inst_n_76 ;
  wire \core_complex.neorv32_cpu_inst_n_77 ;
  wire \core_complex.neorv32_cpu_inst_n_78 ;
  wire \core_complex.neorv32_cpu_inst_n_79 ;
  wire \core_complex.neorv32_cpu_inst_n_82 ;
  wire \core_complex.neorv32_cpu_inst_n_84 ;
  wire \core_complex.neorv32_cpu_inst_n_85 ;
  wire \core_complex.neorv32_cpu_inst_n_86 ;
  wire \core_complex.neorv32_cpu_inst_n_87 ;
  wire \core_complex.neorv32_cpu_inst_n_88 ;
  wire \core_complex.neorv32_cpu_inst_n_89 ;
  wire \core_complex.neorv32_cpu_inst_n_90 ;
  wire \core_complex.neorv32_cpu_inst_n_91 ;
  wire \core_complex.neorv32_cpu_inst_n_92 ;
  wire \core_complex.neorv32_cpu_inst_n_94 ;
  wire \core_complex.neorv32_cpu_inst_n_95 ;
  wire \core_complex.neorv32_cpu_inst_n_97 ;
  wire \core_complex.neorv32_cpu_inst_n_98 ;
  wire \core_complex.neorv32_cpu_inst_n_99 ;
  wire [31:2]\core_req[addr] ;
  wire \core_req[src] ;
  wire \core_req[stb] ;
  wire [1:0]\cpu_d_req[addr] ;
  wire [3:0]\cpu_d_req[ben] ;
  wire [31:0]\cpu_d_req[data] ;
  wire [15:0]cpu_firq;
  wire \cpu_i_rsp[err] ;
  wire cpu_sleep;
  wire \ctrl[enable]17_out ;
  wire \ctrl[enable]7_out ;
  wire [2:2]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl[prsc] ;
  wire \ctrl[prsc]_0 ;
  wire \ctrl_reg[enable]0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \ctrl_reg[sim_mode]__0_6 ;
  wire \ctrl_reg[we] ;
  wire \data_buffer/fifo[we] ;
  wire [1:0]\dbus_req_o[addr] ;
  wire \dmem_req[stb] ;
  wire \dmem_rsp[ack] ;
  wire \fifo[empty] ;
  wire \fifo[empty]_2 ;
  wire \fifo[empty]_5 ;
  wire \fifo[empty]_7 ;
  wire fifo_clr;
  wire fifo_clr1;
  wire \generators.clk_div[0]_i_2_n_0 ;
  wire \generators.clk_div[0]_i_3_n_0 ;
  wire \generators.clk_div[0]_i_4_n_0 ;
  wire \generators.clk_div[0]_i_5_n_0 ;
  wire \generators.clk_div[4]_i_2_n_0 ;
  wire \generators.clk_div[4]_i_3_n_0 ;
  wire \generators.clk_div[4]_i_4_n_0 ;
  wire \generators.clk_div[4]_i_5_n_0 ;
  wire \generators.clk_div[8]_i_2_n_0 ;
  wire \generators.clk_div[8]_i_3_n_0 ;
  wire \generators.clk_div[8]_i_4_n_0 ;
  wire \generators.clk_div[8]_i_5_n_0 ;
  wire \generators.clk_div_ff_reg_n_0_[0] ;
  wire \generators.clk_div_ff_reg_n_0_[11] ;
  wire [11:0]\generators.clk_div_reg ;
  wire \generators.clk_div_reg[0]_i_1_n_0 ;
  wire \generators.clk_div_reg[0]_i_1_n_1 ;
  wire \generators.clk_div_reg[0]_i_1_n_2 ;
  wire \generators.clk_div_reg[0]_i_1_n_3 ;
  wire \generators.clk_div_reg[0]_i_1_n_4 ;
  wire \generators.clk_div_reg[0]_i_1_n_5 ;
  wire \generators.clk_div_reg[0]_i_1_n_6 ;
  wire \generators.clk_div_reg[0]_i_1_n_7 ;
  wire \generators.clk_div_reg[4]_i_1_n_0 ;
  wire \generators.clk_div_reg[4]_i_1_n_1 ;
  wire \generators.clk_div_reg[4]_i_1_n_2 ;
  wire \generators.clk_div_reg[4]_i_1_n_3 ;
  wire \generators.clk_div_reg[4]_i_1_n_4 ;
  wire \generators.clk_div_reg[4]_i_1_n_5 ;
  wire \generators.clk_div_reg[4]_i_1_n_6 ;
  wire \generators.clk_div_reg[4]_i_1_n_7 ;
  wire \generators.clk_div_reg[8]_i_1_n_1 ;
  wire \generators.clk_div_reg[8]_i_1_n_2 ;
  wire \generators.clk_div_reg[8]_i_1_n_3 ;
  wire \generators.clk_div_reg[8]_i_1_n_4 ;
  wire \generators.clk_div_reg[8]_i_1_n_5 ;
  wire \generators.clk_div_reg[8]_i_1_n_6 ;
  wire \generators.clk_div_reg[8]_i_1_n_7 ;
  wire \generators.clk_div_reg_n_0_[3] ;
  wire \generators.clk_div_reg_n_0_[4] ;
  wire \generators.clk_div_reg_n_0_[7] ;
  wire \generators.clk_div_reg_n_0_[8] ;
  wire \generators.rstn_ext_sreg_reg[0]_0 ;
  wire \generators.rstn_ext_sreg_reg_n_0_[0] ;
  wire \generators.rstn_ext_sreg_reg_n_0_[3] ;
  wire [1:0]\ibus_req_o[addr] ;
  wire \imem_req[stb] ;
  wire \imem_rsp[ack] ;
  wire \io_rsp[ack] ;
  wire [26:7]\io_rsp[data] ;
  wire \io_system.neorv32_bus_io_switch_inst_n_0 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_1 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_15 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_16 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_17 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_18 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_19 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_20 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_21 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_22 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_23 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_24 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_25 ;
  wire \io_system.neorv32_neoled_inst_true.neorv32_neoled_inst_n_31 ;
  wire \io_system.neorv32_neoled_inst_true.neorv32_neoled_inst_n_40 ;
  wire \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_26 ;
  wire \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_27 ;
  wire \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_28 ;
  wire \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_29 ;
  wire \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_30 ;
  wire \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_31 ;
  wire \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_32 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_3 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_40 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_41 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_42 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_43 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_44 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_45 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_46 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_47 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_48 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_49 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_3 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_35 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_36 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_37 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_39 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_40 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_41 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_42 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_43 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_44 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_45 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_46 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_47 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_48 ;
  wire \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_49 ;
  wire \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_3 ;
  wire \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_4 ;
  wire \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_5 ;
  wire \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_7 ;
  wire \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_8 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[1][stb] ;
  wire \iodev_req[2][stb] ;
  wire \iodev_req[4][stb] ;
  wire \iodev_req[5][stb] ;
  wire \iodev_req[6][stb] ;
  wire \iodev_req[7][stb] ;
  wire \iodev_req[9][stb] ;
  wire \iodev_rsp[10][ack] ;
  wire [31:0]\iodev_rsp[10][data] ;
  wire \iodev_rsp[11][ack] ;
  wire [31:0]\iodev_rsp[11][data] ;
  wire \iodev_rsp[1][ack] ;
  wire [25:11]\iodev_rsp[1][data] ;
  wire \iodev_rsp[2][ack] ;
  wire [31:0]\iodev_rsp[2][data] ;
  wire \iodev_rsp[4][ack] ;
  wire [31:0]\iodev_rsp[4][data] ;
  wire \iodev_rsp[5][ack] ;
  wire [31:0]\iodev_rsp[5][data] ;
  wire \iodev_rsp[6][ack] ;
  wire [31:0]\iodev_rsp[6][data] ;
  wire \iodev_rsp[7][ack] ;
  wire [31:0]\iodev_rsp[7][data] ;
  wire \iodev_rsp[9][ack] ;
  wire [31:0]\iodev_rsp[9][data] ;
  wire \keeper_reg[busy] ;
  wire m_axi_aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_0;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_awvalid_0;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire m_axi_wvalid_0;
  wire \main_rsp[ack] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_34 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_36 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_37 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_38 ;
  wire \memory_system.neorv32_wishbone_inst_true.neorv32_wishbone_inst_n_113 ;
  wire mext_irq_i;
  wire msw_irq_i;
  wire mtime_hi_we0;
  wire mtime_irq;
  wire mtime_lo_we0;
  wire mtimecmp_hi;
  wire mtimecmp_lo;
  wire neoled_o;
  wire neorv32_bus_gateway_inst_n_1;
  wire neorv32_bus_gateway_inst_n_35;
  wire neorv32_bus_gateway_inst_n_36;
  wire neorv32_bus_gateway_inst_n_37;
  wire neorv32_bus_gateway_inst_n_38;
  wire \neorv32_cpu_lsu_inst/misaligned ;
  wire p_0_in1_in;
  wire p_0_in2_in;
  wire p_0_in2_in_3;
  wire p_10_in;
  wire p_12_in;
  wire p_1_in3_in;
  wire p_2_in;
  wire [7:3]p_2_in_4;
  wire p_4_in;
  wire p_6_in;
  wire p_8_in;
  wire [31:0]rdata;
  wire [31:0]rdata_9;
  wire [7:0]rdata_o__0;
  wire [31:0]rdata_reg;
  wire rden;
  wire rden_8;
  wire reset_force1_out;
  wire reset_wdt4_out;
  wire [1:1]rst_cause;
  wire rstn_ext;
  wire rstn_sys;
  wire rstn_wdt;
  wire spi_clk_o;
  wire spi_csn_o;
  wire spi_dat_i;
  wire spi_dat_o;
  wire trig_data;
  wire trig_start;
  wire trig_stop;
  wire twi_scl_i;
  wire twi_scl_o;
  wire twi_sda_i;
  wire twi_sda_o;
  wire \tx_engine_fifo_inst/fifo[we] ;
  wire \tx_engine_fifo_inst/fifo[we]_1 ;
  wire \tx_fifo_inst/fifo[we] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire uart1_cts_i;
  wire uart1_rts_o;
  wire uart1_rxd_i;
  wire uart1_txd_o;
  wire \wb_core[cyc] ;
  wire wb_err_i;
  wire \xbus_rsp[ack] ;
  wire [31:0]\xbus_rsp[data] ;
  wire \xbus_rsp[err] ;
  wire [3:3]\NLW_generators.clk_div_reg[8]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \and_reduce_f_inferred__0/i_ 
       (.I0(\generators.rstn_ext_sreg_reg_n_0_[0] ),
        .I1(\generators.rstn_ext_sreg_reg_n_0_[3] ),
        .I2(p_0_in2_in),
        .I3(p_1_in3_in),
        .O(and_reduce_f5_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    clk_gen_en
       (.I0(\cg_en[neoled] ),
        .I1(\cg_en[wdt] ),
        .I2(\cg_en[uart1] ),
        .I3(\cg_en[uart0] ),
        .I4(\cg_en[twi] ),
        .I5(\cg_en[spi] ),
        .O(clk_gen_en__0));
  RV_RTDS_neorv32_integration_0_4_neorv32_bus_switch \core_complex.neorv32_core_bus_switch_inst 
       (.D(\cpu_i_rsp[err] ),
        .\FSM_sequential_arbiter_reg[state][1]_0 (\core_complex.neorv32_cpu_inst_n_64 ),
        .\arbiter[state_nxt]00_out (\arbiter[state_nxt]00_out ),
        .\arbiter_reg[a_req]0 (\arbiter_reg[a_req]0 ),
        .\arbiter_reg[a_req]_0 (\arbiter_reg[a_req] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]_0 (\arbiter_reg[b_req] ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .\bus_req_i[src] (\core_req[src] ),
        .\ctrl[lsu_req] (\ctrl[lsu_req] ),
        .m_axi_aclk(m_axi_aclk),
        .\main_rsp[ack] (\main_rsp[ack] ),
        .\main_rsp_o[err] (\main_rsp[err] ),
        .misaligned(\neorv32_cpu_lsu_inst/misaligned ),
        .rstn_sys(rstn_sys));
  RV_RTDS_neorv32_integration_0_4_neorv32_cpu \core_complex.neorv32_cpu_inst 
       (.D({\core_req[addr] ,\core_complex.neorv32_cpu_inst_n_34 ,\core_complex.neorv32_cpu_inst_n_35 }),
        .E(\core_complex.neorv32_cpu_inst_n_43 ),
        .\FSM_onehot_execute_engine_reg[state][5] (cpu_sleep),
        .Q(\ibus_req_o[addr] ),
        .SR(\core_complex.neorv32_cpu_inst_n_158 ),
        .WEA(\core_complex.neorv32_cpu_inst_n_49 ),
        .\arbiter[state_nxt]00_out (\arbiter[state_nxt]00_out ),
        .arbiter_err_reg(neorv32_bus_gateway_inst_n_1),
        .\arbiter_reg[a_req] (\arbiter_reg[a_req] ),
        .\arbiter_reg[a_req]0 (\arbiter_reg[a_req]0 ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[rtx_sreg][1] (\core_complex.neorv32_cpu_inst_n_95 ),
        .\arbiter_reg[rtx_sreg][2] (\core_complex.neorv32_cpu_inst_n_97 ),
        .\arbiter_reg[rtx_sreg][3] (\core_complex.neorv32_cpu_inst_n_98 ),
        .\arbiter_reg[rtx_sreg][4] (\core_complex.neorv32_cpu_inst_n_99 ),
        .\arbiter_reg[rtx_sreg][5] (\core_complex.neorv32_cpu_inst_n_100 ),
        .\arbiter_reg[rtx_sreg][6] (\core_complex.neorv32_cpu_inst_n_101 ),
        .\arbiter_reg[rtx_sreg][7] (\core_complex.neorv32_cpu_inst_n_102 ),
        .\arbiter_reg[rtx_sreg][8] (\core_complex.neorv32_cpu_inst_n_103 ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .arbiter_req_reg(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .\boot_req[stb] (\boot_req[stb] ),
        .\bus_req_i[src] (\core_req[src] ),
        .\bus_req_i[stb] (\dmem_req[stb] ),
        .\bus_req_o_reg[ben][0] (\core_complex.neorv32_cpu_inst_n_57 ),
        .\bus_req_o_reg[ben][1] (\core_complex.neorv32_cpu_inst_n_54 ),
        .\bus_req_o_reg[ben][1]_0 (\core_complex.neorv32_cpu_inst_n_58 ),
        .\bus_req_o_reg[ben][2] (\core_complex.neorv32_cpu_inst_n_55 ),
        .\bus_req_o_reg[ben][2]_0 (\core_complex.neorv32_cpu_inst_n_59 ),
        .\bus_req_o_reg[ben][3] (\cpu_d_req[ben] ),
        .\bus_req_o_reg[ben][3]_0 (\core_complex.neorv32_cpu_inst_n_56 ),
        .\bus_req_o_reg[ben][3]_1 (\core_complex.neorv32_cpu_inst_n_60 ),
        .\bus_req_o_reg[data][31] (\cpu_d_req[data] ),
        .\bus_req_o_reg[priv] (\core_complex.neorv32_cpu_inst_n_40 ),
        .\bus_req_o_reg[rw] (\core_complex.neorv32_cpu_inst_n_41 ),
        .\bus_req_o_reg[rw]_0 (\core_complex.neorv32_cpu_inst_n_42 ),
        .\bus_req_o_reg[rw]_1 (\core_complex.neorv32_cpu_inst_n_92 ),
        .\bus_req_o_reg[rw]_2 (\ctrl[enable]17_out ),
        .\bus_req_o_reg[rw]_3 (\core_complex.neorv32_cpu_inst_n_140 ),
        .\bus_req_o_reg[rw]_4 (\ctrl_reg[enable]0 ),
        .\bus_req_o_reg[rw]_5 (\core_complex.neorv32_cpu_inst_n_150 ),
        .\bus_req_o_reg[rw]_6 (mtimecmp_lo),
        .\bus_req_o_reg[rw]_7 (mtimecmp_hi),
        .\bus_req_o_reg[rw]_8 (\core_complex.neorv32_cpu_inst_n_159 ),
        .\bus_rsp_o[data]1 (\bus_rsp_o[data]1 ),
        .\bus_rsp_o_reg[data][11] (\bus_rsp_o_reg[data][11] ),
        .\bus_rsp_o_reg[data][25] (\bus_rsp_o_reg[data][25] ),
        .\bus_rsp_o_reg[data][2] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_3 ),
        .\bus_rsp_o_reg[data][2]_0 (\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_3 ),
        .\bus_rsp_o_reg[data][31] (\io_system.neorv32_neoled_inst_true.neorv32_neoled_inst_n_31 ),
        .\bus_rsp_o_reg[data][31]_0 (\io_system.neorv32_neoled_inst_true.neorv32_neoled_inst_n_40 ),
        .\bus_rsp_o_reg[data][5] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 }),
        .\bus_rsp_o_reg[data][5]_0 ({\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_35 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_36 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_37 }),
        .\bus_rsp_o_reg[data][7] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_42 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_43 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_44 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_45 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_46 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_47 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_48 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_49 }),
        .\bus_rsp_o_reg[data][7]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_40 }),
        .\bus_rsp_o_reg[data][7]_1 ({\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_42 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_43 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_44 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_45 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_46 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_47 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_48 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_49 }),
        .\bus_rsp_o_reg[data][7]_2 ({\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_39 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_40 }),
        .\bus_rsp_o_reg[data][7]_3 ({p_0_in2_in_3,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_26 ,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_27 ,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_28 ,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_29 ,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_30 ,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_31 ,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_32 }),
        .\cg_en[twi] (\cg_en[twi] ),
        .\cg_en[uart0] (\cg_en[uart0] ),
        .\cg_en[uart1] (\cg_en[uart1] ),
        .\core_req[stb] (\core_req[stb] ),
        .cpu_firq({cpu_firq[15],cpu_firq[9],cpu_firq[7:2],cpu_firq[0]}),
        .\ctrl[lsu_req] (\ctrl[lsu_req] ),
        .\ctrl[prsc] (\ctrl[prsc]_0 ),
        .\ctrl[prsc]_0 (\ctrl[prsc] ),
        .\ctrl_reg[adr][14] (\arbiter_reg[b_req] ),
        .\ctrl_reg[enable] (\core_complex.neorv32_cpu_inst_n_78 ),
        .\ctrl_reg[enable]_0 (\core_complex.neorv32_cpu_inst_n_91 ),
        .\ctrl_reg[lock] (\ctrl[enable]7_out ),
        .\ctrl_reg[lsu_req] (\core_complex.neorv32_cpu_inst_n_64 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\ctrl_reg[sim_mode]__0_2 (\ctrl_reg[sim_mode]__0_6 ),
        .\ctrl_reg[state] (\core_complex.neorv32_cpu_inst_n_149 ),
        .\ctrl_reg[state]_0 (\memory_system.neorv32_wishbone_inst_true.neorv32_wishbone_inst_n_113 ),
        .\execute_engine_reg[ir][14] (\ctrl[ir_funct3] ),
        .\fetch_engine_reg[pc][2] (\core_complex.neorv32_cpu_inst_n_66 ),
        .\fetch_engine_reg[pc][2]_0 (\tx_engine_fifo_inst/fifo[we]_1 ),
        .\fetch_engine_reg[pc][2]_1 (\core_complex.neorv32_cpu_inst_n_79 ),
        .\fetch_engine_reg[pc][2]_2 (\tx_engine_fifo_inst/fifo[we] ),
        .\fetch_engine_reg[pc][2]_3 (\tx_fifo_inst/fifo[we] ),
        .\fetch_engine_reg[pc][2]_4 (\core_complex.neorv32_cpu_inst_n_94 ),
        .\fetch_engine_reg[pc][2]_5 (\data_buffer/fifo[we] ),
        .\fetch_engine_reg[pc][31] (\imem_req[stb] ),
        .\fifo[empty] (\fifo[empty]_5 ),
        .\fifo[empty]_1 (\fifo[empty]_7 ),
        .\fifo[empty]_3 (\fifo[empty]_2 ),
        .\fifo[empty]_4 (\fifo[empty] ),
        .fifo_clr(fifo_clr),
        .fifo_clr1(fifo_clr1),
        .\fifo_memory.fifo_reg[data][1][17] (\cpu_i_rsp[err] ),
        .\fifo_read_sync.rdata_o_reg[0] (\core_complex.neorv32_cpu_inst_n_69 ),
        .\fifo_read_sync.rdata_o_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_82 ),
        .\fifo_read_sync.rdata_o_reg[1] (\core_complex.neorv32_cpu_inst_n_71 ),
        .\fifo_read_sync.rdata_o_reg[1]_0 (\core_complex.neorv32_cpu_inst_n_84 ),
        .\fifo_read_sync.rdata_o_reg[2] (\core_complex.neorv32_cpu_inst_n_72 ),
        .\fifo_read_sync.rdata_o_reg[2]_0 (\core_complex.neorv32_cpu_inst_n_85 ),
        .\fifo_read_sync.rdata_o_reg[3] (\core_complex.neorv32_cpu_inst_n_73 ),
        .\fifo_read_sync.rdata_o_reg[3]_0 (\core_complex.neorv32_cpu_inst_n_86 ),
        .\fifo_read_sync.rdata_o_reg[4] (\core_complex.neorv32_cpu_inst_n_74 ),
        .\fifo_read_sync.rdata_o_reg[4]_0 (\core_complex.neorv32_cpu_inst_n_87 ),
        .\fifo_read_sync.rdata_o_reg[5] (\core_complex.neorv32_cpu_inst_n_75 ),
        .\fifo_read_sync.rdata_o_reg[5]_0 (\core_complex.neorv32_cpu_inst_n_88 ),
        .\fifo_read_sync.rdata_o_reg[6] (\core_complex.neorv32_cpu_inst_n_76 ),
        .\fifo_read_sync.rdata_o_reg[6]_0 (\core_complex.neorv32_cpu_inst_n_89 ),
        .\fifo_read_sync.rdata_o_reg[7] (\core_complex.neorv32_cpu_inst_n_77 ),
        .\fifo_read_sync.rdata_o_reg[7]_0 (\core_complex.neorv32_cpu_inst_n_90 ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[1][stb] (\iodev_req[1][stb] ),
        .\iodev_req[2][stb] (\iodev_req[2][stb] ),
        .\iodev_req[4][stb] (\iodev_req[4][stb] ),
        .\iodev_req[5][stb] (\iodev_req[5][stb] ),
        .\iodev_req[6][stb] (\iodev_req[6][stb] ),
        .\iodev_req[7][stb] (\iodev_req[7][stb] ),
        .\iodev_req[9][stb] (\iodev_req[9][stb] ),
        .m_axi_aclk(m_axi_aclk),
        .\main_rsp[ack] (\main_rsp[ack] ),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp_o[err] (\main_rsp[err] ),
        .\mar_reg[2] (\core_complex.neorv32_cpu_inst_n_46 ),
        .\mar_reg[2]_0 (\core_complex.neorv32_cpu_inst_n_48 ),
        .\mar_reg[3] ({\dbus_req_o[addr] ,\cpu_d_req[addr] }),
        .\mar_reg[3]_0 (\core_complex.neorv32_cpu_inst_n_47 ),
        .misaligned(\neorv32_cpu_lsu_inst/misaligned ),
        .mtime_hi_we0(mtime_hi_we0),
        .mtime_lo_we0(mtime_lo_we0),
        .p_0_in1_in(p_0_in1_in),
        .p_2_in(p_2_in_4),
        .rdata({rdata_9[31],rdata_9[23],rdata_9[15],rdata_9[7]}),
        .\rdata_o[31]_i_2 (neorv32_bus_gateway_inst_n_35),
        .\rdata_o[31]_i_2_0 (neorv32_bus_gateway_inst_n_38),
        .\rdata_o[31]_i_2_1 (neorv32_bus_gateway_inst_n_36),
        .\rdata_o[31]_i_2_2 (neorv32_bus_gateway_inst_n_37),
        .\rdata_o_reg[16] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ),
        .\rdata_o_reg[7] (rdata_o__0),
        .\rdata_o_reg[8] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_34 ),
        .\rdata_o_reg[8]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_36 ),
        .rden(rden_8),
        .reset_force1_out(reset_force1_out),
        .reset_force_reg(\io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_8 ),
        .reset_wdt4_out(reset_wdt4_out),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_41 ),
        .\rx_engine_reg[over]_0 (\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_41 ),
        .\serial_reg[state][1] (\core_complex.neorv32_cpu_inst_n_143 ),
        .\trap_ctrl_reg[irq_pnd][2] ({mext_irq_i,mtime_irq,msw_irq_i}),
        .trig_data(trig_data),
        .trig_start(trig_start),
        .trig_stop(trig_stop),
        .\wb_core[cyc] (\wb_core[cyc] ));
  LUT2 #(
    .INIT(4'h8)) 
    \generators.clk_div[0]_i_2 
       (.I0(clk_gen_en_ff),
        .I1(\generators.clk_div_reg_n_0_[3] ),
        .O(\generators.clk_div[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \generators.clk_div[0]_i_3 
       (.I0(clk_gen_en_ff),
        .I1(\generators.clk_div_reg [2]),
        .O(\generators.clk_div[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \generators.clk_div[0]_i_4 
       (.I0(clk_gen_en_ff),
        .I1(\generators.clk_div_reg [1]),
        .O(\generators.clk_div[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \generators.clk_div[0]_i_5 
       (.I0(\generators.clk_div_reg [0]),
        .I1(clk_gen_en_ff),
        .O(\generators.clk_div[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \generators.clk_div[4]_i_2 
       (.I0(clk_gen_en_ff),
        .I1(\generators.clk_div_reg_n_0_[7] ),
        .O(\generators.clk_div[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \generators.clk_div[4]_i_3 
       (.I0(clk_gen_en_ff),
        .I1(\generators.clk_div_reg [6]),
        .O(\generators.clk_div[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \generators.clk_div[4]_i_4 
       (.I0(clk_gen_en_ff),
        .I1(\generators.clk_div_reg [5]),
        .O(\generators.clk_div[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \generators.clk_div[4]_i_5 
       (.I0(clk_gen_en_ff),
        .I1(\generators.clk_div_reg_n_0_[4] ),
        .O(\generators.clk_div[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \generators.clk_div[8]_i_2 
       (.I0(clk_gen_en_ff),
        .I1(\generators.clk_div_reg [11]),
        .O(\generators.clk_div[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \generators.clk_div[8]_i_3 
       (.I0(clk_gen_en_ff),
        .I1(\generators.clk_div_reg [10]),
        .O(\generators.clk_div[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \generators.clk_div[8]_i_4 
       (.I0(clk_gen_en_ff),
        .I1(\generators.clk_div_reg [9]),
        .O(\generators.clk_div[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \generators.clk_div[8]_i_5 
       (.I0(clk_gen_en_ff),
        .I1(\generators.clk_div_reg_n_0_[8] ),
        .O(\generators.clk_div[8]_i_5_n_0 ));
  FDCE \generators.clk_div_ff_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [0]),
        .Q(\generators.clk_div_ff_reg_n_0_[0] ));
  FDCE \generators.clk_div_ff_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [10]),
        .Q(p_12_in));
  FDCE \generators.clk_div_ff_reg[11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [11]),
        .Q(\generators.clk_div_ff_reg_n_0_[11] ));
  FDCE \generators.clk_div_ff_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [1]),
        .Q(p_2_in));
  FDCE \generators.clk_div_ff_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [2]),
        .Q(p_4_in));
  FDCE \generators.clk_div_ff_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [5]),
        .Q(p_6_in));
  FDCE \generators.clk_div_ff_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [6]),
        .Q(p_8_in));
  FDCE \generators.clk_div_ff_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [9]),
        .Q(p_10_in));
  FDCE \generators.clk_div_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg[0]_i_1_n_7 ),
        .Q(\generators.clk_div_reg [0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \generators.clk_div_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\generators.clk_div_reg[0]_i_1_n_0 ,\generators.clk_div_reg[0]_i_1_n_1 ,\generators.clk_div_reg[0]_i_1_n_2 ,\generators.clk_div_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,clk_gen_en_ff}),
        .O({\generators.clk_div_reg[0]_i_1_n_4 ,\generators.clk_div_reg[0]_i_1_n_5 ,\generators.clk_div_reg[0]_i_1_n_6 ,\generators.clk_div_reg[0]_i_1_n_7 }),
        .S({\generators.clk_div[0]_i_2_n_0 ,\generators.clk_div[0]_i_3_n_0 ,\generators.clk_div[0]_i_4_n_0 ,\generators.clk_div[0]_i_5_n_0 }));
  FDCE \generators.clk_div_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg[8]_i_1_n_5 ),
        .Q(\generators.clk_div_reg [10]));
  FDCE \generators.clk_div_reg[11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg[8]_i_1_n_4 ),
        .Q(\generators.clk_div_reg [11]));
  FDCE \generators.clk_div_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg[0]_i_1_n_6 ),
        .Q(\generators.clk_div_reg [1]));
  FDCE \generators.clk_div_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg[0]_i_1_n_5 ),
        .Q(\generators.clk_div_reg [2]));
  FDCE \generators.clk_div_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg[0]_i_1_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[3] ));
  FDCE \generators.clk_div_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg[4]_i_1_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \generators.clk_div_reg[4]_i_1 
       (.CI(\generators.clk_div_reg[0]_i_1_n_0 ),
        .CO({\generators.clk_div_reg[4]_i_1_n_0 ,\generators.clk_div_reg[4]_i_1_n_1 ,\generators.clk_div_reg[4]_i_1_n_2 ,\generators.clk_div_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\generators.clk_div_reg[4]_i_1_n_4 ,\generators.clk_div_reg[4]_i_1_n_5 ,\generators.clk_div_reg[4]_i_1_n_6 ,\generators.clk_div_reg[4]_i_1_n_7 }),
        .S({\generators.clk_div[4]_i_2_n_0 ,\generators.clk_div[4]_i_3_n_0 ,\generators.clk_div[4]_i_4_n_0 ,\generators.clk_div[4]_i_5_n_0 }));
  FDCE \generators.clk_div_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg[4]_i_1_n_6 ),
        .Q(\generators.clk_div_reg [5]));
  FDCE \generators.clk_div_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg[4]_i_1_n_5 ),
        .Q(\generators.clk_div_reg [6]));
  FDCE \generators.clk_div_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg[4]_i_1_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[7] ));
  FDCE \generators.clk_div_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg[8]_i_1_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \generators.clk_div_reg[8]_i_1 
       (.CI(\generators.clk_div_reg[4]_i_1_n_0 ),
        .CO({\NLW_generators.clk_div_reg[8]_i_1_CO_UNCONNECTED [3],\generators.clk_div_reg[8]_i_1_n_1 ,\generators.clk_div_reg[8]_i_1_n_2 ,\generators.clk_div_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\generators.clk_div_reg[8]_i_1_n_4 ,\generators.clk_div_reg[8]_i_1_n_5 ,\generators.clk_div_reg[8]_i_1_n_6 ,\generators.clk_div_reg[8]_i_1_n_7 }),
        .S({\generators.clk_div[8]_i_2_n_0 ,\generators.clk_div[8]_i_3_n_0 ,\generators.clk_div[8]_i_4_n_0 ,\generators.clk_div[8]_i_5_n_0 }));
  FDCE \generators.clk_div_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg[8]_i_1_n_6 ),
        .Q(\generators.clk_div_reg [9]));
  FDCE \generators.clk_gen_en_ff_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(clk_gen_en__0),
        .Q(clk_gen_en_ff));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rst_cause_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_7 ),
        .Q(rst_cause));
  (* inverted = "yes" *) 
  FDPE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_reg_inv 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(and_reduce_f5_out),
        .PRE(\generators.rstn_ext_sreg_reg[0]_0 ),
        .Q(rstn_ext));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(\generators.rstn_ext_sreg_reg[0]_0 ),
        .D(1'b1),
        .Q(\generators.rstn_ext_sreg_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(\generators.rstn_ext_sreg_reg[0]_0 ),
        .D(\generators.rstn_ext_sreg_reg_n_0_[0] ),
        .Q(p_1_in3_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(\generators.rstn_ext_sreg_reg[0]_0 ),
        .D(p_1_in3_in),
        .Q(p_0_in2_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(\generators.rstn_ext_sreg_reg[0]_0 ),
        .D(p_0_in2_in),
        .Q(\generators.rstn_ext_sreg_reg_n_0_[3] ));
  (* inverted = "yes" *) 
  FDPE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_reg_inv 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(and_reduce_f),
        .PRE(\generators.rstn_ext_sreg_reg[0]_0 ),
        .Q(rstn_sys));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(\generators.rstn_ext_sreg_reg[0]_0 ),
        .D(rstn_wdt),
        .Q(Q[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(\generators.rstn_ext_sreg_reg[0]_0 ),
        .D(\io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_5 ),
        .Q(Q[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(\generators.rstn_ext_sreg_reg[0]_0 ),
        .D(\io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_4 ),
        .Q(Q[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(\generators.rstn_ext_sreg_reg[0]_0 ),
        .D(\io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_3 ),
        .Q(Q[3]));
  RV_RTDS_neorv32_integration_0_4_neorv32_bus_io_switch \io_system.neorv32_bus_io_switch_inst 
       (.Q({\iodev_rsp[11][data] [26:25],\iodev_rsp[11][data] [23:22],\iodev_rsp[11][data] [20:16],\iodev_rsp[11][data] [13:9],\iodev_rsp[11][data] [7],\iodev_rsp[11][data] [3:2]}),
        .\bus_rsp_o_reg[data][0] (\io_system.neorv32_bus_io_switch_inst_n_25 ),
        .\bus_rsp_o_reg[data][10] (\io_system.neorv32_bus_io_switch_inst_n_17 ),
        .\bus_rsp_o_reg[data][11] (\io_system.neorv32_bus_io_switch_inst_n_16 ),
        .\bus_rsp_o_reg[data][1] (\io_system.neorv32_bus_io_switch_inst_n_24 ),
        .\bus_rsp_o_reg[data][21] (\io_system.neorv32_bus_io_switch_inst_n_15 ),
        .\bus_rsp_o_reg[data][2] (\io_system.neorv32_bus_io_switch_inst_n_23 ),
        .\bus_rsp_o_reg[data][30] (\io_system.neorv32_bus_io_switch_inst_n_1 ),
        .\bus_rsp_o_reg[data][31] (\io_system.neorv32_bus_io_switch_inst_n_0 ),
        .\bus_rsp_o_reg[data][3] (\io_system.neorv32_bus_io_switch_inst_n_22 ),
        .\bus_rsp_o_reg[data][4] (\io_system.neorv32_bus_io_switch_inst_n_21 ),
        .\bus_rsp_o_reg[data][5] (\io_system.neorv32_bus_io_switch_inst_n_20 ),
        .\bus_rsp_o_reg[data][6] (\io_system.neorv32_bus_io_switch_inst_n_19 ),
        .\bus_rsp_o_reg[data][8] (\io_system.neorv32_bus_io_switch_inst_n_18 ),
        .\io_rsp[ack] (\io_rsp[ack] ),
        .\io_rsp[data] ({\io_rsp[data] [26:25],\io_rsp[data] [23:22],\io_rsp[data] [20:16],\io_rsp[data] [13:12],\io_rsp[data] [9],\io_rsp[data] [7]}),
        .\iodev_rsp[10][ack] (\iodev_rsp[10][ack] ),
        .\iodev_rsp[10][data] ({\iodev_rsp[10][data] [31],\iodev_rsp[10][data] [26:25],\iodev_rsp[10][data] [23:20],\iodev_rsp[10][data] [18:17],\iodev_rsp[10][data] [13:0]}),
        .\iodev_rsp[11][ack] (\iodev_rsp[11][ack] ),
        .\iodev_rsp[1][ack] (\iodev_rsp[1][ack] ),
        .\iodev_rsp[1][data] ({\iodev_rsp[1][data] [25],\iodev_rsp[1][data] [23]}),
        .\iodev_rsp[2][ack] (\iodev_rsp[2][ack] ),
        .\iodev_rsp[2][data] ({\iodev_rsp[2][data] [30],\iodev_rsp[2][data] [23:16],\iodev_rsp[2][data] [13:10],\iodev_rsp[2][data] [1:0]}),
        .\iodev_rsp[4][ack] (\iodev_rsp[4][ack] ),
        .\iodev_rsp[4][data] ({\iodev_rsp[4][data] [31:30],\iodev_rsp[4][data] [26:25],\iodev_rsp[4][data] [23:16],\iodev_rsp[4][data] [13:9],\iodev_rsp[4][data] [4:2]}),
        .\iodev_rsp[5][ack] (\iodev_rsp[5][ack] ),
        .\iodev_rsp[5][data] ({\iodev_rsp[5][data] [30],\iodev_rsp[5][data] [26:25],\iodev_rsp[5][data] [7:5],\iodev_rsp[5][data] [3:0]}),
        .\iodev_rsp[6][ack] (\iodev_rsp[6][ack] ),
        .\iodev_rsp[6][data] ({\iodev_rsp[6][data] [31],\iodev_rsp[6][data] [9:0]}),
        .\iodev_rsp[7][ack] (\iodev_rsp[7][ack] ),
        .\iodev_rsp[7][data] ({\iodev_rsp[7][data] [31],\iodev_rsp[7][data] [22],\iodev_rsp[7][data] [20:18],\iodev_rsp[7][data] [16],\iodev_rsp[7][data] [13:12],\iodev_rsp[7][data] [9:7],\iodev_rsp[7][data] [4],\iodev_rsp[7][data] [1:0]}),
        .\iodev_rsp[9][ack] (\iodev_rsp[9][ack] ),
        .\iodev_rsp[9][data] ({\iodev_rsp[9][data] [30],\iodev_rsp[9][data] [26:25],\iodev_rsp[9][data] [23:22],\iodev_rsp[9][data] [20],\iodev_rsp[9][data] [18:17],\iodev_rsp[9][data] [13:12],\iodev_rsp[9][data] [9:5]}));
  RV_RTDS_neorv32_integration_0_4_neorv32_mtime \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst 
       (.D(\core_req[addr] [3:2]),
        .E(mtimecmp_hi),
        .Q(\iodev_rsp[11][data] ),
        .SR(\core_complex.neorv32_cpu_inst_n_158 ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_rsp[11][ack] (\iodev_rsp[11][ack] ),
        .irq_o_reg_0(mtime_irq),
        .m_axi_aclk(m_axi_aclk),
        .mtime_hi_we0(mtime_hi_we0),
        .mtime_lo_we0(mtime_lo_we0),
        .\mtimecmp_hi_reg[31]_0 (\cpu_d_req[data] ),
        .\mtimecmp_lo_reg[31]_0 (mtimecmp_lo),
        .rstn_sys(rstn_sys));
  RV_RTDS_neorv32_integration_0_4_neorv32_neoled \io_system.neorv32_neoled_inst_true.neorv32_neoled_inst 
       (.D({\generators.clk_div_reg [11:9],\generators.clk_div_reg [6:5],\generators.clk_div_reg [2:0]}),
        .E(\ctrl_reg[enable]0 ),
        .Q({\generators.clk_div_ff_reg_n_0_[11] ,p_12_in,p_10_in,p_8_in,p_6_in,p_4_in,p_2_in,\generators.clk_div_ff_reg_n_0_[0] }),
        .\bus_rsp_o[data]1 (\bus_rsp_o[data]1 ),
        .\bus_rsp_o_reg[data][30]_0 (\core_complex.neorv32_cpu_inst_n_140 ),
        .\bus_rsp_o_reg[data][31]_0 (\core_complex.neorv32_cpu_inst_n_143 ),
        .\cg_en[neoled] (\cg_en[neoled] ),
        .clk_gen(clk_gen),
        .cpu_firq(cpu_firq[9]),
        .\fifo[empty] (\fifo[empty] ),
        .\fifo_buffer.fifo_reg[buf][0] (\data_buffer/fifo[we] ),
        .\fifo_buffer.fifo_reg[buf][31] (\cpu_d_req[data] ),
        .\fifo_reg[w_pnt][0] (\core_complex.neorv32_cpu_inst_n_42 ),
        .\fifo_reg[w_pnt][0]_0 (\core_req[addr] [2]),
        .\iodev_req[2][stb] (\iodev_req[2][stb] ),
        .\iodev_rsp[2][ack] (\iodev_rsp[2][ack] ),
        .\iodev_rsp[2][data] ({\iodev_rsp[2][data] [31:27],\iodev_rsp[2][data] [24:10],\iodev_rsp[2][data] [5:0]}),
        .m_axi_aclk(m_axi_aclk),
        .neoled_o(neoled_o),
        .rstn_sys(rstn_sys),
        .\serial_reg[state][0]_0 (\io_system.neorv32_neoled_inst_true.neorv32_neoled_inst_n_40 ),
        .\serial_reg[state][1]_0 (\io_system.neorv32_neoled_inst_true.neorv32_neoled_inst_n_31 ));
  RV_RTDS_neorv32_integration_0_4_neorv32_spi \io_system.neorv32_spi_inst_true.neorv32_spi_inst 
       (.D(\core_req[addr] [2]),
        .E(\tx_fifo_inst/fifo[we] ),
        .\bus_rsp_o_reg[data][31]_0 (\core_complex.neorv32_cpu_inst_n_92 ),
        .\cg_en[spi] (\cg_en[spi] ),
        .clk_gen(clk_gen),
        .cpu_firq(cpu_firq[6]),
        .\ctrl_reg[cs_sel][2]_0 (\core_complex.neorv32_cpu_inst_n_41 ),
        .\ctrl_reg[irq_tx_nhalf]_0 ({\cpu_d_req[data] [22:20],\cpu_d_req[data] [13:0]}),
        .\fifo[empty] (\fifo[empty]_2 ),
        .\fifo_reg[w_pnt][0] (\core_complex.neorv32_cpu_inst_n_42 ),
        .\iodev_req[7][stb] (\iodev_req[7][stb] ),
        .\iodev_rsp[7][ack] (\iodev_rsp[7][ack] ),
        .\iodev_rsp[7][data] ({\iodev_rsp[7][data] [31],\iodev_rsp[7][data] [22:18],\iodev_rsp[7][data] [16],\iodev_rsp[7][data] [13:0]}),
        .m_axi_aclk(m_axi_aclk),
        .rstn_sys(rstn_sys),
        .spi_clk_o(spi_clk_o),
        .spi_csn_o(spi_csn_o),
        .spi_dat_i(spi_dat_i),
        .spi_dat_o(spi_dat_o));
  RV_RTDS_neorv32_integration_0_4_neorv32_sysinfo \io_system.neorv32_sysinfo_inst 
       (.\bus_rsp_o_reg[ack]_0 (\core_complex.neorv32_cpu_inst_n_42 ),
        .\bus_rsp_o_reg[data][11]_0 (\core_complex.neorv32_cpu_inst_n_46 ),
        .\bus_rsp_o_reg[data][23]_0 (\core_complex.neorv32_cpu_inst_n_47 ),
        .\bus_rsp_o_reg[data][25]_0 (\core_complex.neorv32_cpu_inst_n_48 ),
        .\iodev_req[1][stb] (\iodev_req[1][stb] ),
        .\iodev_rsp[1][ack] (\iodev_rsp[1][ack] ),
        .\iodev_rsp[1][data] ({\iodev_rsp[1][data] [25],\iodev_rsp[1][data] [23],\iodev_rsp[1][data] [11]}),
        .m_axi_aclk(m_axi_aclk));
  RV_RTDS_neorv32_integration_0_4_neorv32_trng \io_system.neorv32_trng_inst_true.neorv32_trng_inst 
       (.\bus_rsp_o_reg[data][31]_0 (\core_complex.neorv32_cpu_inst_n_159 ),
        .cpu_firq(cpu_firq[15]),
        .enable_reg_0({\cpu_d_req[data] [30],\cpu_d_req[data] [27:25]}),
        .fifo_clr(fifo_clr),
        .fifo_clr1(fifo_clr1),
        .\fifo_reg[r_pnt][0] (\core_complex.neorv32_cpu_inst_n_42 ),
        .\iodev_req[5][stb] (\iodev_req[5][stb] ),
        .\iodev_rsp[5][ack] (\iodev_rsp[5][ack] ),
        .\iodev_rsp[5][data] ({\iodev_rsp[5][data] [31:30],\iodev_rsp[5][data] [27:25],\iodev_rsp[5][data] [7:0]}),
        .m_axi_aclk(m_axi_aclk),
        .rstn_sys(rstn_sys));
  RV_RTDS_neorv32_integration_0_4_neorv32_twi \io_system.neorv32_twi_inst_true.neorv32_twi_inst 
       (.D(\core_req[addr] [2]),
        .E(\ctrl[enable]17_out ),
        .Q({p_0_in2_in_3,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_26 ,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_27 ,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_28 ,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_29 ,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_30 ,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_31 ,\io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_32 }),
        .\bus_rsp_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_95 ),
        .\bus_rsp_o_reg[data][1]_0 (\core_complex.neorv32_cpu_inst_n_97 ),
        .\bus_rsp_o_reg[data][29]_0 (\core_complex.neorv32_cpu_inst_n_42 ),
        .\bus_rsp_o_reg[data][2]_0 (\core_complex.neorv32_cpu_inst_n_98 ),
        .\bus_rsp_o_reg[data][31]_0 (\core_complex.neorv32_cpu_inst_n_94 ),
        .\bus_rsp_o_reg[data][3]_0 (\core_complex.neorv32_cpu_inst_n_99 ),
        .\bus_rsp_o_reg[data][4]_0 (\core_complex.neorv32_cpu_inst_n_100 ),
        .\bus_rsp_o_reg[data][5]_0 (\core_complex.neorv32_cpu_inst_n_101 ),
        .\bus_rsp_o_reg[data][6]_0 (\core_complex.neorv32_cpu_inst_n_102 ),
        .\bus_rsp_o_reg[data][7]_0 (\core_complex.neorv32_cpu_inst_n_103 ),
        .\cg_en[twi] (\cg_en[twi] ),
        .clk_gen(clk_gen),
        .cpu_firq(cpu_firq[7]),
        .\ctrl_reg[cdiv][3]_0 (\cpu_d_req[data] [11:0]),
        .\ctrl_reg[prsc][2]_0 (p_2_in_4),
        .\iodev_req[6][stb] (\iodev_req[6][stb] ),
        .\iodev_rsp[6][ack] (\iodev_rsp[6][ack] ),
        .\iodev_rsp[6][data] ({\iodev_rsp[6][data] [31:29],\iodev_rsp[6][data] [11:0]}),
        .m_axi_aclk(m_axi_aclk),
        .rstn_sys(rstn_sys),
        .trig_data(trig_data),
        .trig_start(trig_start),
        .trig_stop(trig_stop),
        .twi_scl_i(twi_scl_i),
        .twi_scl_o(twi_scl_o),
        .twi_sda_i(twi_sda_i),
        .twi_sda_o(twi_sda_o));
  RV_RTDS_neorv32_integration_0_4_neorv32_uart \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst 
       (.D(\core_req[addr] [2]),
        .E(\tx_engine_fifo_inst/fifo[we]_1 ),
        .Q({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 }),
        .\bus_rsp_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_69 ),
        .\bus_rsp_o_reg[data][1]_0 (\core_complex.neorv32_cpu_inst_n_71 ),
        .\bus_rsp_o_reg[data][2]_0 (\core_complex.neorv32_cpu_inst_n_72 ),
        .\bus_rsp_o_reg[data][31]_0 (\core_complex.neorv32_cpu_inst_n_66 ),
        .\bus_rsp_o_reg[data][3]_0 (\core_complex.neorv32_cpu_inst_n_73 ),
        .\bus_rsp_o_reg[data][4]_0 (\core_complex.neorv32_cpu_inst_n_74 ),
        .\bus_rsp_o_reg[data][5]_0 (\core_complex.neorv32_cpu_inst_n_75 ),
        .\bus_rsp_o_reg[data][6]_0 (\core_complex.neorv32_cpu_inst_n_76 ),
        .\bus_rsp_o_reg[data][7]_0 (\core_complex.neorv32_cpu_inst_n_77 ),
        .\cg_en[uart0] (\cg_en[uart0] ),
        .clk_gen(clk_gen),
        .cpu_firq(cpu_firq[3:2]),
        .\ctrl[prsc] (\ctrl[prsc]_0 ),
        .\ctrl_reg[baud][1]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_40 }),
        .\ctrl_reg[hwfc_en]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_3 ),
        .\ctrl_reg[irq_tx_nhalf]_0 ({\cpu_d_req[data] [26:22],\cpu_d_req[data] [15:0]}),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo[empty] (\fifo[empty]_5 ),
        .\fifo_read_sync.rdata_o_reg[7] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_42 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_43 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_44 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_45 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_46 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_47 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_48 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_49 }),
        .\fifo_reg[w_pnt][0] (\core_complex.neorv32_cpu_inst_n_42 ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_rsp[10][ack] (\iodev_rsp[10][ack] ),
        .\iodev_rsp[10][data] ({\iodev_rsp[10][data] [31:30],\iodev_rsp[10][data] [26:20],\iodev_rsp[10][data] [18:17],\iodev_rsp[10][data] [15:0]}),
        .m_axi_aclk(m_axi_aclk),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over]_0 (\core_complex.neorv32_cpu_inst_n_78 ),
        .\status_sync.free_o_reg (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_41 ),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o));
  RV_RTDS_neorv32_integration_0_4_neorv32_uart__parameterized0 \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst 
       (.D(\core_req[addr] [2]),
        .E(\tx_engine_fifo_inst/fifo[we] ),
        .Q({\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_35 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_36 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_37 }),
        .\bus_rsp_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_82 ),
        .\bus_rsp_o_reg[data][1]_0 (\core_complex.neorv32_cpu_inst_n_84 ),
        .\bus_rsp_o_reg[data][2]_0 (\core_complex.neorv32_cpu_inst_n_85 ),
        .\bus_rsp_o_reg[data][31]_0 (\core_complex.neorv32_cpu_inst_n_79 ),
        .\bus_rsp_o_reg[data][3]_0 (\core_complex.neorv32_cpu_inst_n_86 ),
        .\bus_rsp_o_reg[data][4]_0 (\core_complex.neorv32_cpu_inst_n_87 ),
        .\bus_rsp_o_reg[data][5]_0 (\core_complex.neorv32_cpu_inst_n_88 ),
        .\bus_rsp_o_reg[data][6]_0 (\core_complex.neorv32_cpu_inst_n_89 ),
        .\bus_rsp_o_reg[data][7]_0 (\core_complex.neorv32_cpu_inst_n_90 ),
        .\cg_en[uart1] (\cg_en[uart1] ),
        .clk_gen(clk_gen),
        .cpu_firq(cpu_firq[5:4]),
        .\ctrl[prsc] (\ctrl[prsc] ),
        .\ctrl_reg[baud][1]_0 ({\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_39 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_40 }),
        .\ctrl_reg[hwfc_en]_0 (\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_3 ),
        .\ctrl_reg[irq_tx_nhalf]_0 ({\cpu_d_req[data] [26:22],\cpu_d_req[data] [15:0]}),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0_6 ),
        .\fifo[empty] (\fifo[empty]_7 ),
        .\fifo_read_sync.rdata_o_reg[7] ({\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_42 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_43 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_44 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_45 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_46 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_47 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_48 ,\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_49 }),
        .\fifo_reg[w_pnt][0] (\core_complex.neorv32_cpu_inst_n_42 ),
        .\iodev_req[9][stb] (\iodev_req[9][stb] ),
        .\iodev_rsp[9][ack] (\iodev_rsp[9][ack] ),
        .\iodev_rsp[9][data] ({\iodev_rsp[9][data] [31:30],\iodev_rsp[9][data] [26:20],\iodev_rsp[9][data] [18:17],\iodev_rsp[9][data] [15:0]}),
        .m_axi_aclk(m_axi_aclk),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over]_0 (\core_complex.neorv32_cpu_inst_n_91 ),
        .\status_sync.free_o_reg (\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_41 ),
        .uart1_cts_i(uart1_cts_i),
        .uart1_rts_o(uart1_rts_o),
        .uart1_rxd_i(uart1_rxd_i),
        .uart1_txd_o(uart1_txd_o));
  RV_RTDS_neorv32_integration_0_4_neorv32_wdt \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst 
       (.D({\io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_3 ,\io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_4 ,\io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_5 ,rstn_wdt}),
        .E(\ctrl[enable]7_out ),
        .Q(Q[2:0]),
        .\bus_rsp_o_reg[data][31]_0 (\core_complex.neorv32_cpu_inst_n_150 ),
        .\cg_en[wdt] (\cg_en[wdt] ),
        .clk_gen(clk_gen[7]),
        .cnt_inc_ff_reg_0(cpu_sleep),
        .cnt_started_reg_0(\generators.clk_div_reg [11]),
        .cnt_started_reg_1(\generators.clk_div_ff_reg_n_0_[11] ),
        .cpu_firq(cpu_firq[0]),
        .\ctrl_reg[lock]_0 (\io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_8 ),
        .\ctrl_reg[timeout][23]_0 ({\cpu_d_req[data] [31:8],\cpu_d_req[data] [4:0]}),
        .hw_rst_reg_0(\io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_7 ),
        .\iodev_req[4][stb] (\iodev_req[4][stb] ),
        .\iodev_rsp[4][ack] (\iodev_rsp[4][ack] ),
        .\iodev_rsp[4][data] ({\iodev_rsp[4][data] [31:8],\iodev_rsp[4][data] [6],\iodev_rsp[4][data] [4:0]}),
        .m_axi_aclk(m_axi_aclk),
        .reset_force1_out(reset_force1_out),
        .reset_force_reg_0(\core_req[addr] [2]),
        .reset_wdt4_out(reset_wdt4_out),
        .rst_cause(rst_cause),
        .rstn_sys(rstn_sys));
  RV_RTDS_neorv32_integration_0_4_neorv32_boot_rom \memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst 
       (.DOADO(rdata_reg),
        .\boot_req[stb] (\boot_req[stb] ),
        .\boot_rsp[ack] (\boot_rsp[ack] ),
        .\bus_req_i[addr] (\core_req[addr] [11:2]),
        .m_axi_aclk(m_axi_aclk),
        .rden_reg_0(\core_complex.neorv32_cpu_inst_n_42 ));
  RV_RTDS_neorv32_integration_0_4_neorv32_dmem \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst 
       (.D(\core_req[addr] [12:2]),
        .\boot_rsp[ack] (\boot_rsp[ack] ),
        .\bus_req_i[stb] (\dmem_req[stb] ),
        .\bus_rsp_o[ack] (\dmem_rsp[ack] ),
        .\bus_rsp_o_reg[ack]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .\io_rsp[ack] (\io_rsp[ack] ),
        .\keeper_reg[busy] (\keeper_reg[busy] ),
        .\keeper_reg[busy]_0 (\imem_rsp[ack] ),
        .m_axi_aclk(m_axi_aclk),
        .\mar_reg[1] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ),
        .mem_ram_b0_reg_0(\core_complex.neorv32_cpu_inst_n_57 ),
        .mem_ram_b1_reg_0(\core_complex.neorv32_cpu_inst_n_58 ),
        .mem_ram_b2_reg_0(\core_complex.neorv32_cpu_inst_n_59 ),
        .mem_ram_b3_reg_0(\cpu_d_req[data] ),
        .mem_ram_b3_reg_1(\core_complex.neorv32_cpu_inst_n_60 ),
        .rdata(rdata),
        .\rdata_o[31]_i_2 (neorv32_bus_gateway_inst_n_38),
        .\rdata_o[31]_i_2_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_38 ),
        .\rdata_o[31]_i_2_1 (\cpu_d_req[addr] [1]),
        .\rdata_o[31]_i_2_2 (neorv32_bus_gateway_inst_n_36),
        .\rdata_o[31]_i_2_3 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_37 ),
        .\rdata_o[31]_i_2_4 (\ctrl[ir_funct3] ),
        .rden(rden),
        .rden_reg_0(\core_complex.neorv32_cpu_inst_n_42 ),
        .\xbus_rsp[ack] (\xbus_rsp[ack] ));
  RV_RTDS_neorv32_integration_0_4_neorv32_imem \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst 
       (.D(\core_req[addr] [13:2]),
        .WEA(\core_complex.neorv32_cpu_inst_n_49 ),
        .\arbiter_reg[b_req] (\dmem_rsp[ack] ),
        .\boot_rsp[ack] (\boot_rsp[ack] ),
        .\bus_req_i[src] (\core_req[src] ),
        .\bus_req_i[stb] (\imem_req[stb] ),
        .\bus_rsp_o[ack] (\imem_rsp[ack] ),
        .\bus_rsp_o_reg[ack]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .\imem_ram.mem_ram_b1_reg_0 (\core_complex.neorv32_cpu_inst_n_54 ),
        .\imem_ram.mem_ram_b2_reg_0 (\core_complex.neorv32_cpu_inst_n_55 ),
        .\imem_ram.mem_ram_b3_reg_0 (\cpu_d_req[data] ),
        .\imem_ram.mem_ram_b3_reg_1 (\core_complex.neorv32_cpu_inst_n_56 ),
        .\io_rsp[ack] (\io_rsp[ack] ),
        .m_axi_aclk(m_axi_aclk),
        .\main_rsp[ack] (\main_rsp[ack] ),
        .\main_rsp[data] (\main_rsp[data] ),
        .\mar_reg[0] (rdata_o__0),
        .rdata(rdata_9),
        .\rdata_o[15]_i_2 (neorv32_bus_gateway_inst_n_36),
        .\rdata_o[15]_i_2_0 (\ctrl[ir_funct3] ),
        .\rdata_o[15]_i_2_1 (neorv32_bus_gateway_inst_n_38),
        .\rdata_o_reg[7] (\cpu_d_req[addr] ),
        .rden(rden_8),
        .rden_reg_0(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_34 ),
        .rden_reg_1(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_36 ),
        .rden_reg_2(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_37 ),
        .rden_reg_3(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_38 ),
        .rden_reg_4(\core_complex.neorv32_cpu_inst_n_42 ),
        .\xbus_rsp[ack] (\xbus_rsp[ack] ));
  RV_RTDS_neorv32_integration_0_4_neorv32_wishbone \memory_system.neorv32_wishbone_inst_true.neorv32_wishbone_inst 
       (.D({\core_req[addr] ,\core_complex.neorv32_cpu_inst_n_34 ,\core_complex.neorv32_cpu_inst_n_35 }),
        .E(\core_complex.neorv32_cpu_inst_n_43 ),
        .Q(\xbus_rsp[data] ),
        .\bus_req_i[src] (\core_req[src] ),
        .\ctrl_reg[priv]_0 (\core_complex.neorv32_cpu_inst_n_40 ),
        .\ctrl_reg[sel][3]_0 (\cpu_d_req[ben] ),
        .\ctrl_reg[state]_0 (\core_complex.neorv32_cpu_inst_n_149 ),
        .\ctrl_reg[wdat][31]_0 (\cpu_d_req[data] ),
        .\ctrl_reg[we]_0 (\ctrl_reg[we] ),
        .\ctrl_reg[we]_1 (\core_complex.neorv32_cpu_inst_n_42 ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_0(m_axi_arvalid_0),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(m_axi_awready_0),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_0(m_axi_awvalid_0),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_bvalid_0(\memory_system.neorv32_wishbone_inst_true.neorv32_wishbone_inst_n_113 ),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(m_axi_wready_0),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_0(m_axi_wvalid_0),
        .rstn_sys(rstn_sys),
        .\wb_core[cyc] (\wb_core[cyc] ),
        .wb_err_i(wb_err_i),
        .\xbus_rsp[ack] (\xbus_rsp[ack] ),
        .\xbus_rsp[err] (\xbus_rsp[err] ));
  RV_RTDS_neorv32_integration_0_4_neorv32_bus_gateway neorv32_bus_gateway_inst
       (.DOADO(rdata_reg),
        .Q(\xbus_rsp[data] ),
        .\boot_rsp[ack] (\boot_rsp[ack] ),
        .\bus_req_i[src] (\core_req[src] ),
        .\core_req[stb] (\core_req[stb] ),
        .\ctrl_reg[rdat][23] (neorv32_bus_gateway_inst_n_37),
        .\ctrl_reg[rdat][7] (neorv32_bus_gateway_inst_n_35),
        .\fifo_memory.fifo[data][1][0]_i_2_0 (\io_system.neorv32_bus_io_switch_inst_n_25 ),
        .\fifo_memory.fifo[data][1][10]_i_2_0 (\io_system.neorv32_bus_io_switch_inst_n_17 ),
        .\fifo_memory.fifo[data][1][11]_i_2_0 (\io_system.neorv32_bus_io_switch_inst_n_16 ),
        .\fifo_memory.fifo[data][1][14]_i_2__0_0 (\io_system.neorv32_bus_io_switch_inst_n_1 ),
        .\fifo_memory.fifo[data][1][15]_i_3__0_0 ({\iodev_rsp[11][data] [31:27],\iodev_rsp[11][data] [24],\iodev_rsp[11][data] [21],\iodev_rsp[11][data] [15:14],\iodev_rsp[11][data] [8],\iodev_rsp[11][data] [6:4],\iodev_rsp[11][data] [1:0]}),
        .\fifo_memory.fifo[data][1][15]_i_3__0_1 (\io_system.neorv32_bus_io_switch_inst_n_0 ),
        .\fifo_memory.fifo[data][1][1]_i_2_0 (\io_system.neorv32_bus_io_switch_inst_n_24 ),
        .\fifo_memory.fifo[data][1][2]_i_2_0 (\io_system.neorv32_bus_io_switch_inst_n_23 ),
        .\fifo_memory.fifo[data][1][3]_i_2_0 (\io_system.neorv32_bus_io_switch_inst_n_22 ),
        .\fifo_memory.fifo[data][1][4]_i_2_0 (\io_system.neorv32_bus_io_switch_inst_n_21 ),
        .\fifo_memory.fifo[data][1][5]_i_2_0 (\io_system.neorv32_bus_io_switch_inst_n_20 ),
        .\fifo_memory.fifo[data][1][5]_i_2__0_0 (\io_system.neorv32_bus_io_switch_inst_n_15 ),
        .\fifo_memory.fifo[data][1][6]_i_2_0 (\io_system.neorv32_bus_io_switch_inst_n_19 ),
        .\fifo_memory.fifo[data][1][8]_i_2_0 (\io_system.neorv32_bus_io_switch_inst_n_18 ),
        .\io_rsp[data] ({\io_rsp[data] [26:25],\io_rsp[data] [23:22],\io_rsp[data] [20:16],\io_rsp[data] [13:12],\io_rsp[data] [9],\io_rsp[data] [7]}),
        .\iodev_rsp[10][data] ({\iodev_rsp[10][data] [30],\iodev_rsp[10][data] [24],\iodev_rsp[10][data] [15:14]}),
        .\iodev_rsp[1][data] (\iodev_rsp[1][data] [11]),
        .\iodev_rsp[2][data] ({\iodev_rsp[2][data] [31],\iodev_rsp[2][data] [29:27],\iodev_rsp[2][data] [24],\iodev_rsp[2][data] [15:14],\iodev_rsp[2][data] [5:2]}),
        .\iodev_rsp[4][data] ({\iodev_rsp[4][data] [29:27],\iodev_rsp[4][data] [24],\iodev_rsp[4][data] [15:14],\iodev_rsp[4][data] [8],\iodev_rsp[4][data] [6],\iodev_rsp[4][data] [1:0]}),
        .\iodev_rsp[5][data] ({\iodev_rsp[5][data] [31],\iodev_rsp[5][data] [27],\iodev_rsp[5][data] [4]}),
        .\iodev_rsp[6][data] ({\iodev_rsp[6][data] [30:29],\iodev_rsp[6][data] [11:10]}),
        .\iodev_rsp[7][data] ({\iodev_rsp[7][data] [21],\iodev_rsp[7][data] [11:10],\iodev_rsp[7][data] [6:5],\iodev_rsp[7][data] [3:2]}),
        .\iodev_rsp[9][data] ({\iodev_rsp[9][data] [31],\iodev_rsp[9][data] [24],\iodev_rsp[9][data] [21],\iodev_rsp[9][data] [15:14],\iodev_rsp[9][data] [11:10],\iodev_rsp[9][data] [4:0]}),
        .\keeper_reg[busy]_0 (\keeper_reg[busy] ),
        .\keeper_reg[busy]_1 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .\keeper_reg[err]_0 (neorv32_bus_gateway_inst_n_1),
        .m_axi_aclk(m_axi_aclk),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp_o[err] (\main_rsp[err] ),
        .p_0_in1_in(p_0_in1_in),
        .rdata(rdata_9),
        .rdata_1(rdata),
        .rden(rden_8),
        .rden_0(rden),
        .rden_reg(neorv32_bus_gateway_inst_n_36),
        .rden_reg_0(neorv32_bus_gateway_inst_n_38),
        .rstn_sys(rstn_sys),
        .\xbus_rsp[err] (\xbus_rsp[err] ));
endmodule

(* ORIG_REF_NAME = "neorv32_trng" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_trng
   (\iodev_rsp[5][data] ,
    \iodev_rsp[5][ack] ,
    cpu_firq,
    fifo_clr1,
    enable_reg_0,
    m_axi_aclk,
    rstn_sys,
    \bus_rsp_o_reg[data][31]_0 ,
    \iodev_req[5][stb] ,
    fifo_clr,
    \fifo_reg[r_pnt][0] );
  output [12:0]\iodev_rsp[5][data] ;
  output \iodev_rsp[5][ack] ;
  output [0:0]cpu_firq;
  input fifo_clr1;
  input [3:0]enable_reg_0;
  input m_axi_aclk;
  input rstn_sys;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \iodev_req[5][stb] ;
  input fifo_clr;
  input \fifo_reg[r_pnt][0] ;

  wire \bus_rsp_o_reg[data][31]_0 ;
  wire [0:0]cpu_firq;
  wire enable;
  wire [3:0]enable_reg_0;
  wire \fifo[avail] ;
  wire \fifo[we] ;
  wire fifo_clr;
  wire fifo_clr1;
  wire fifo_clr_reg_n_0;
  wire \fifo_reg[r_pnt][0] ;
  wire \iodev_req[5][stb] ;
  wire \iodev_rsp[5][ack] ;
  wire [12:0]\iodev_rsp[5][data] ;
  wire irq_fifo_full;
  wire irq_fifo_half;
  wire irq_fifo_nempty;
  wire irq_o0;
  wire m_axi_aclk;
  wire [7:0]\post_processing_enable.post_reg[buf] ;
  wire [7:0]rdata_o;
  wire rstn_sys;

  FDRE \bus_rsp_o_reg[ack] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\iodev_req[5][stb] ),
        .Q(\iodev_rsp[5][ack] ),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rdata_o[0]),
        .Q(\iodev_rsp[5][data] [0]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rdata_o[1]),
        .Q(\iodev_rsp[5][data] [1]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irq_fifo_nempty),
        .Q(\iodev_rsp[5][data] [8]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irq_fifo_half),
        .Q(\iodev_rsp[5][data] [9]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irq_fifo_full),
        .Q(\iodev_rsp[5][data] [10]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rdata_o[2]),
        .Q(\iodev_rsp[5][data] [2]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(enable),
        .Q(\iodev_rsp[5][data] [11]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\fifo[avail] ),
        .Q(\iodev_rsp[5][data] [12]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rdata_o[3]),
        .Q(\iodev_rsp[5][data] [3]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rdata_o[4]),
        .Q(\iodev_rsp[5][data] [4]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rdata_o[5]),
        .Q(\iodev_rsp[5][data] [5]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rdata_o[6]),
        .Q(\iodev_rsp[5][data] [6]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rdata_o[7]),
        .Q(\iodev_rsp[5][data] [7]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDCE enable_reg
       (.C(m_axi_aclk),
        .CE(fifo_clr1),
        .CLR(rstn_sys),
        .D(enable_reg_0[3]),
        .Q(enable));
  FDCE fifo_clr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(fifo_clr),
        .Q(fifo_clr_reg_n_0));
  FDCE irq_fifo_full_reg
       (.C(m_axi_aclk),
        .CE(fifo_clr1),
        .CLR(rstn_sys),
        .D(enable_reg_0[2]),
        .Q(irq_fifo_full));
  FDCE irq_fifo_half_reg
       (.C(m_axi_aclk),
        .CE(fifo_clr1),
        .CLR(rstn_sys),
        .D(enable_reg_0[1]),
        .Q(irq_fifo_half));
  FDCE irq_fifo_nempty_reg
       (.C(m_axi_aclk),
        .CE(fifo_clr1),
        .CLR(rstn_sys),
        .D(enable_reg_0[0]),
        .Q(irq_fifo_nempty));
  FDRE irq_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irq_o0),
        .Q(cpu_firq),
        .R(1'b0));
  RV_RTDS_neorv32_integration_0_4_neoTRNG neoTRNG_inst
       (.Q(\post_processing_enable.post_reg[buf] ),
        .enable(enable),
        .\fifo[we] (\fifo[we] ),
        .m_axi_aclk(m_axi_aclk),
        .rstn_sys(rstn_sys));
  RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_3 rnd_pool_fifo_inst
       (.D(\post_processing_enable.post_reg[buf] ),
        .Q(rdata_o),
        .enable(enable),
        .\fifo[avail] (\fifo[avail] ),
        .\fifo[we] (\fifo[we] ),
        .\fifo_reg[r_pnt][0]_0 (fifo_clr_reg_n_0),
        .\fifo_reg[r_pnt][0]_1 (\fifo_reg[r_pnt][0] ),
        .\iodev_req[5][stb] (\iodev_req[5][stb] ),
        .irq_fifo_full(irq_fifo_full),
        .irq_fifo_half(irq_fifo_half),
        .irq_fifo_nempty(irq_fifo_nempty),
        .irq_o0(irq_o0),
        .m_axi_aclk(m_axi_aclk),
        .rstn_sys(rstn_sys));
endmodule

(* ORIG_REF_NAME = "neorv32_twi" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_twi
   (\cg_en[twi] ,
    \ctrl_reg[prsc][2]_0 ,
    \iodev_rsp[6][data] ,
    \iodev_rsp[6][ack] ,
    cpu_firq,
    twi_scl_o,
    twi_sda_o,
    Q,
    E,
    \ctrl_reg[cdiv][3]_0 ,
    m_axi_aclk,
    rstn_sys,
    trig_stop,
    trig_data,
    trig_start,
    \bus_rsp_o_reg[data][7]_0 ,
    \bus_rsp_o_reg[data][6]_0 ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][4]_0 ,
    \bus_rsp_o_reg[data][3]_0 ,
    \bus_rsp_o_reg[data][2]_0 ,
    \bus_rsp_o_reg[data][1]_0 ,
    \bus_rsp_o_reg[data][0]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \iodev_req[6][stb] ,
    \bus_rsp_o_reg[data][29]_0 ,
    D,
    clk_gen,
    twi_scl_i,
    twi_sda_i);
  output \cg_en[twi] ;
  output [4:0]\ctrl_reg[prsc][2]_0 ;
  output [14:0]\iodev_rsp[6][data] ;
  output \iodev_rsp[6][ack] ;
  output [0:0]cpu_firq;
  output twi_scl_o;
  output twi_sda_o;
  output [7:0]Q;
  input [0:0]E;
  input [11:0]\ctrl_reg[cdiv][3]_0 ;
  input m_axi_aclk;
  input rstn_sys;
  input trig_stop;
  input trig_data;
  input trig_start;
  input \bus_rsp_o_reg[data][7]_0 ;
  input \bus_rsp_o_reg[data][6]_0 ;
  input \bus_rsp_o_reg[data][5]_0 ;
  input \bus_rsp_o_reg[data][4]_0 ;
  input \bus_rsp_o_reg[data][3]_0 ;
  input \bus_rsp_o_reg[data][2]_0 ;
  input \bus_rsp_o_reg[data][1]_0 ;
  input \bus_rsp_o_reg[data][0]_0 ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \iodev_req[6][stb] ;
  input \bus_rsp_o_reg[data][29]_0 ;
  input [0:0]D;
  input [7:0]clk_gen;
  input twi_scl_i;
  input twi_sda_i;

  wire [0:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \arbiter[bitcnt][3]_i_1_n_0 ;
  wire \arbiter[bitcnt][3]_i_2_n_0 ;
  wire \arbiter[rtx_sreg][0]_i_1_n_0 ;
  wire \arbiter[rtx_sreg][1]_i_1_n_0 ;
  wire \arbiter[rtx_sreg][2]_i_1_n_0 ;
  wire \arbiter[rtx_sreg][3]_i_1_n_0 ;
  wire \arbiter[rtx_sreg][4]_i_1_n_0 ;
  wire \arbiter[rtx_sreg][5]_i_1_n_0 ;
  wire \arbiter[rtx_sreg][6]_i_1_n_0 ;
  wire \arbiter[rtx_sreg][7]_i_1_n_0 ;
  wire \arbiter[rtx_sreg][8]_i_1_n_0 ;
  wire \arbiter[rtx_sreg][8]_i_2_n_0 ;
  wire \arbiter[rtx_sreg][8]_i_3_n_0 ;
  wire \arbiter[state][0]_i_1_n_0 ;
  wire \arbiter[state][1]_i_1_n_0 ;
  wire \arbiter[state][1]_i_3_n_0 ;
  wire \arbiter[state_nxt][0]_i_1_n_0 ;
  wire \arbiter[state_nxt][0]_i_2_n_0 ;
  wire \arbiter[state_nxt][1]_i_1_n_0 ;
  wire \arbiter[state_nxt][1]_i_2_n_0 ;
  wire [3:0]\arbiter_reg[bitcnt] ;
  wire \arbiter_reg[rtx_sreg_n_0_][0] ;
  wire \arbiter_reg[state_n_0_][0] ;
  wire \arbiter_reg[state_n_0_][1] ;
  wire \arbiter_reg[state_n_0_][2] ;
  wire \arbiter_reg[state_nxt_n_0_][0] ;
  wire \arbiter_reg[state_nxt_n_0_][1] ;
  wire \bus_rsp_o[data][29]_i_1__0_n_0 ;
  wire \bus_rsp_o[data][30]_i_1__0_n_0 ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][1]_0 ;
  wire \bus_rsp_o_reg[data][29]_0 ;
  wire \bus_rsp_o_reg[data][2]_0 ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][3]_0 ;
  wire \bus_rsp_o_reg[data][4]_0 ;
  wire \bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][6]_0 ;
  wire \bus_rsp_o_reg[data][7]_0 ;
  wire \cg_en[twi] ;
  wire [7:0]clk_gen;
  wire \clk_gen[cnt][3]_i_1_n_0 ;
  wire \clk_gen[cnt][3]_i_4_n_0 ;
  wire \clk_gen[cnt][3]_i_5_n_0 ;
  wire \clk_gen[cnt][3]_i_6_n_0 ;
  wire \clk_gen[cnt][3]_i_7_n_0 ;
  wire \clk_gen[phase]_0 ;
  wire \clk_gen[phase]_1 ;
  wire \clk_gen[phase_gen][3]_i_1_n_0 ;
  wire \clk_gen[tick]_i_1_n_0 ;
  wire [3:0]\clk_gen_reg[cnt] ;
  wire \clk_gen_reg[cnt][3]_i_2_n_0 ;
  wire \clk_gen_reg[phase_gen]0 ;
  wire \clk_gen_reg[phase_gen_ff_n_0_][0] ;
  wire \clk_gen_reg[phase_gen_n_0_][0] ;
  wire \clk_gen_reg[phase_gen_n_0_][1] ;
  wire \clk_gen_reg[phase_gen_n_0_][2] ;
  wire \clk_gen_reg[tick]__0 ;
  wire [0:0]cpu_firq;
  wire [11:0]\ctrl_reg[cdiv][3]_0 ;
  wire [4:0]\ctrl_reg[prsc][2]_0 ;
  wire \io_con[scl_out]_i_1_n_0 ;
  wire \io_con[scl_out]_i_2_n_0 ;
  wire \io_con[scl_out]_i_3_n_0 ;
  wire \io_con[sda_out]_i_1_n_0 ;
  wire \io_con[sda_out]_i_2_n_0 ;
  wire \io_con[sda_out]_i_4_n_0 ;
  wire \io_con[sda_out]_i_5_n_0 ;
  wire \io_con[sda_out]_i_7_n_0 ;
  wire \io_con[sda_out]_i_8_n_0 ;
  wire [1:0]\io_con_reg[scl_in_ff] ;
  wire [0:0]\io_con_reg[sda_in_ff] ;
  wire \io_con_reg[sda_in_ff_n_0_][1] ;
  wire \iodev_req[6][stb] ;
  wire \iodev_rsp[6][ack] ;
  wire [14:0]\iodev_rsp[6][data] ;
  wire irq_o0;
  wire m_axi_aclk;
  wire p_0_in;
  wire p_0_in23_out;
  wire p_0_in25_out;
  wire p_1_in18_in;
  wire p_1_in21_in;
  wire p_1_in24_in;
  wire [11:8]p_2_in;
  wire [0:0]p_2_out;
  wire p_3_in;
  wire [3:0]plusOp;
  wire [3:0]plusOp__0;
  wire rstn_sys;
  wire trig_data;
  wire trig_data_reg_n_0;
  wire trig_start;
  wire trig_start_reg_n_0;
  wire trig_stop;
  wire trig_stop_reg_n_0;
  wire twi_scl_i;
  wire twi_scl_o;
  wire twi_sda_i;
  wire twi_sda_o;

  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \arbiter[bitcnt][0]_i_1 
       (.I0(\arbiter_reg[bitcnt] [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arbiter[bitcnt][1]_i_1 
       (.I0(\arbiter_reg[bitcnt] [0]),
        .I1(\arbiter_reg[bitcnt] [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \arbiter[bitcnt][2]_i_1 
       (.I0(\arbiter_reg[bitcnt] [0]),
        .I1(\arbiter_reg[bitcnt] [1]),
        .I2(\arbiter_reg[bitcnt] [2]),
        .O(plusOp__0[2]));
  LUT3 #(
    .INIT(8'h02)) 
    \arbiter[bitcnt][3]_i_1 
       (.I0(\arbiter_reg[state_n_0_][2] ),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_n_0_][0] ),
        .O(\arbiter[bitcnt][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \arbiter[bitcnt][3]_i_2 
       (.I0(\arbiter_reg[state_n_0_][0] ),
        .I1(p_1_in24_in),
        .I2(p_0_in),
        .I3(\arbiter_reg[state_n_0_][2] ),
        .I4(\arbiter_reg[state_n_0_][1] ),
        .O(\arbiter[bitcnt][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \arbiter[bitcnt][3]_i_3 
       (.I0(\arbiter_reg[bitcnt] [1]),
        .I1(\arbiter_reg[bitcnt] [0]),
        .I2(\arbiter_reg[bitcnt] [2]),
        .I3(\arbiter_reg[bitcnt] [3]),
        .O(plusOp__0[3]));
  LUT4 #(
    .INIT(16'hA300)) 
    \arbiter[rtx_sreg][0]_i_1 
       (.I0(\io_con_reg[sda_in_ff_n_0_][1] ),
        .I1(\ctrl_reg[prsc][2]_0 [0]),
        .I2(\arbiter_reg[state_n_0_][1] ),
        .I3(\arbiter_reg[state_n_0_][2] ),
        .O(\arbiter[rtx_sreg][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \arbiter[rtx_sreg][1]_i_1 
       (.I0(\arbiter_reg[rtx_sreg_n_0_][0] ),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .I3(\ctrl_reg[cdiv][3]_0 [0]),
        .O(\arbiter[rtx_sreg][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \arbiter[rtx_sreg][2]_i_1 
       (.I0(Q[0]),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .I3(\ctrl_reg[cdiv][3]_0 [1]),
        .O(\arbiter[rtx_sreg][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \arbiter[rtx_sreg][3]_i_1 
       (.I0(Q[1]),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .I3(\ctrl_reg[cdiv][3]_0 [2]),
        .O(\arbiter[rtx_sreg][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \arbiter[rtx_sreg][4]_i_1 
       (.I0(Q[2]),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .I3(\ctrl_reg[cdiv][3]_0 [3]),
        .O(\arbiter[rtx_sreg][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \arbiter[rtx_sreg][5]_i_1 
       (.I0(Q[3]),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .I3(\ctrl_reg[cdiv][3]_0 [4]),
        .O(\arbiter[rtx_sreg][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \arbiter[rtx_sreg][6]_i_1 
       (.I0(Q[4]),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .I3(\ctrl_reg[cdiv][3]_0 [5]),
        .O(\arbiter[rtx_sreg][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \arbiter[rtx_sreg][7]_i_1 
       (.I0(Q[5]),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .I3(\ctrl_reg[cdiv][3]_0 [6]),
        .O(\arbiter[rtx_sreg][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75555555)) 
    \arbiter[rtx_sreg][8]_i_1 
       (.I0(\arbiter_reg[state_n_0_][2] ),
        .I1(\clk_gen_reg[phase_gen_n_0_][2] ),
        .I2(p_1_in18_in),
        .I3(\arbiter_reg[state_n_0_][1] ),
        .I4(\arbiter_reg[state_n_0_][0] ),
        .I5(\arbiter[rtx_sreg][8]_i_3_n_0 ),
        .O(\arbiter[rtx_sreg][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \arbiter[rtx_sreg][8]_i_2 
       (.I0(Q[6]),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .I3(\ctrl_reg[cdiv][3]_0 [7]),
        .O(\arbiter[rtx_sreg][8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \arbiter[rtx_sreg][8]_i_3 
       (.I0(trig_start_reg_n_0),
        .I1(trig_data_reg_n_0),
        .I2(trig_stop_reg_n_0),
        .I3(\arbiter_reg[state_n_0_][1] ),
        .I4(\arbiter_reg[state_n_0_][0] ),
        .O(\arbiter[rtx_sreg][8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4000)) 
    \arbiter[state][0]_i_1 
       (.I0(\arbiter_reg[state_n_0_][1] ),
        .I1(\arbiter_reg[state_n_0_][2] ),
        .I2(\arbiter_reg[state_nxt_n_0_][0] ),
        .I3(p_2_out),
        .I4(\arbiter_reg[state_n_0_][0] ),
        .O(\arbiter[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h00FF4000)) 
    \arbiter[state][1]_i_1 
       (.I0(\arbiter_reg[state_n_0_][0] ),
        .I1(\arbiter_reg[state_n_0_][2] ),
        .I2(\arbiter_reg[state_nxt_n_0_][1] ),
        .I3(p_2_out),
        .I4(\arbiter_reg[state_n_0_][1] ),
        .O(\arbiter[state][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECCCEFFCECCCECCC)) 
    \arbiter[state][1]_i_2 
       (.I0(p_0_in23_out),
        .I1(\arbiter[state][1]_i_3_n_0 ),
        .I2(\arbiter_reg[state_n_0_][1] ),
        .I3(\arbiter_reg[state_n_0_][0] ),
        .I4(\clk_gen[phase]_0 ),
        .I5(p_0_in25_out),
        .O(p_2_out));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \arbiter[state][1]_i_3 
       (.I0(\arbiter_reg[state_n_0_][0] ),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_nxt_n_0_][1] ),
        .I3(\arbiter_reg[state_nxt_n_0_][0] ),
        .I4(\clk_gen_reg[tick]__0 ),
        .I5(\arbiter_reg[state_n_0_][2] ),
        .O(\arbiter[state][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \arbiter[state][1]_i_4 
       (.I0(p_1_in24_in),
        .I1(p_0_in),
        .O(p_0_in25_out));
  LUT6 #(
    .INIT(64'hF200FFFFF2000000)) 
    \arbiter[state_nxt][0]_i_1 
       (.I0(trig_data_reg_n_0),
        .I1(trig_stop_reg_n_0),
        .I2(trig_start_reg_n_0),
        .I3(\arbiter[bitcnt][3]_i_1_n_0 ),
        .I4(\arbiter[state_nxt][0]_i_2_n_0 ),
        .I5(\arbiter_reg[state_nxt_n_0_][0] ),
        .O(\arbiter[state_nxt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \arbiter[state_nxt][0]_i_2 
       (.I0(\arbiter_reg[state_n_0_][0] ),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .I3(trig_stop_reg_n_0),
        .I4(trig_data_reg_n_0),
        .I5(trig_start_reg_n_0),
        .O(\arbiter[state_nxt][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000101000001000)) 
    \arbiter[state_nxt][1]_i_1 
       (.I0(\arbiter_reg[state_n_0_][0] ),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .I3(\arbiter[state_nxt][1]_i_2_n_0 ),
        .I4(trig_start_reg_n_0),
        .I5(\arbiter_reg[state_nxt_n_0_][1] ),
        .O(\arbiter[state_nxt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \arbiter[state_nxt][1]_i_2 
       (.I0(trig_stop_reg_n_0),
        .I1(trig_data_reg_n_0),
        .O(\arbiter[state_nxt][1]_i_2_n_0 ));
  FDRE \arbiter_reg[bitcnt][0] 
       (.C(m_axi_aclk),
        .CE(\arbiter[bitcnt][3]_i_2_n_0 ),
        .D(plusOp__0[0]),
        .Q(\arbiter_reg[bitcnt] [0]),
        .R(\arbiter[bitcnt][3]_i_1_n_0 ));
  FDRE \arbiter_reg[bitcnt][1] 
       (.C(m_axi_aclk),
        .CE(\arbiter[bitcnt][3]_i_2_n_0 ),
        .D(plusOp__0[1]),
        .Q(\arbiter_reg[bitcnt] [1]),
        .R(\arbiter[bitcnt][3]_i_1_n_0 ));
  FDRE \arbiter_reg[bitcnt][2] 
       (.C(m_axi_aclk),
        .CE(\arbiter[bitcnt][3]_i_2_n_0 ),
        .D(plusOp__0[2]),
        .Q(\arbiter_reg[bitcnt] [2]),
        .R(\arbiter[bitcnt][3]_i_1_n_0 ));
  FDRE \arbiter_reg[bitcnt][3] 
       (.C(m_axi_aclk),
        .CE(\arbiter[bitcnt][3]_i_2_n_0 ),
        .D(plusOp__0[3]),
        .Q(\arbiter_reg[bitcnt] [3]),
        .R(\arbiter[bitcnt][3]_i_1_n_0 ));
  FDRE \arbiter_reg[rtx_sreg][0] 
       (.C(m_axi_aclk),
        .CE(\arbiter[rtx_sreg][8]_i_1_n_0 ),
        .D(\arbiter[rtx_sreg][0]_i_1_n_0 ),
        .Q(\arbiter_reg[rtx_sreg_n_0_][0] ),
        .R(1'b0));
  FDRE \arbiter_reg[rtx_sreg][1] 
       (.C(m_axi_aclk),
        .CE(\arbiter[rtx_sreg][8]_i_1_n_0 ),
        .D(\arbiter[rtx_sreg][1]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \arbiter_reg[rtx_sreg][2] 
       (.C(m_axi_aclk),
        .CE(\arbiter[rtx_sreg][8]_i_1_n_0 ),
        .D(\arbiter[rtx_sreg][2]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \arbiter_reg[rtx_sreg][3] 
       (.C(m_axi_aclk),
        .CE(\arbiter[rtx_sreg][8]_i_1_n_0 ),
        .D(\arbiter[rtx_sreg][3]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \arbiter_reg[rtx_sreg][4] 
       (.C(m_axi_aclk),
        .CE(\arbiter[rtx_sreg][8]_i_1_n_0 ),
        .D(\arbiter[rtx_sreg][4]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \arbiter_reg[rtx_sreg][5] 
       (.C(m_axi_aclk),
        .CE(\arbiter[rtx_sreg][8]_i_1_n_0 ),
        .D(\arbiter[rtx_sreg][5]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \arbiter_reg[rtx_sreg][6] 
       (.C(m_axi_aclk),
        .CE(\arbiter[rtx_sreg][8]_i_1_n_0 ),
        .D(\arbiter[rtx_sreg][6]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \arbiter_reg[rtx_sreg][7] 
       (.C(m_axi_aclk),
        .CE(\arbiter[rtx_sreg][8]_i_1_n_0 ),
        .D(\arbiter[rtx_sreg][7]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \arbiter_reg[rtx_sreg][8] 
       (.C(m_axi_aclk),
        .CE(\arbiter[rtx_sreg][8]_i_1_n_0 ),
        .D(\arbiter[rtx_sreg][8]_i_2_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \arbiter_reg[state][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\arbiter[state][0]_i_1_n_0 ),
        .Q(\arbiter_reg[state_n_0_][0] ),
        .R(1'b0));
  FDRE \arbiter_reg[state][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\arbiter[state][1]_i_1_n_0 ),
        .Q(\arbiter_reg[state_n_0_][1] ),
        .R(1'b0));
  FDRE \arbiter_reg[state][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\cg_en[twi] ),
        .Q(\arbiter_reg[state_n_0_][2] ),
        .R(1'b0));
  FDRE \arbiter_reg[state_nxt][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\arbiter[state_nxt][0]_i_1_n_0 ),
        .Q(\arbiter_reg[state_nxt_n_0_][0] ),
        .R(1'b0));
  FDRE \arbiter_reg[state_nxt][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\arbiter[state_nxt][1]_i_1_n_0 ),
        .Q(\arbiter_reg[state_nxt_n_0_][1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000F10000)) 
    \bus_rsp_o[data][29]_i_1__0 
       (.I0(\io_con_reg[sda_in_ff_n_0_][1] ),
        .I1(\io_con_reg[scl_in_ff] [1]),
        .I2(p_3_in),
        .I3(\bus_rsp_o_reg[data][29]_0 ),
        .I4(\iodev_req[6][stb] ),
        .I5(D),
        .O(\bus_rsp_o[data][29]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_rsp_o[data][30]_i_1__0 
       (.I0(\arbiter_reg[rtx_sreg_n_0_][0] ),
        .O(\bus_rsp_o[data][30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_rsp_o[data][31]_i_2__3 
       (.I0(\arbiter_reg[state_nxt_n_0_][1] ),
        .I1(\arbiter_reg[state_nxt_n_0_][0] ),
        .I2(\arbiter_reg[state_n_0_][1] ),
        .I3(\arbiter_reg[state_n_0_][0] ),
        .O(p_3_in));
  FDRE \bus_rsp_o_reg[ack] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\iodev_req[6][stb] ),
        .Q(\iodev_rsp[6][ack] ),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][0]_0 ),
        .Q(\iodev_rsp[6][data] [0]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_2_in[10]),
        .Q(\iodev_rsp[6][data] [10]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_2_in[11]),
        .Q(\iodev_rsp[6][data] [11]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][1]_0 ),
        .Q(\iodev_rsp[6][data] [1]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o[data][29]_i_1__0_n_0 ),
        .Q(\iodev_rsp[6][data] [12]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][2]_0 ),
        .Q(\iodev_rsp[6][data] [2]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o[data][30]_i_1__0_n_0 ),
        .Q(\iodev_rsp[6][data] [13]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_3_in),
        .Q(\iodev_rsp[6][data] [14]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][3]_0 ),
        .Q(\iodev_rsp[6][data] [3]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][4]_0 ),
        .Q(\iodev_rsp[6][data] [4]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][5]_0 ),
        .Q(\iodev_rsp[6][data] [5]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][6]_0 ),
        .Q(\iodev_rsp[6][data] [6]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][7]_0 ),
        .Q(\iodev_rsp[6][data] [7]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_2_in[8]),
        .Q(\iodev_rsp[6][data] [8]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_2_in[9]),
        .Q(\iodev_rsp[6][data] [9]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_gen[cnt][0]_i_1 
       (.I0(\clk_gen_reg[cnt] [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clk_gen[cnt][1]_i_1 
       (.I0(\clk_gen_reg[cnt] [0]),
        .I1(\clk_gen_reg[cnt] [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clk_gen[cnt][2]_i_1 
       (.I0(\clk_gen_reg[cnt] [0]),
        .I1(\clk_gen_reg[cnt] [1]),
        .I2(\clk_gen_reg[cnt] [2]),
        .O(plusOp[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    \clk_gen[cnt][3]_i_1 
       (.I0(\clk_gen[cnt][3]_i_4_n_0 ),
        .I1(\clk_gen_reg[cnt][3]_i_2_n_0 ),
        .I2(\cg_en[twi] ),
        .O(\clk_gen[cnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clk_gen[cnt][3]_i_3 
       (.I0(\clk_gen_reg[cnt] [1]),
        .I1(\clk_gen_reg[cnt] [0]),
        .I2(\clk_gen_reg[cnt] [2]),
        .I3(\clk_gen_reg[cnt] [3]),
        .O(plusOp[3]));
  LUT5 #(
    .INIT(32'h90090000)) 
    \clk_gen[cnt][3]_i_4 
       (.I0(p_2_in[11]),
        .I1(\clk_gen_reg[cnt] [3]),
        .I2(p_2_in[10]),
        .I3(\clk_gen_reg[cnt] [2]),
        .I4(\clk_gen[cnt][3]_i_7_n_0 ),
        .O(\clk_gen[cnt][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    \clk_gen[cnt][3]_i_5 
       (.I0(clk_gen[1]),
        .I1(clk_gen[3]),
        .I2(\ctrl_reg[prsc][2]_0 [3]),
        .I3(clk_gen[0]),
        .I4(\ctrl_reg[prsc][2]_0 [2]),
        .I5(clk_gen[2]),
        .O(\clk_gen[cnt][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    \clk_gen[cnt][3]_i_6 
       (.I0(clk_gen[5]),
        .I1(clk_gen[7]),
        .I2(\ctrl_reg[prsc][2]_0 [3]),
        .I3(clk_gen[4]),
        .I4(\ctrl_reg[prsc][2]_0 [2]),
        .I5(clk_gen[6]),
        .O(\clk_gen[cnt][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \clk_gen[cnt][3]_i_7 
       (.I0(\clk_gen_reg[cnt] [0]),
        .I1(p_2_in[8]),
        .I2(\clk_gen_reg[cnt] [1]),
        .I3(p_2_in[9]),
        .O(\clk_gen[cnt][3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \clk_gen[phase_gen][3]_i_1 
       (.I0(\arbiter_reg[state_n_0_][1] ),
        .I1(\arbiter_reg[state_n_0_][0] ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .O(\clk_gen[phase_gen][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \clk_gen[phase_gen][3]_i_2 
       (.I0(\clk_gen_reg[tick]__0 ),
        .I1(twi_scl_o),
        .I2(\ctrl_reg[prsc][2]_0 [1]),
        .I3(\io_con_reg[scl_in_ff] [1]),
        .O(\clk_gen_reg[phase_gen]0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \clk_gen[tick]_i_1 
       (.I0(\cg_en[twi] ),
        .I1(\clk_gen_reg[cnt][3]_i_2_n_0 ),
        .I2(\clk_gen[cnt][3]_i_4_n_0 ),
        .O(\clk_gen[tick]_i_1_n_0 ));
  FDRE \clk_gen_reg[cnt][0] 
       (.C(m_axi_aclk),
        .CE(\clk_gen_reg[cnt][3]_i_2_n_0 ),
        .D(plusOp[0]),
        .Q(\clk_gen_reg[cnt] [0]),
        .R(\clk_gen[cnt][3]_i_1_n_0 ));
  FDRE \clk_gen_reg[cnt][1] 
       (.C(m_axi_aclk),
        .CE(\clk_gen_reg[cnt][3]_i_2_n_0 ),
        .D(plusOp[1]),
        .Q(\clk_gen_reg[cnt] [1]),
        .R(\clk_gen[cnt][3]_i_1_n_0 ));
  FDRE \clk_gen_reg[cnt][2] 
       (.C(m_axi_aclk),
        .CE(\clk_gen_reg[cnt][3]_i_2_n_0 ),
        .D(plusOp[2]),
        .Q(\clk_gen_reg[cnt] [2]),
        .R(\clk_gen[cnt][3]_i_1_n_0 ));
  FDRE \clk_gen_reg[cnt][3] 
       (.C(m_axi_aclk),
        .CE(\clk_gen_reg[cnt][3]_i_2_n_0 ),
        .D(plusOp[3]),
        .Q(\clk_gen_reg[cnt] [3]),
        .R(\clk_gen[cnt][3]_i_1_n_0 ));
  MUXF7 \clk_gen_reg[cnt][3]_i_2 
       (.I0(\clk_gen[cnt][3]_i_5_n_0 ),
        .I1(\clk_gen[cnt][3]_i_6_n_0 ),
        .O(\clk_gen_reg[cnt][3]_i_2_n_0 ),
        .S(\ctrl_reg[prsc][2]_0 [4]));
  FDSE \clk_gen_reg[phase_gen][0] 
       (.C(m_axi_aclk),
        .CE(\clk_gen_reg[phase_gen]0 ),
        .D(p_0_in),
        .Q(\clk_gen_reg[phase_gen_n_0_][0] ),
        .S(\clk_gen[phase_gen][3]_i_1_n_0 ));
  FDRE \clk_gen_reg[phase_gen][1] 
       (.C(m_axi_aclk),
        .CE(\clk_gen_reg[phase_gen]0 ),
        .D(\clk_gen_reg[phase_gen_n_0_][0] ),
        .Q(\clk_gen_reg[phase_gen_n_0_][1] ),
        .R(\clk_gen[phase_gen][3]_i_1_n_0 ));
  FDRE \clk_gen_reg[phase_gen][2] 
       (.C(m_axi_aclk),
        .CE(\clk_gen_reg[phase_gen]0 ),
        .D(\clk_gen_reg[phase_gen_n_0_][1] ),
        .Q(\clk_gen_reg[phase_gen_n_0_][2] ),
        .R(\clk_gen[phase_gen][3]_i_1_n_0 ));
  FDRE \clk_gen_reg[phase_gen][3] 
       (.C(m_axi_aclk),
        .CE(\clk_gen_reg[phase_gen]0 ),
        .D(\clk_gen_reg[phase_gen_n_0_][2] ),
        .Q(p_0_in),
        .R(\clk_gen[phase_gen][3]_i_1_n_0 ));
  FDRE \clk_gen_reg[phase_gen_ff][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\clk_gen_reg[phase_gen_n_0_][0] ),
        .Q(\clk_gen_reg[phase_gen_ff_n_0_][0] ),
        .R(1'b0));
  FDRE \clk_gen_reg[phase_gen_ff][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\clk_gen_reg[phase_gen_n_0_][1] ),
        .Q(p_1_in21_in),
        .R(1'b0));
  FDRE \clk_gen_reg[phase_gen_ff][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\clk_gen_reg[phase_gen_n_0_][2] ),
        .Q(p_1_in18_in),
        .R(1'b0));
  FDRE \clk_gen_reg[phase_gen_ff][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(p_1_in24_in),
        .R(1'b0));
  FDRE \clk_gen_reg[tick] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\clk_gen[tick]_i_1_n_0 ),
        .Q(\clk_gen_reg[tick]__0 ),
        .R(1'b0));
  FDCE \ctrl_reg[cdiv][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[cdiv][3]_0 [8]),
        .Q(p_2_in[8]));
  FDCE \ctrl_reg[cdiv][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[cdiv][3]_0 [9]),
        .Q(p_2_in[9]));
  FDCE \ctrl_reg[cdiv][2] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[cdiv][3]_0 [10]),
        .Q(p_2_in[10]));
  FDCE \ctrl_reg[cdiv][3] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[cdiv][3]_0 [11]),
        .Q(p_2_in[11]));
  FDCE \ctrl_reg[csen] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[cdiv][3]_0 [4]),
        .Q(\ctrl_reg[prsc][2]_0 [1]));
  FDCE \ctrl_reg[enable] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[cdiv][3]_0 [0]),
        .Q(\cg_en[twi] ));
  FDCE \ctrl_reg[mack] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[cdiv][3]_0 [3]),
        .Q(\ctrl_reg[prsc][2]_0 [0]));
  FDCE \ctrl_reg[prsc][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[cdiv][3]_0 [5]),
        .Q(\ctrl_reg[prsc][2]_0 [2]));
  FDCE \ctrl_reg[prsc][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[cdiv][3]_0 [6]),
        .Q(\ctrl_reg[prsc][2]_0 [3]));
  FDCE \ctrl_reg[prsc][2] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[cdiv][3]_0 [7]),
        .Q(\ctrl_reg[prsc][2]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \io_con[scl_out]_i_1 
       (.I0(\io_con[scl_out]_i_2_n_0 ),
        .I1(\io_con[scl_out]_i_3_n_0 ),
        .I2(twi_scl_o),
        .O(\io_con[scl_out]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3F33BBBB7733BBBB)) 
    \io_con[scl_out]_i_2 
       (.I0(\clk_gen[phase]_0 ),
        .I1(\arbiter_reg[state_n_0_][2] ),
        .I2(\io_con[sda_out]_i_7_n_0 ),
        .I3(\clk_gen[phase]_1 ),
        .I4(\arbiter_reg[state_n_0_][1] ),
        .I5(\arbiter_reg[state_n_0_][0] ),
        .O(\io_con[scl_out]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFF0FCFCFAF0F)) 
    \io_con[scl_out]_i_3 
       (.I0(\clk_gen[phase]_0 ),
        .I1(\io_con[sda_out]_i_7_n_0 ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .I3(\arbiter_reg[state_n_0_][1] ),
        .I4(\arbiter_reg[state_n_0_][0] ),
        .I5(\clk_gen[phase]_1 ),
        .O(\io_con[scl_out]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \io_con[scl_out]_i_4 
       (.I0(p_1_in21_in),
        .I1(\clk_gen_reg[phase_gen_n_0_][1] ),
        .O(\clk_gen[phase]_1 ));
  LUT6 #(
    .INIT(64'hBAAAFFFFBAAA0000)) 
    \io_con[sda_out]_i_1 
       (.I0(\io_con[sda_out]_i_2_n_0 ),
        .I1(p_0_in23_out),
        .I2(\io_con[sda_out]_i_4_n_0 ),
        .I3(Q[7]),
        .I4(\io_con[sda_out]_i_5_n_0 ),
        .I5(twi_sda_o),
        .O(\io_con[sda_out]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF04FFFFFF00FF)) 
    \io_con[sda_out]_i_2 
       (.I0(p_0_in),
        .I1(p_1_in24_in),
        .I2(\arbiter_reg[state_n_0_][0] ),
        .I3(\arbiter_reg[state_n_0_][2] ),
        .I4(\clk_gen[phase]_0 ),
        .I5(\arbiter_reg[state_n_0_][1] ),
        .O(\io_con[sda_out]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \io_con[sda_out]_i_3 
       (.I0(\arbiter_reg[bitcnt] [3]),
        .I1(\arbiter_reg[bitcnt] [2]),
        .I2(\arbiter_reg[bitcnt] [0]),
        .I3(\arbiter_reg[bitcnt] [1]),
        .I4(\clk_gen_reg[phase_gen_n_0_][0] ),
        .I5(\clk_gen_reg[phase_gen_ff_n_0_][0] ),
        .O(p_0_in23_out));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \io_con[sda_out]_i_4 
       (.I0(\arbiter_reg[state_n_0_][0] ),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .O(\io_con[sda_out]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFD5DF555F555)) 
    \io_con[sda_out]_i_5 
       (.I0(\arbiter_reg[state_n_0_][2] ),
        .I1(\io_con[sda_out]_i_7_n_0 ),
        .I2(\arbiter_reg[state_n_0_][0] ),
        .I3(\io_con[sda_out]_i_8_n_0 ),
        .I4(p_0_in23_out),
        .I5(\arbiter_reg[state_n_0_][1] ),
        .O(\io_con[sda_out]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_con[sda_out]_i_6 
       (.I0(\clk_gen_reg[phase_gen_ff_n_0_][0] ),
        .I1(\clk_gen_reg[phase_gen_n_0_][0] ),
        .O(\clk_gen[phase]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \io_con[sda_out]_i_7 
       (.I0(\clk_gen_reg[phase_gen_n_0_][0] ),
        .I1(\clk_gen_reg[phase_gen_ff_n_0_][0] ),
        .I2(p_0_in),
        .I3(p_1_in24_in),
        .O(\io_con[sda_out]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h30753030)) 
    \io_con[sda_out]_i_8 
       (.I0(\arbiter_reg[state_n_0_][1] ),
        .I1(\clk_gen_reg[phase_gen_n_0_][0] ),
        .I2(\clk_gen_reg[phase_gen_ff_n_0_][0] ),
        .I3(\clk_gen_reg[phase_gen_n_0_][1] ),
        .I4(p_1_in21_in),
        .O(\io_con[sda_out]_i_8_n_0 ));
  FDRE \io_con_reg[scl_in_ff][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(twi_scl_i),
        .Q(\io_con_reg[scl_in_ff] [0]),
        .R(1'b0));
  FDRE \io_con_reg[scl_in_ff][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\io_con_reg[scl_in_ff] [0]),
        .Q(\io_con_reg[scl_in_ff] [1]),
        .R(1'b0));
  FDRE \io_con_reg[scl_out] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\io_con[scl_out]_i_1_n_0 ),
        .Q(twi_scl_o),
        .R(1'b0));
  FDRE \io_con_reg[sda_in_ff][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(twi_sda_i),
        .Q(\io_con_reg[sda_in_ff] ),
        .R(1'b0));
  FDRE \io_con_reg[sda_in_ff][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\io_con_reg[sda_in_ff] ),
        .Q(\io_con_reg[sda_in_ff_n_0_][1] ),
        .R(1'b0));
  FDRE \io_con_reg[sda_out] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\io_con[sda_out]_i_1_n_0 ),
        .Q(twi_sda_o),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    irq_o_i_1__2
       (.I0(\arbiter_reg[state_n_0_][0] ),
        .I1(\arbiter_reg[state_n_0_][1] ),
        .I2(\arbiter_reg[state_n_0_][2] ),
        .I3(p_0_in23_out),
        .O(irq_o0));
  FDRE irq_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irq_o0),
        .Q(cpu_firq),
        .R(1'b0));
  FDCE trig_data_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(trig_data),
        .Q(trig_data_reg_n_0));
  FDCE trig_start_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(trig_start),
        .Q(trig_start_reg_n_0));
  FDCE trig_stop_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(trig_stop),
        .Q(trig_stop_reg_n_0));
endmodule

(* ORIG_REF_NAME = "neorv32_uart" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_uart
   (\fifo[empty] ,
    \cg_en[uart0] ,
    \ctrl_reg[sim_mode]__0 ,
    \ctrl_reg[hwfc_en]_0 ,
    \iodev_rsp[10][data] ,
    \iodev_rsp[10][ack] ,
    cpu_firq,
    uart0_rts_o,
    Q,
    uart0_txd_o,
    \ctrl_reg[baud][1]_0 ,
    \status_sync.free_o_reg ,
    \fifo_read_sync.rdata_o_reg[7] ,
    m_axi_aclk,
    rstn_sys,
    \ctrl[prsc] ,
    \ctrl_reg[irq_tx_nhalf]_0 ,
    \bus_rsp_o_reg[data][7]_0 ,
    \bus_rsp_o_reg[data][6]_0 ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][4]_0 ,
    \bus_rsp_o_reg[data][3]_0 ,
    \bus_rsp_o_reg[data][2]_0 ,
    \bus_rsp_o_reg[data][1]_0 ,
    \bus_rsp_o_reg[data][0]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \iodev_req[10][stb] ,
    \rx_engine_reg[over]_0 ,
    clk_gen,
    \fifo_reg[w_pnt][0] ,
    D,
    uart0_cts_i,
    uart0_rxd_i,
    E);
  output \fifo[empty] ;
  output \cg_en[uart0] ;
  output \ctrl_reg[sim_mode]__0 ;
  output \ctrl_reg[hwfc_en]_0 ;
  output [26:0]\iodev_rsp[10][data] ;
  output \iodev_rsp[10][ack] ;
  output [1:0]cpu_firq;
  output uart0_rts_o;
  output [2:0]Q;
  output uart0_txd_o;
  output [1:0]\ctrl_reg[baud][1]_0 ;
  output \status_sync.free_o_reg ;
  output [7:0]\fifo_read_sync.rdata_o_reg[7] ;
  input m_axi_aclk;
  input rstn_sys;
  input \ctrl[prsc] ;
  input [20:0]\ctrl_reg[irq_tx_nhalf]_0 ;
  input \bus_rsp_o_reg[data][7]_0 ;
  input \bus_rsp_o_reg[data][6]_0 ;
  input \bus_rsp_o_reg[data][5]_0 ;
  input \bus_rsp_o_reg[data][4]_0 ;
  input \bus_rsp_o_reg[data][3]_0 ;
  input \bus_rsp_o_reg[data][2]_0 ;
  input \bus_rsp_o_reg[data][1]_0 ;
  input \bus_rsp_o_reg[data][0]_0 ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \iodev_req[10][stb] ;
  input \rx_engine_reg[over]_0 ;
  input [7:0]clk_gen;
  input \fifo_reg[w_pnt][0] ;
  input [0:0]D;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][1]_0 ;
  wire \bus_rsp_o_reg[data][2]_0 ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][3]_0 ;
  wire \bus_rsp_o_reg[data][4]_0 ;
  wire \bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][6]_0 ;
  wire \bus_rsp_o_reg[data][7]_0 ;
  wire \cg_en[uart0] ;
  wire [7:0]clk_gen;
  wire [1:0]cpu_firq;
  wire \ctrl[prsc] ;
  wire [1:0]\ctrl_reg[baud][1]_0 ;
  wire \ctrl_reg[baud_n_0_][2] ;
  wire \ctrl_reg[baud_n_0_][3] ;
  wire \ctrl_reg[baud_n_0_][4] ;
  wire \ctrl_reg[baud_n_0_][5] ;
  wire \ctrl_reg[baud_n_0_][6] ;
  wire \ctrl_reg[baud_n_0_][7] ;
  wire \ctrl_reg[baud_n_0_][8] ;
  wire \ctrl_reg[baud_n_0_][9] ;
  wire \ctrl_reg[hwfc_en]_0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire [20:0]\ctrl_reg[irq_tx_nhalf]_0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \fifo[empty] ;
  wire [7:0]\fifo_read_sync.rdata_o_reg[7] ;
  wire \fifo_reg[w_pnt][0] ;
  wire \iodev_req[10][stb] ;
  wire \iodev_rsp[10][ack] ;
  wire [26:0]\iodev_rsp[10][data] ;
  wire irq_rx_o0;
  wire irq_tx_o0;
  wire m_axi_aclk;
  wire [3:0]minusOp;
  wire [3:0]minusOp__0;
  wire or_reduce_f20_out;
  wire or_reduce_f6_out;
  wire p_0_in10_out;
  wire p_0_in11_in;
  wire p_0_in2_in;
  wire [9:0]p_1_in;
  wire p_1_in12_in;
  wire p_1_in3_in;
  wire [31:31]p_1_out;
  wire p_2_in;
  wire p_2_in13_in;
  wire p_3_in;
  wire p_3_in14_in;
  wire p_4_in;
  wire p_4_in15_in;
  wire p_5_in;
  wire p_5_in16_in;
  wire p_6_in;
  wire p_6_in17_in;
  wire p_7_in;
  wire p_7_in18_in;
  wire rstn_sys;
  wire \rx_engine[baudcnt][0]_i_1_n_0 ;
  wire \rx_engine[baudcnt][1]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_2_n_0 ;
  wire \rx_engine[baudcnt][3]_i_1_n_0 ;
  wire \rx_engine[baudcnt][3]_i_2_n_0 ;
  wire \rx_engine[baudcnt][4]_i_1_n_0 ;
  wire \rx_engine[baudcnt][4]_i_2_n_0 ;
  wire \rx_engine[baudcnt][5]_i_1_n_0 ;
  wire \rx_engine[baudcnt][5]_i_2_n_0 ;
  wire \rx_engine[baudcnt][6]_i_1_n_0 ;
  wire \rx_engine[baudcnt][6]_i_2_n_0 ;
  wire \rx_engine[baudcnt][7]_i_1_n_0 ;
  wire \rx_engine[baudcnt][7]_i_2_n_0 ;
  wire \rx_engine[baudcnt][8]_i_1_n_0 ;
  wire \rx_engine[baudcnt][9]_i_1_n_0 ;
  wire \rx_engine[baudcnt][9]_i_2_n_0 ;
  wire \rx_engine[baudcnt][9]_i_4_n_0 ;
  wire \rx_engine[baudcnt][9]_i_5_n_0 ;
  wire \rx_engine[bitcnt] ;
  wire \rx_engine[done]_i_1_n_0 ;
  wire \rx_engine[sreg][9]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_2_n_0 ;
  wire \rx_engine[sync][0]_i_1_n_0 ;
  wire \rx_engine[sync][1]_i_1_n_0 ;
  wire rx_engine_fifo_inst_n_1;
  wire rx_engine_fifo_inst_n_3;
  wire \rx_engine_reg[baudcnt_n_0_][0] ;
  wire \rx_engine_reg[baudcnt_n_0_][9] ;
  wire [3:0]\rx_engine_reg[bitcnt] ;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over]_0 ;
  wire \rx_engine_reg[over_n_0_] ;
  wire \rx_engine_reg[sreg_n_0_][9] ;
  wire \rx_engine_reg[state_n_0_][0] ;
  wire [2:2]\rx_engine_reg[sync] ;
  wire \rx_engine_reg[sync_n_0_][0] ;
  wire \rx_engine_reg[sync_n_0_][1] ;
  wire \rx_fifo[avail] ;
  wire \status_sync.free_o_reg ;
  wire \tx_engine[baudcnt][3]_i_2_n_0 ;
  wire \tx_engine[baudcnt][4]_i_2_n_0 ;
  wire \tx_engine[baudcnt][6]_i_2_n_0 ;
  wire \tx_engine[baudcnt][7]_i_2_n_0 ;
  wire \tx_engine[baudcnt][9]_i_1_n_0 ;
  wire \tx_engine[baudcnt][9]_i_4_n_0 ;
  wire \tx_engine[baudcnt][9]_i_6_n_0 ;
  wire \tx_engine[baudcnt][9]_i_7_n_0 ;
  wire \tx_engine[baudcnt][9]_i_8_n_0 ;
  wire \tx_engine[bitcnt] ;
  wire \tx_engine[bitcnt][3]_i_2_n_0 ;
  wire \tx_engine[sreg][0]_i_1_n_0 ;
  wire \tx_engine[sreg][7]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_1_n_0 ;
  wire tx_engine_fifo_inst_n_1;
  wire tx_engine_fifo_inst_n_10;
  wire tx_engine_fifo_inst_n_11;
  wire tx_engine_fifo_inst_n_12;
  wire tx_engine_fifo_inst_n_13;
  wire tx_engine_fifo_inst_n_14;
  wire tx_engine_fifo_inst_n_5;
  wire tx_engine_fifo_inst_n_6;
  wire tx_engine_fifo_inst_n_7;
  wire tx_engine_fifo_inst_n_8;
  wire tx_engine_fifo_inst_n_9;
  wire \tx_engine_reg[baudcnt_n_0_][0] ;
  wire \tx_engine_reg[baudcnt_n_0_][9] ;
  wire [3:0]\tx_engine_reg[bitcnt] ;
  wire \tx_engine_reg[cts_sync_n_0_][0] ;
  wire \tx_engine_reg[cts_sync_n_0_][1] ;
  wire \tx_engine_reg[sreg_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][1] ;
  wire \tx_engine_reg[sreg_n_0_][2] ;
  wire \tx_engine_reg[sreg_n_0_][3] ;
  wire \tx_engine_reg[sreg_n_0_][4] ;
  wire \tx_engine_reg[sreg_n_0_][5] ;
  wire \tx_engine_reg[sreg_n_0_][6] ;
  wire \tx_engine_reg[sreg_n_0_][7] ;
  wire \tx_engine_reg[sreg_n_0_][8] ;
  wire \tx_engine_reg[state_n_0_][0] ;
  wire \tx_engine_reg[state_n_0_][1] ;
  wire \tx_engine_reg[state_n_0_][2] ;
  wire \tx_fifo[clear] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire uart_clk;
  wire [7:0]wdata_i;

  FDRE \bus_rsp_o_reg[ack] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\iodev_req[10][stb] ),
        .Q(\iodev_rsp[10][ack] ),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][0]_0 ),
        .Q(\iodev_rsp[10][data] [0]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][4] ),
        .Q(\iodev_rsp[10][data] [10]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][5] ),
        .Q(\iodev_rsp[10][data] [11]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][6] ),
        .Q(\iodev_rsp[10][data] [12]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][7] ),
        .Q(\iodev_rsp[10][data] [13]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][8] ),
        .Q(\iodev_rsp[10][data] [14]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][9] ),
        .Q(\iodev_rsp[10][data] [15]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_fifo[avail] ),
        .Q(\iodev_rsp[10][data] [16]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_engine_fifo_inst_n_3),
        .Q(\iodev_rsp[10][data] [17]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][1]_0 ),
        .Q(\iodev_rsp[10][data] [1]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tx_engine_fifo_inst_n_13),
        .Q(\iodev_rsp[10][data] [18]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tx_engine_fifo_inst_n_12),
        .Q(\iodev_rsp[10][data] [19]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[irq_rx_nempty]__0 ),
        .Q(\iodev_rsp[10][data] [20]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[irq_rx_half]__0 ),
        .Q(\iodev_rsp[10][data] [21]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[irq_rx_full]__0 ),
        .Q(\iodev_rsp[10][data] [22]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[irq_tx_empty]__0 ),
        .Q(\iodev_rsp[10][data] [23]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[irq_tx_nhalf]__0 ),
        .Q(\iodev_rsp[10][data] [24]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][2]_0 ),
        .Q(\iodev_rsp[10][data] [2]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_engine_reg[over_n_0_] ),
        .Q(\iodev_rsp[10][data] [25]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(\iodev_rsp[10][data] [26]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][3]_0 ),
        .Q(\iodev_rsp[10][data] [3]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][4]_0 ),
        .Q(\iodev_rsp[10][data] [4]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][5]_0 ),
        .Q(\iodev_rsp[10][data] [5]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][6]_0 ),
        .Q(\iodev_rsp[10][data] [6]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][7]_0 ),
        .Q(\iodev_rsp[10][data] [7]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][2] ),
        .Q(\iodev_rsp[10][data] [8]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][3] ),
        .Q(\iodev_rsp[10][data] [9]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDCE \ctrl_reg[baud][0] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [6]),
        .Q(\ctrl_reg[baud][1]_0 [0]));
  FDCE \ctrl_reg[baud][1] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [7]),
        .Q(\ctrl_reg[baud][1]_0 [1]));
  FDCE \ctrl_reg[baud][2] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [8]),
        .Q(\ctrl_reg[baud_n_0_][2] ));
  FDCE \ctrl_reg[baud][3] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [9]),
        .Q(\ctrl_reg[baud_n_0_][3] ));
  FDCE \ctrl_reg[baud][4] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [10]),
        .Q(\ctrl_reg[baud_n_0_][4] ));
  FDCE \ctrl_reg[baud][5] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [11]),
        .Q(\ctrl_reg[baud_n_0_][5] ));
  FDCE \ctrl_reg[baud][6] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [12]),
        .Q(\ctrl_reg[baud_n_0_][6] ));
  FDCE \ctrl_reg[baud][7] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [13]),
        .Q(\ctrl_reg[baud_n_0_][7] ));
  FDCE \ctrl_reg[baud][8] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [14]),
        .Q(\ctrl_reg[baud_n_0_][8] ));
  FDCE \ctrl_reg[baud][9] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [15]),
        .Q(\ctrl_reg[baud_n_0_][9] ));
  FDCE \ctrl_reg[enable] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [0]),
        .Q(\cg_en[uart0] ));
  FDCE \ctrl_reg[hwfc_en] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [2]),
        .Q(\ctrl_reg[hwfc_en]_0 ));
  FDCE \ctrl_reg[irq_rx_full] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [18]),
        .Q(\ctrl_reg[irq_rx_full]__0 ));
  FDCE \ctrl_reg[irq_rx_half] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [17]),
        .Q(\ctrl_reg[irq_rx_half]__0 ));
  FDCE \ctrl_reg[irq_rx_nempty] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [16]),
        .Q(\ctrl_reg[irq_rx_nempty]__0 ));
  FDCE \ctrl_reg[irq_tx_empty] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [19]),
        .Q(\ctrl_reg[irq_tx_empty]__0 ));
  FDCE \ctrl_reg[irq_tx_nhalf] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [20]),
        .Q(\ctrl_reg[irq_tx_nhalf]__0 ));
  FDCE \ctrl_reg[prsc][0] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [3]),
        .Q(Q[0]));
  FDCE \ctrl_reg[prsc][1] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [4]),
        .Q(Q[1]));
  FDCE \ctrl_reg[prsc][2] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [5]),
        .Q(Q[2]));
  FDCE \ctrl_reg[sim_mode] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [1]),
        .Q(\ctrl_reg[sim_mode]__0 ));
  FDRE irq_rx_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irq_rx_o0),
        .Q(cpu_firq[0]),
        .R(1'b0));
  FDRE irq_tx_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irq_tx_o0),
        .Q(cpu_firq[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0CAAFCAA)) 
    \rx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud][1]_0 [1]),
        .I1(\ctrl_reg[baud][1]_0 [0]),
        .I2(or_reduce_f6_out),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .I4(\rx_engine_reg[baudcnt_n_0_][0] ),
        .O(\rx_engine[baudcnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE22EFFFFE22E0000)) 
    \rx_engine[baudcnt][1]_i_1 
       (.I0(\ctrl_reg[baud][1]_0 [1]),
        .I1(or_reduce_f6_out),
        .I2(\rx_engine_reg[baudcnt_n_0_][0] ),
        .I3(p_7_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][2] ),
        .O(\rx_engine[baudcnt][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE22EFFFFE22E0000)) 
    \rx_engine[baudcnt][2]_i_1 
       (.I0(\ctrl_reg[baud_n_0_][2] ),
        .I1(or_reduce_f6_out),
        .I2(\rx_engine[baudcnt][2]_i_2_n_0 ),
        .I3(p_6_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][3] ),
        .O(\rx_engine[baudcnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_engine[baudcnt][2]_i_2 
       (.I0(p_7_in),
        .I1(\rx_engine_reg[baudcnt_n_0_][0] ),
        .O(\rx_engine[baudcnt][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE22EFFFFE22E0000)) 
    \rx_engine[baudcnt][3]_i_1 
       (.I0(\ctrl_reg[baud_n_0_][3] ),
        .I1(or_reduce_f6_out),
        .I2(\rx_engine[baudcnt][3]_i_2_n_0 ),
        .I3(p_5_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][4] ),
        .O(\rx_engine[baudcnt][3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rx_engine[baudcnt][3]_i_2 
       (.I0(\rx_engine_reg[baudcnt_n_0_][0] ),
        .I1(p_7_in),
        .I2(p_6_in),
        .O(\rx_engine[baudcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE22EFFFFE22E0000)) 
    \rx_engine[baudcnt][4]_i_1 
       (.I0(\ctrl_reg[baud_n_0_][4] ),
        .I1(or_reduce_f6_out),
        .I2(\rx_engine[baudcnt][4]_i_2_n_0 ),
        .I3(p_4_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][5] ),
        .O(\rx_engine[baudcnt][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][4]_i_2 
       (.I0(p_6_in),
        .I1(p_7_in),
        .I2(\rx_engine_reg[baudcnt_n_0_][0] ),
        .I3(p_5_in),
        .O(\rx_engine[baudcnt][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA3AFFFFCA3A0000)) 
    \rx_engine[baudcnt][5]_i_1 
       (.I0(\ctrl_reg[baud_n_0_][5] ),
        .I1(\rx_engine[baudcnt][5]_i_2_n_0 ),
        .I2(or_reduce_f6_out),
        .I3(p_3_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][6] ),
        .O(\rx_engine[baudcnt][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rx_engine[baudcnt][5]_i_2 
       (.I0(p_5_in),
        .I1(\rx_engine_reg[baudcnt_n_0_][0] ),
        .I2(p_7_in),
        .I3(p_6_in),
        .I4(p_4_in),
        .O(\rx_engine[baudcnt][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA3AFFFFCA3A0000)) 
    \rx_engine[baudcnt][6]_i_1 
       (.I0(\ctrl_reg[baud_n_0_][6] ),
        .I1(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I2(or_reduce_f6_out),
        .I3(p_2_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][7] ),
        .O(\rx_engine[baudcnt][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rx_engine[baudcnt][6]_i_2 
       (.I0(p_4_in),
        .I1(p_6_in),
        .I2(p_7_in),
        .I3(\rx_engine_reg[baudcnt_n_0_][0] ),
        .I4(p_5_in),
        .I5(p_3_in),
        .O(\rx_engine[baudcnt][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA3AFFFFCA3A0000)) 
    \rx_engine[baudcnt][7]_i_1 
       (.I0(\ctrl_reg[baud_n_0_][7] ),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(or_reduce_f6_out),
        .I3(p_1_in3_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][8] ),
        .O(\rx_engine[baudcnt][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rx_engine[baudcnt][7]_i_2 
       (.I0(p_3_in),
        .I1(\rx_engine[baudcnt][5]_i_2_n_0 ),
        .I2(p_2_in),
        .O(\rx_engine[baudcnt][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA3AFFFFCA3A0000)) 
    \rx_engine[baudcnt][8]_i_1 
       (.I0(\ctrl_reg[baud_n_0_][8] ),
        .I1(\rx_engine[baudcnt][9]_i_4_n_0 ),
        .I2(or_reduce_f6_out),
        .I3(p_0_in2_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][9] ),
        .O(\rx_engine[baudcnt][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \rx_engine[baudcnt][9]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(uart_clk),
        .I2(\tx_engine_reg[state_n_0_][2] ),
        .O(\rx_engine[baudcnt][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A2A80808020)) 
    \rx_engine[baudcnt][9]_i_2 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[baudcnt_n_0_][9] ),
        .I2(or_reduce_f6_out),
        .I3(p_0_in2_in),
        .I4(\rx_engine[baudcnt][9]_i_4_n_0 ),
        .I5(\ctrl_reg[baud_n_0_][9] ),
        .O(\rx_engine[baudcnt][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rx_engine[baudcnt][9]_i_3 
       (.I0(p_0_in2_in),
        .I1(p_3_in),
        .I2(p_6_in),
        .I3(p_4_in),
        .I4(p_1_in3_in),
        .I5(\rx_engine[baudcnt][9]_i_5_n_0 ),
        .O(or_reduce_f6_out));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][9]_i_4 
       (.I0(p_2_in),
        .I1(\rx_engine[baudcnt][5]_i_2_n_0 ),
        .I2(p_3_in),
        .I3(p_1_in3_in),
        .O(\rx_engine[baudcnt][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rx_engine[baudcnt][9]_i_5 
       (.I0(p_5_in),
        .I1(p_2_in),
        .I2(p_7_in),
        .I3(\rx_engine_reg[baudcnt_n_0_][0] ),
        .I4(\rx_engine_reg[baudcnt_n_0_][9] ),
        .O(\rx_engine[baudcnt][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_engine[bitcnt][0]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [0]),
        .O(minusOp__0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \rx_engine[bitcnt][1]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .O(minusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \rx_engine[bitcnt][2]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .O(minusOp__0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[bitcnt][3]_i_1 
       (.I0(\tx_engine_reg[state_n_0_][2] ),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt] ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \rx_engine[bitcnt][3]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [2]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .I3(\rx_engine_reg[bitcnt] [3]),
        .O(minusOp__0[3]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rx_engine[done]_i_1 
       (.I0(\tx_engine_reg[state_n_0_][2] ),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .I2(\rx_engine_reg[bitcnt] [0]),
        .I3(\rx_engine_reg[bitcnt] [1]),
        .I4(\rx_engine_reg[bitcnt] [3]),
        .I5(\rx_engine_reg[bitcnt] [2]),
        .O(\rx_engine[done]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \rx_engine[sreg][9]_i_1 
       (.I0(uart_clk),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .I2(\tx_engine_reg[state_n_0_][2] ),
        .I3(or_reduce_f6_out),
        .O(\rx_engine[sreg][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8A880000)) 
    \rx_engine[state][0]_i_1 
       (.I0(\tx_engine_reg[state_n_0_][2] ),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .I2(\rx_engine_reg[sync_n_0_][1] ),
        .I3(\rx_engine_reg[sync_n_0_][0] ),
        .I4(\rx_engine[state][0]_i_2_n_0 ),
        .O(\rx_engine[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \rx_engine[state][0]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [2]),
        .I1(\rx_engine_reg[bitcnt] [3]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .I3(\rx_engine_reg[bitcnt] [0]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_engine[sync][0]_i_1 
       (.I0(\rx_engine_reg[sync_n_0_][1] ),
        .I1(uart_clk),
        .I2(\rx_engine_reg[sync_n_0_][0] ),
        .O(\rx_engine[sync][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_engine[sync][1]_i_1 
       (.I0(\rx_engine_reg[sync] ),
        .I1(uart_clk),
        .I2(\rx_engine_reg[sync_n_0_][1] ),
        .O(\rx_engine[sync][1]_i_1_n_0 ));
  RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_1 rx_engine_fifo_inst
       (.D(D),
        .Q(wdata_i),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo_read_sync.rdata_o_reg[7]_0 (\fifo_read_sync.rdata_o_reg[7] ),
        .\fifo_reg[r_pnt][0]_0 (\fifo_reg[w_pnt][0] ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .irq_rx_o0(irq_rx_o0),
        .irq_rx_o_reg(\cg_en[uart0] ),
        .m_axi_aclk(m_axi_aclk),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[done]__0 (\rx_engine_reg[done]__0 ),
        .\rx_engine_reg[over] (\rx_engine_reg[over_n_0_] ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\status_sync.free_o_reg_0 (rx_engine_fifo_inst_n_3),
        .\status_sync.free_o_reg_1 (\status_sync.free_o_reg ),
        .\status_sync.half_o_reg_0 (rx_engine_fifo_inst_n_1),
        .\tx_fifo[clear] (\tx_fifo[clear] ),
        .uart_rts_o_reg(\ctrl_reg[hwfc_en]_0 ));
  FDRE \rx_engine_reg[baudcnt][0] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .D(\rx_engine[baudcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt_n_0_][0] ),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][1] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .D(\rx_engine[baudcnt][1]_i_1_n_0 ),
        .Q(p_7_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][2] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .D(\rx_engine[baudcnt][2]_i_1_n_0 ),
        .Q(p_6_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][3] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .D(\rx_engine[baudcnt][3]_i_1_n_0 ),
        .Q(p_5_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][4] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .D(\rx_engine[baudcnt][4]_i_1_n_0 ),
        .Q(p_4_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][5] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .D(\rx_engine[baudcnt][5]_i_1_n_0 ),
        .Q(p_3_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][6] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .D(\rx_engine[baudcnt][6]_i_1_n_0 ),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][7] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .D(\rx_engine[baudcnt][7]_i_1_n_0 ),
        .Q(p_1_in3_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][8] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .D(\rx_engine[baudcnt][8]_i_1_n_0 ),
        .Q(p_0_in2_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][9] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .D(\rx_engine[baudcnt][9]_i_2_n_0 ),
        .Q(\rx_engine_reg[baudcnt_n_0_][9] ),
        .R(1'b0));
  FDRE \rx_engine_reg[bitcnt][0] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(minusOp__0[0]),
        .Q(\rx_engine_reg[bitcnt] [0]),
        .R(\rx_engine[bitcnt] ));
  FDSE \rx_engine_reg[bitcnt][1] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(minusOp__0[1]),
        .Q(\rx_engine_reg[bitcnt] [1]),
        .S(\rx_engine[bitcnt] ));
  FDRE \rx_engine_reg[bitcnt][2] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(minusOp__0[2]),
        .Q(\rx_engine_reg[bitcnt] [2]),
        .R(\rx_engine[bitcnt] ));
  FDSE \rx_engine_reg[bitcnt][3] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(minusOp__0[3]),
        .Q(\rx_engine_reg[bitcnt] [3]),
        .S(\rx_engine[bitcnt] ));
  FDRE \rx_engine_reg[done] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_engine[done]_i_1_n_0 ),
        .Q(\rx_engine_reg[done]__0 ),
        .R(1'b0));
  FDRE \rx_engine_reg[over] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_engine_reg[over]_0 ),
        .Q(\rx_engine_reg[over_n_0_] ),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][1] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(wdata_i[1]),
        .Q(wdata_i[0]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][2] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(wdata_i[2]),
        .Q(wdata_i[1]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][3] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(wdata_i[3]),
        .Q(wdata_i[2]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][4] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(wdata_i[4]),
        .Q(wdata_i[3]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][5] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(wdata_i[5]),
        .Q(wdata_i[4]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][6] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(wdata_i[6]),
        .Q(wdata_i[5]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][7] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(wdata_i[7]),
        .Q(wdata_i[6]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][8] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(\rx_engine_reg[sreg_n_0_][9] ),
        .Q(wdata_i[7]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][9] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1_n_0 ),
        .D(\rx_engine_reg[sync] ),
        .Q(\rx_engine_reg[sreg_n_0_][9] ),
        .R(1'b0));
  FDRE \rx_engine_reg[state][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_engine[state][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[state_n_0_][0] ),
        .R(1'b0));
  FDRE \rx_engine_reg[sync][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_engine[sync][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][0] ),
        .R(1'b0));
  FDRE \rx_engine_reg[sync][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_engine[sync][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][1] ),
        .R(1'b0));
  FDRE \rx_engine_reg[sync][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(uart0_rxd_i),
        .Q(\rx_engine_reg[sync] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2AEA)) 
    \tx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud][1]_0 [0]),
        .I1(or_reduce_f20_out),
        .I2(\tx_engine_reg[state_n_0_][1] ),
        .I3(\tx_engine_reg[baudcnt_n_0_][0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hD7FF8200)) 
    \tx_engine[baudcnt][1]_i_1 
       (.I0(or_reduce_f20_out),
        .I1(\tx_engine_reg[baudcnt_n_0_][0] ),
        .I2(p_7_in18_in),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud][1]_0 [1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFD57FFFFA8020000)) 
    \tx_engine[baudcnt][2]_i_1 
       (.I0(or_reduce_f20_out),
        .I1(\tx_engine_reg[baudcnt_n_0_][0] ),
        .I2(p_7_in18_in),
        .I3(p_6_in17_in),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud_n_0_][2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFD57FFFFA8020000)) 
    \tx_engine[baudcnt][3]_i_1 
       (.I0(or_reduce_f20_out),
        .I1(p_6_in17_in),
        .I2(\tx_engine[baudcnt][3]_i_2_n_0 ),
        .I3(p_5_in16_in),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud_n_0_][3] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_engine[baudcnt][3]_i_2 
       (.I0(p_7_in18_in),
        .I1(\tx_engine_reg[baudcnt_n_0_][0] ),
        .O(\tx_engine[baudcnt][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hD7FF8200)) 
    \tx_engine[baudcnt][4]_i_1 
       (.I0(or_reduce_f20_out),
        .I1(\tx_engine[baudcnt][4]_i_2_n_0 ),
        .I2(p_4_in15_in),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud_n_0_][4] ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tx_engine[baudcnt][4]_i_2 
       (.I0(p_6_in17_in),
        .I1(p_7_in18_in),
        .I2(\tx_engine_reg[baudcnt_n_0_][0] ),
        .I3(p_5_in16_in),
        .O(\tx_engine[baudcnt][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB7FF8400)) 
    \tx_engine[baudcnt][5]_i_1 
       (.I0(\tx_engine[baudcnt][6]_i_2_n_0 ),
        .I1(or_reduce_f20_out),
        .I2(p_3_in14_in),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud_n_0_][5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hEF1FFFFFE0100000)) 
    \tx_engine[baudcnt][6]_i_1 
       (.I0(\tx_engine[baudcnt][6]_i_2_n_0 ),
        .I1(p_3_in14_in),
        .I2(or_reduce_f20_out),
        .I3(p_2_in13_in),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud_n_0_][6] ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tx_engine[baudcnt][6]_i_2 
       (.I0(p_5_in16_in),
        .I1(\tx_engine_reg[baudcnt_n_0_][0] ),
        .I2(p_7_in18_in),
        .I3(p_6_in17_in),
        .I4(p_4_in15_in),
        .O(\tx_engine[baudcnt][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEF1FFFFFE0100000)) 
    \tx_engine[baudcnt][7]_i_1 
       (.I0(\tx_engine[baudcnt][7]_i_2_n_0 ),
        .I1(p_2_in13_in),
        .I2(or_reduce_f20_out),
        .I3(p_1_in12_in),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud_n_0_][7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tx_engine[baudcnt][7]_i_2 
       (.I0(p_4_in15_in),
        .I1(p_6_in17_in),
        .I2(p_7_in18_in),
        .I3(\tx_engine_reg[baudcnt_n_0_][0] ),
        .I4(p_5_in16_in),
        .I5(p_3_in14_in),
        .O(\tx_engine[baudcnt][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB7FF8400)) 
    \tx_engine[baudcnt][8]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_4_n_0 ),
        .I1(or_reduce_f20_out),
        .I2(p_0_in11_in),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud_n_0_][8] ),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'h8300)) 
    \tx_engine[baudcnt][9]_i_1 
       (.I0(uart_clk),
        .I1(\tx_engine_reg[state_n_0_][1] ),
        .I2(\tx_engine_reg[state_n_0_][0] ),
        .I3(\tx_engine_reg[state_n_0_][2] ),
        .O(\tx_engine[baudcnt][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF1FFFFFE0100000)) 
    \tx_engine[baudcnt][9]_i_2 
       (.I0(\tx_engine[baudcnt][9]_i_4_n_0 ),
        .I1(p_0_in11_in),
        .I2(or_reduce_f20_out),
        .I3(\tx_engine_reg[baudcnt_n_0_][9] ),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud_n_0_][9] ),
        .O(p_1_in[9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tx_engine[baudcnt][9]_i_4 
       (.I0(p_2_in13_in),
        .I1(\tx_engine[baudcnt][6]_i_2_n_0 ),
        .I2(p_3_in14_in),
        .I3(p_1_in12_in),
        .O(\tx_engine[baudcnt][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tx_engine[baudcnt][9]_i_5 
       (.I0(p_0_in11_in),
        .I1(p_3_in14_in),
        .I2(p_6_in17_in),
        .I3(p_4_in15_in),
        .I4(p_1_in12_in),
        .I5(\tx_engine[baudcnt][9]_i_8_n_0 ),
        .O(or_reduce_f20_out));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    \tx_engine[baudcnt][9]_i_6 
       (.I0(clk_gen[1]),
        .I1(clk_gen[3]),
        .I2(Q[1]),
        .I3(clk_gen[0]),
        .I4(Q[0]),
        .I5(clk_gen[2]),
        .O(\tx_engine[baudcnt][9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    \tx_engine[baudcnt][9]_i_7 
       (.I0(clk_gen[5]),
        .I1(clk_gen[7]),
        .I2(Q[1]),
        .I3(clk_gen[4]),
        .I4(Q[0]),
        .I5(clk_gen[6]),
        .O(\tx_engine[baudcnt][9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tx_engine[baudcnt][9]_i_8 
       (.I0(p_5_in16_in),
        .I1(p_2_in13_in),
        .I2(p_7_in18_in),
        .I3(\tx_engine_reg[baudcnt_n_0_][0] ),
        .I4(\tx_engine_reg[baudcnt_n_0_][9] ),
        .O(\tx_engine[baudcnt][9]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tx_engine[bitcnt][0]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [0]),
        .O(minusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tx_engine[bitcnt][1]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [1]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .O(minusOp[1]));
  LUT3 #(
    .INIT(8'hE1)) 
    \tx_engine[bitcnt][2]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [1]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .O(minusOp[2]));
  LUT3 #(
    .INIT(8'h02)) 
    \tx_engine[bitcnt][3]_i_1 
       (.I0(\tx_engine_reg[state_n_0_][2] ),
        .I1(\tx_engine_reg[state_n_0_][0] ),
        .I2(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[bitcnt] ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \tx_engine[bitcnt][3]_i_2 
       (.I0(\tx_engine_reg[state_n_0_][0] ),
        .I1(\tx_engine_reg[state_n_0_][1] ),
        .I2(\tx_engine_reg[state_n_0_][2] ),
        .I3(uart_clk),
        .I4(or_reduce_f20_out),
        .O(\tx_engine[bitcnt][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \tx_engine[bitcnt][3]_i_3 
       (.I0(\tx_engine_reg[bitcnt] [2]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [1]),
        .I3(\tx_engine_reg[bitcnt] [3]),
        .O(minusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_engine[sreg][0]_i_1 
       (.I0(\tx_engine_reg[state_n_0_][1] ),
        .I1(\tx_engine_reg[sreg_n_0_][1] ),
        .O(\tx_engine[sreg][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \tx_engine[sreg][7]_i_1 
       (.I0(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .I1(\tx_engine_reg[state_n_0_][1] ),
        .I2(\tx_engine_reg[state_n_0_][0] ),
        .I3(\tx_engine_reg[state_n_0_][2] ),
        .O(\tx_engine[sreg][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000000077000000)) 
    \tx_engine[state][1]_i_1 
       (.I0(\tx_engine_reg[cts_sync_n_0_][1] ),
        .I1(\ctrl_reg[hwfc_en]_0 ),
        .I2(p_0_in10_out),
        .I3(\tx_engine_reg[state_n_0_][0] ),
        .I4(\tx_engine_reg[state_n_0_][2] ),
        .I5(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tx_engine[state][1]_i_2 
       (.I0(\tx_engine_reg[bitcnt] [0]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [3]),
        .I3(\tx_engine_reg[bitcnt] [2]),
        .O(p_0_in10_out));
  RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_2 tx_engine_fifo_inst
       (.D({tx_engine_fifo_inst_n_5,tx_engine_fifo_inst_n_6,tx_engine_fifo_inst_n_7,tx_engine_fifo_inst_n_8,tx_engine_fifo_inst_n_9,tx_engine_fifo_inst_n_10,tx_engine_fifo_inst_n_11}),
        .E(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .Q({\tx_engine_reg[sreg_n_0_][7] ,\tx_engine_reg[sreg_n_0_][6] ,\tx_engine_reg[sreg_n_0_][5] ,\tx_engine_reg[sreg_n_0_][4] ,\tx_engine_reg[sreg_n_0_][3] ,\tx_engine_reg[sreg_n_0_][2] }),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo[empty] (\fifo[empty] ),
        .\fifo_buffer.fifo_reg[buf][0]_0 (E),
        .\fifo_buffer.fifo_reg[buf][7]_0 (\ctrl_reg[irq_tx_nhalf]_0 [7:0]),
        .\fifo_reg[r_pnt][0]_0 (\tx_engine_reg[state_n_0_][1] ),
        .\fifo_reg[r_pnt][0]_1 (\tx_engine_reg[state_n_0_][0] ),
        .\fifo_reg[r_pnt][0]_2 (\tx_engine_reg[state_n_0_][2] ),
        .\fifo_reg[w_pnt][0]_0 (\fifo_reg[w_pnt][0] ),
        .\fifo_reg[w_pnt][0]_1 (D),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .irq_tx_o0(irq_tx_o0),
        .irq_tx_o_reg(\cg_en[uart0] ),
        .m_axi_aclk(m_axi_aclk),
        .p_0_in10_out(p_0_in10_out),
        .p_1_out(p_1_out),
        .rstn_sys(rstn_sys),
        .\status_sync.free_o_reg_0 (tx_engine_fifo_inst_n_12),
        .\status_sync.half_o_reg_0 (tx_engine_fifo_inst_n_13),
        .\tx_engine_reg[sreg][7] (\tx_engine_reg[sreg_n_0_][8] ),
        .\tx_engine_reg[state][0] (tx_engine_fifo_inst_n_14),
        .\tx_engine_reg[state][1] (tx_engine_fifo_inst_n_1),
        .\tx_fifo[clear] (\tx_fifo[clear] ));
  FDRE \tx_engine_reg[baudcnt][0] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\tx_engine_reg[baudcnt_n_0_][0] ),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][1] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(p_7_in18_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][2] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(p_6_in17_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][3] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(p_5_in16_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][4] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(p_4_in15_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][5] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(p_3_in14_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][6] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(p_2_in13_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][7] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(p_1_in12_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][8] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(p_0_in11_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][9] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\tx_engine_reg[baudcnt_n_0_][9] ),
        .R(1'b0));
  MUXF7 \tx_engine_reg[baudcnt][9]_i_3 
       (.I0(\tx_engine[baudcnt][9]_i_6_n_0 ),
        .I1(\tx_engine[baudcnt][9]_i_7_n_0 ),
        .O(uart_clk),
        .S(Q[2]));
  FDSE \tx_engine_reg[bitcnt][0] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .D(minusOp[0]),
        .Q(\tx_engine_reg[bitcnt] [0]),
        .S(\tx_engine[bitcnt] ));
  FDSE \tx_engine_reg[bitcnt][1] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .D(minusOp[1]),
        .Q(\tx_engine_reg[bitcnt] [1]),
        .S(\tx_engine[bitcnt] ));
  FDRE \tx_engine_reg[bitcnt][2] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .D(minusOp[2]),
        .Q(\tx_engine_reg[bitcnt] [2]),
        .R(\tx_engine[bitcnt] ));
  FDSE \tx_engine_reg[bitcnt][3] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .D(minusOp[3]),
        .Q(\tx_engine_reg[bitcnt] [3]),
        .S(\tx_engine[bitcnt] ));
  FDRE \tx_engine_reg[cts_sync][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(uart0_cts_i),
        .Q(\tx_engine_reg[cts_sync_n_0_][0] ),
        .R(1'b0));
  FDRE \tx_engine_reg[cts_sync][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\tx_engine_reg[cts_sync_n_0_][0] ),
        .Q(\tx_engine_reg[cts_sync_n_0_][1] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][0] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1_n_0 ),
        .D(\tx_engine[sreg][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[sreg_n_0_][0] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][1] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1_n_0 ),
        .D(tx_engine_fifo_inst_n_11),
        .Q(\tx_engine_reg[sreg_n_0_][1] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][2] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1_n_0 ),
        .D(tx_engine_fifo_inst_n_10),
        .Q(\tx_engine_reg[sreg_n_0_][2] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][3] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1_n_0 ),
        .D(tx_engine_fifo_inst_n_9),
        .Q(\tx_engine_reg[sreg_n_0_][3] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][4] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1_n_0 ),
        .D(tx_engine_fifo_inst_n_8),
        .Q(\tx_engine_reg[sreg_n_0_][4] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][5] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1_n_0 ),
        .D(tx_engine_fifo_inst_n_7),
        .Q(\tx_engine_reg[sreg_n_0_][5] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][6] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1_n_0 ),
        .D(tx_engine_fifo_inst_n_6),
        .Q(\tx_engine_reg[sreg_n_0_][6] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][7] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1_n_0 ),
        .D(tx_engine_fifo_inst_n_5),
        .Q(\tx_engine_reg[sreg_n_0_][7] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tx_engine_fifo_inst_n_1),
        .Q(\tx_engine_reg[sreg_n_0_][8] ),
        .R(1'b0));
  FDRE \tx_engine_reg[state][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tx_engine_fifo_inst_n_14),
        .Q(\tx_engine_reg[state_n_0_][0] ),
        .R(1'b0));
  FDRE \tx_engine_reg[state][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\tx_engine[state][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[state_n_0_][1] ),
        .R(1'b0));
  FDRE \tx_engine_reg[state][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\cg_en[uart0] ),
        .Q(\tx_engine_reg[state_n_0_][2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    uart0_txd_o_INST_0
       (.I0(\tx_engine_reg[state_n_0_][2] ),
        .I1(\tx_engine_reg[state_n_0_][1] ),
        .I2(\tx_engine_reg[state_n_0_][0] ),
        .I3(\tx_engine_reg[sreg_n_0_][0] ),
        .O(uart0_txd_o));
  FDRE uart_rts_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_engine_fifo_inst_n_1),
        .Q(uart0_rts_o),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "neorv32_uart" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_uart__parameterized0
   (\fifo[empty] ,
    \cg_en[uart1] ,
    \ctrl_reg[sim_mode]__0 ,
    \ctrl_reg[hwfc_en]_0 ,
    \iodev_rsp[9][data] ,
    \iodev_rsp[9][ack] ,
    cpu_firq,
    uart1_rts_o,
    Q,
    uart1_txd_o,
    \ctrl_reg[baud][1]_0 ,
    \status_sync.free_o_reg ,
    \fifo_read_sync.rdata_o_reg[7] ,
    m_axi_aclk,
    rstn_sys,
    \ctrl[prsc] ,
    \ctrl_reg[irq_tx_nhalf]_0 ,
    \bus_rsp_o_reg[data][7]_0 ,
    \bus_rsp_o_reg[data][6]_0 ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][4]_0 ,
    \bus_rsp_o_reg[data][3]_0 ,
    \bus_rsp_o_reg[data][2]_0 ,
    \bus_rsp_o_reg[data][1]_0 ,
    \bus_rsp_o_reg[data][0]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \iodev_req[9][stb] ,
    \rx_engine_reg[over]_0 ,
    clk_gen,
    \fifo_reg[w_pnt][0] ,
    D,
    uart1_cts_i,
    uart1_rxd_i,
    E);
  output \fifo[empty] ;
  output \cg_en[uart1] ;
  output \ctrl_reg[sim_mode]__0 ;
  output \ctrl_reg[hwfc_en]_0 ;
  output [26:0]\iodev_rsp[9][data] ;
  output \iodev_rsp[9][ack] ;
  output [1:0]cpu_firq;
  output uart1_rts_o;
  output [2:0]Q;
  output uart1_txd_o;
  output [1:0]\ctrl_reg[baud][1]_0 ;
  output \status_sync.free_o_reg ;
  output [7:0]\fifo_read_sync.rdata_o_reg[7] ;
  input m_axi_aclk;
  input rstn_sys;
  input \ctrl[prsc] ;
  input [20:0]\ctrl_reg[irq_tx_nhalf]_0 ;
  input \bus_rsp_o_reg[data][7]_0 ;
  input \bus_rsp_o_reg[data][6]_0 ;
  input \bus_rsp_o_reg[data][5]_0 ;
  input \bus_rsp_o_reg[data][4]_0 ;
  input \bus_rsp_o_reg[data][3]_0 ;
  input \bus_rsp_o_reg[data][2]_0 ;
  input \bus_rsp_o_reg[data][1]_0 ;
  input \bus_rsp_o_reg[data][0]_0 ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \iodev_req[9][stb] ;
  input \rx_engine_reg[over]_0 ;
  input [7:0]clk_gen;
  input \fifo_reg[w_pnt][0] ;
  input [0:0]D;
  input uart1_cts_i;
  input uart1_rxd_i;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][1]_0 ;
  wire \bus_rsp_o_reg[data][2]_0 ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][3]_0 ;
  wire \bus_rsp_o_reg[data][4]_0 ;
  wire \bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][6]_0 ;
  wire \bus_rsp_o_reg[data][7]_0 ;
  wire \cg_en[uart1] ;
  wire [7:0]clk_gen;
  wire [1:0]cpu_firq;
  wire \ctrl[prsc] ;
  wire [1:0]\ctrl_reg[baud][1]_0 ;
  wire \ctrl_reg[baud_n_0_][2] ;
  wire \ctrl_reg[baud_n_0_][3] ;
  wire \ctrl_reg[baud_n_0_][4] ;
  wire \ctrl_reg[baud_n_0_][5] ;
  wire \ctrl_reg[baud_n_0_][6] ;
  wire \ctrl_reg[baud_n_0_][7] ;
  wire \ctrl_reg[baud_n_0_][8] ;
  wire \ctrl_reg[baud_n_0_][9] ;
  wire \ctrl_reg[hwfc_en]_0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire [20:0]\ctrl_reg[irq_tx_nhalf]_0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \fifo[empty] ;
  wire [7:0]\fifo_read_sync.rdata_o_reg[7] ;
  wire \fifo_reg[w_pnt][0] ;
  wire \iodev_req[9][stb] ;
  wire \iodev_rsp[9][ack] ;
  wire [26:0]\iodev_rsp[9][data] ;
  wire irq_rx_o0;
  wire irq_tx_o0;
  wire m_axi_aclk;
  wire [3:0]minusOp;
  wire [3:0]minusOp__0;
  wire or_reduce_f20_out;
  wire or_reduce_f6_out;
  wire p_0_in10_out;
  wire p_0_in11_in;
  wire p_0_in2_in;
  wire [9:0]p_1_in;
  wire p_1_in12_in;
  wire p_1_in3_in;
  wire [31:31]p_1_out;
  wire p_2_in;
  wire p_2_in13_in;
  wire p_3_in;
  wire p_3_in14_in;
  wire p_4_in;
  wire p_4_in15_in;
  wire p_5_in;
  wire p_5_in16_in;
  wire p_6_in;
  wire p_6_in17_in;
  wire p_7_in;
  wire p_7_in18_in;
  wire rstn_sys;
  wire \rx_engine[baudcnt][0]_i_1__0_n_0 ;
  wire \rx_engine[baudcnt][1]_i_1__0_n_0 ;
  wire \rx_engine[baudcnt][2]_i_1__0_n_0 ;
  wire \rx_engine[baudcnt][2]_i_2__0_n_0 ;
  wire \rx_engine[baudcnt][3]_i_1__0_n_0 ;
  wire \rx_engine[baudcnt][3]_i_2__0_n_0 ;
  wire \rx_engine[baudcnt][4]_i_1__0_n_0 ;
  wire \rx_engine[baudcnt][4]_i_2__0_n_0 ;
  wire \rx_engine[baudcnt][5]_i_1__0_n_0 ;
  wire \rx_engine[baudcnt][5]_i_2__0_n_0 ;
  wire \rx_engine[baudcnt][6]_i_1__0_n_0 ;
  wire \rx_engine[baudcnt][6]_i_2__0_n_0 ;
  wire \rx_engine[baudcnt][7]_i_1__0_n_0 ;
  wire \rx_engine[baudcnt][7]_i_2__0_n_0 ;
  wire \rx_engine[baudcnt][8]_i_1__0_n_0 ;
  wire \rx_engine[baudcnt][9]_i_1__0_n_0 ;
  wire \rx_engine[baudcnt][9]_i_2__0_n_0 ;
  wire \rx_engine[baudcnt][9]_i_4__0_n_0 ;
  wire \rx_engine[baudcnt][9]_i_5__0_n_0 ;
  wire \rx_engine[bitcnt] ;
  wire \rx_engine[done]_i_1__0_n_0 ;
  wire \rx_engine[sreg][9]_i_1__0_n_0 ;
  wire \rx_engine[state][0]_i_1__0_n_0 ;
  wire \rx_engine[state][0]_i_2__0_n_0 ;
  wire \rx_engine[sync][0]_i_1__0_n_0 ;
  wire \rx_engine[sync][1]_i_1__0_n_0 ;
  wire rx_engine_fifo_inst_n_1;
  wire rx_engine_fifo_inst_n_3;
  wire \rx_engine_reg[baudcnt_n_0_][0] ;
  wire \rx_engine_reg[baudcnt_n_0_][9] ;
  wire [3:0]\rx_engine_reg[bitcnt] ;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over]_0 ;
  wire \rx_engine_reg[over_n_0_] ;
  wire \rx_engine_reg[sreg_n_0_][9] ;
  wire \rx_engine_reg[state_n_0_][0] ;
  wire [2:2]\rx_engine_reg[sync] ;
  wire \rx_engine_reg[sync_n_0_][0] ;
  wire \rx_engine_reg[sync_n_0_][1] ;
  wire \rx_fifo[avail] ;
  wire \status_sync.free_o_reg ;
  wire \tx_engine[baudcnt][3]_i_2__0_n_0 ;
  wire \tx_engine[baudcnt][4]_i_2__0_n_0 ;
  wire \tx_engine[baudcnt][6]_i_2__0_n_0 ;
  wire \tx_engine[baudcnt][7]_i_2__0_n_0 ;
  wire \tx_engine[baudcnt][9]_i_1__0_n_0 ;
  wire \tx_engine[baudcnt][9]_i_4__0_n_0 ;
  wire \tx_engine[baudcnt][9]_i_6__0_n_0 ;
  wire \tx_engine[baudcnt][9]_i_7__0_n_0 ;
  wire \tx_engine[baudcnt][9]_i_8__0_n_0 ;
  wire \tx_engine[bitcnt] ;
  wire \tx_engine[bitcnt][3]_i_2__0_n_0 ;
  wire \tx_engine[sreg][0]_i_1__0_n_0 ;
  wire \tx_engine[sreg][7]_i_1__0_n_0 ;
  wire \tx_engine[state][1]_i_1__0_n_0 ;
  wire tx_engine_fifo_inst_n_1;
  wire tx_engine_fifo_inst_n_10;
  wire tx_engine_fifo_inst_n_11;
  wire tx_engine_fifo_inst_n_12;
  wire tx_engine_fifo_inst_n_13;
  wire tx_engine_fifo_inst_n_14;
  wire tx_engine_fifo_inst_n_5;
  wire tx_engine_fifo_inst_n_6;
  wire tx_engine_fifo_inst_n_7;
  wire tx_engine_fifo_inst_n_8;
  wire tx_engine_fifo_inst_n_9;
  wire \tx_engine_reg[baudcnt_n_0_][0] ;
  wire \tx_engine_reg[baudcnt_n_0_][9] ;
  wire [3:0]\tx_engine_reg[bitcnt] ;
  wire \tx_engine_reg[cts_sync_n_0_][0] ;
  wire \tx_engine_reg[cts_sync_n_0_][1] ;
  wire \tx_engine_reg[sreg_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][1] ;
  wire \tx_engine_reg[sreg_n_0_][2] ;
  wire \tx_engine_reg[sreg_n_0_][3] ;
  wire \tx_engine_reg[sreg_n_0_][4] ;
  wire \tx_engine_reg[sreg_n_0_][5] ;
  wire \tx_engine_reg[sreg_n_0_][6] ;
  wire \tx_engine_reg[sreg_n_0_][7] ;
  wire \tx_engine_reg[sreg_n_0_][8] ;
  wire \tx_engine_reg[state_n_0_][0] ;
  wire \tx_engine_reg[state_n_0_][1] ;
  wire \tx_engine_reg[state_n_0_][2] ;
  wire \tx_fifo[clear] ;
  wire uart1_cts_i;
  wire uart1_rts_o;
  wire uart1_rxd_i;
  wire uart1_txd_o;
  wire uart_clk;
  wire [7:0]wdata_i;

  FDRE \bus_rsp_o_reg[ack] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\iodev_req[9][stb] ),
        .Q(\iodev_rsp[9][ack] ),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][0]_0 ),
        .Q(\iodev_rsp[9][data] [0]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][4] ),
        .Q(\iodev_rsp[9][data] [10]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][5] ),
        .Q(\iodev_rsp[9][data] [11]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][6] ),
        .Q(\iodev_rsp[9][data] [12]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][7] ),
        .Q(\iodev_rsp[9][data] [13]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][8] ),
        .Q(\iodev_rsp[9][data] [14]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][9] ),
        .Q(\iodev_rsp[9][data] [15]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_fifo[avail] ),
        .Q(\iodev_rsp[9][data] [16]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_engine_fifo_inst_n_3),
        .Q(\iodev_rsp[9][data] [17]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][1]_0 ),
        .Q(\iodev_rsp[9][data] [1]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tx_engine_fifo_inst_n_13),
        .Q(\iodev_rsp[9][data] [18]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tx_engine_fifo_inst_n_12),
        .Q(\iodev_rsp[9][data] [19]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[irq_rx_nempty]__0 ),
        .Q(\iodev_rsp[9][data] [20]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[irq_rx_half]__0 ),
        .Q(\iodev_rsp[9][data] [21]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[irq_rx_full]__0 ),
        .Q(\iodev_rsp[9][data] [22]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[irq_tx_empty]__0 ),
        .Q(\iodev_rsp[9][data] [23]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[irq_tx_nhalf]__0 ),
        .Q(\iodev_rsp[9][data] [24]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][2]_0 ),
        .Q(\iodev_rsp[9][data] [2]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_engine_reg[over_n_0_] ),
        .Q(\iodev_rsp[9][data] [25]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(\iodev_rsp[9][data] [26]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][3]_0 ),
        .Q(\iodev_rsp[9][data] [3]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][4]_0 ),
        .Q(\iodev_rsp[9][data] [4]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][5]_0 ),
        .Q(\iodev_rsp[9][data] [5]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][6]_0 ),
        .Q(\iodev_rsp[9][data] [6]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\bus_rsp_o_reg[data][7]_0 ),
        .Q(\iodev_rsp[9][data] [7]),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][2] ),
        .Q(\iodev_rsp[9][data] [8]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[baud_n_0_][3] ),
        .Q(\iodev_rsp[9][data] [9]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDCE \ctrl_reg[baud][0] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [6]),
        .Q(\ctrl_reg[baud][1]_0 [0]));
  FDCE \ctrl_reg[baud][1] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [7]),
        .Q(\ctrl_reg[baud][1]_0 [1]));
  FDCE \ctrl_reg[baud][2] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [8]),
        .Q(\ctrl_reg[baud_n_0_][2] ));
  FDCE \ctrl_reg[baud][3] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [9]),
        .Q(\ctrl_reg[baud_n_0_][3] ));
  FDCE \ctrl_reg[baud][4] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [10]),
        .Q(\ctrl_reg[baud_n_0_][4] ));
  FDCE \ctrl_reg[baud][5] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [11]),
        .Q(\ctrl_reg[baud_n_0_][5] ));
  FDCE \ctrl_reg[baud][6] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [12]),
        .Q(\ctrl_reg[baud_n_0_][6] ));
  FDCE \ctrl_reg[baud][7] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [13]),
        .Q(\ctrl_reg[baud_n_0_][7] ));
  FDCE \ctrl_reg[baud][8] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [14]),
        .Q(\ctrl_reg[baud_n_0_][8] ));
  FDCE \ctrl_reg[baud][9] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [15]),
        .Q(\ctrl_reg[baud_n_0_][9] ));
  FDCE \ctrl_reg[enable] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [0]),
        .Q(\cg_en[uart1] ));
  FDCE \ctrl_reg[hwfc_en] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [2]),
        .Q(\ctrl_reg[hwfc_en]_0 ));
  FDCE \ctrl_reg[irq_rx_full] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [18]),
        .Q(\ctrl_reg[irq_rx_full]__0 ));
  FDCE \ctrl_reg[irq_rx_half] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [17]),
        .Q(\ctrl_reg[irq_rx_half]__0 ));
  FDCE \ctrl_reg[irq_rx_nempty] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [16]),
        .Q(\ctrl_reg[irq_rx_nempty]__0 ));
  FDCE \ctrl_reg[irq_tx_empty] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [19]),
        .Q(\ctrl_reg[irq_tx_empty]__0 ));
  FDCE \ctrl_reg[irq_tx_nhalf] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [20]),
        .Q(\ctrl_reg[irq_tx_nhalf]__0 ));
  FDCE \ctrl_reg[prsc][0] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [3]),
        .Q(Q[0]));
  FDCE \ctrl_reg[prsc][1] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [4]),
        .Q(Q[1]));
  FDCE \ctrl_reg[prsc][2] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [5]),
        .Q(Q[2]));
  FDCE \ctrl_reg[sim_mode] 
       (.C(m_axi_aclk),
        .CE(\ctrl[prsc] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [1]),
        .Q(\ctrl_reg[sim_mode]__0 ));
  FDRE irq_rx_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irq_rx_o0),
        .Q(cpu_firq[0]),
        .R(1'b0));
  FDRE irq_tx_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irq_tx_o0),
        .Q(cpu_firq[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0CAAFCAA)) 
    \rx_engine[baudcnt][0]_i_1__0 
       (.I0(\ctrl_reg[baud][1]_0 [1]),
        .I1(\ctrl_reg[baud][1]_0 [0]),
        .I2(or_reduce_f6_out),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .I4(\rx_engine_reg[baudcnt_n_0_][0] ),
        .O(\rx_engine[baudcnt][0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE22EFFFFE22E0000)) 
    \rx_engine[baudcnt][1]_i_1__0 
       (.I0(\ctrl_reg[baud][1]_0 [1]),
        .I1(or_reduce_f6_out),
        .I2(\rx_engine_reg[baudcnt_n_0_][0] ),
        .I3(p_7_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][2] ),
        .O(\rx_engine[baudcnt][1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE22EFFFFE22E0000)) 
    \rx_engine[baudcnt][2]_i_1__0 
       (.I0(\ctrl_reg[baud_n_0_][2] ),
        .I1(or_reduce_f6_out),
        .I2(\rx_engine[baudcnt][2]_i_2__0_n_0 ),
        .I3(p_6_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][3] ),
        .O(\rx_engine[baudcnt][2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_engine[baudcnt][2]_i_2__0 
       (.I0(p_7_in),
        .I1(\rx_engine_reg[baudcnt_n_0_][0] ),
        .O(\rx_engine[baudcnt][2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hE22EFFFFE22E0000)) 
    \rx_engine[baudcnt][3]_i_1__0 
       (.I0(\ctrl_reg[baud_n_0_][3] ),
        .I1(or_reduce_f6_out),
        .I2(\rx_engine[baudcnt][3]_i_2__0_n_0 ),
        .I3(p_5_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][4] ),
        .O(\rx_engine[baudcnt][3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rx_engine[baudcnt][3]_i_2__0 
       (.I0(\rx_engine_reg[baudcnt_n_0_][0] ),
        .I1(p_7_in),
        .I2(p_6_in),
        .O(\rx_engine[baudcnt][3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hE22EFFFFE22E0000)) 
    \rx_engine[baudcnt][4]_i_1__0 
       (.I0(\ctrl_reg[baud_n_0_][4] ),
        .I1(or_reduce_f6_out),
        .I2(\rx_engine[baudcnt][4]_i_2__0_n_0 ),
        .I3(p_4_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][5] ),
        .O(\rx_engine[baudcnt][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][4]_i_2__0 
       (.I0(p_6_in),
        .I1(p_7_in),
        .I2(\rx_engine_reg[baudcnt_n_0_][0] ),
        .I3(p_5_in),
        .O(\rx_engine[baudcnt][4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hCA3AFFFFCA3A0000)) 
    \rx_engine[baudcnt][5]_i_1__0 
       (.I0(\ctrl_reg[baud_n_0_][5] ),
        .I1(\rx_engine[baudcnt][5]_i_2__0_n_0 ),
        .I2(or_reduce_f6_out),
        .I3(p_3_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][6] ),
        .O(\rx_engine[baudcnt][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rx_engine[baudcnt][5]_i_2__0 
       (.I0(p_5_in),
        .I1(\rx_engine_reg[baudcnt_n_0_][0] ),
        .I2(p_7_in),
        .I3(p_6_in),
        .I4(p_4_in),
        .O(\rx_engine[baudcnt][5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hCA3AFFFFCA3A0000)) 
    \rx_engine[baudcnt][6]_i_1__0 
       (.I0(\ctrl_reg[baud_n_0_][6] ),
        .I1(\rx_engine[baudcnt][6]_i_2__0_n_0 ),
        .I2(or_reduce_f6_out),
        .I3(p_2_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][7] ),
        .O(\rx_engine[baudcnt][6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rx_engine[baudcnt][6]_i_2__0 
       (.I0(p_4_in),
        .I1(p_6_in),
        .I2(p_7_in),
        .I3(\rx_engine_reg[baudcnt_n_0_][0] ),
        .I4(p_5_in),
        .I5(p_3_in),
        .O(\rx_engine[baudcnt][6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hCA3AFFFFCA3A0000)) 
    \rx_engine[baudcnt][7]_i_1__0 
       (.I0(\ctrl_reg[baud_n_0_][7] ),
        .I1(\rx_engine[baudcnt][7]_i_2__0_n_0 ),
        .I2(or_reduce_f6_out),
        .I3(p_1_in3_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][8] ),
        .O(\rx_engine[baudcnt][7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rx_engine[baudcnt][7]_i_2__0 
       (.I0(p_3_in),
        .I1(\rx_engine[baudcnt][5]_i_2__0_n_0 ),
        .I2(p_2_in),
        .O(\rx_engine[baudcnt][7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hCA3AFFFFCA3A0000)) 
    \rx_engine[baudcnt][8]_i_1__0 
       (.I0(\ctrl_reg[baud_n_0_][8] ),
        .I1(\rx_engine[baudcnt][9]_i_4__0_n_0 ),
        .I2(or_reduce_f6_out),
        .I3(p_0_in2_in),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud_n_0_][9] ),
        .O(\rx_engine[baudcnt][8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \rx_engine[baudcnt][9]_i_1__0 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(uart_clk),
        .I2(\tx_engine_reg[state_n_0_][2] ),
        .O(\rx_engine[baudcnt][9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A2A80808020)) 
    \rx_engine[baudcnt][9]_i_2__0 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[baudcnt_n_0_][9] ),
        .I2(or_reduce_f6_out),
        .I3(p_0_in2_in),
        .I4(\rx_engine[baudcnt][9]_i_4__0_n_0 ),
        .I5(\ctrl_reg[baud_n_0_][9] ),
        .O(\rx_engine[baudcnt][9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rx_engine[baudcnt][9]_i_3__0 
       (.I0(p_0_in2_in),
        .I1(p_3_in),
        .I2(p_6_in),
        .I3(p_4_in),
        .I4(p_1_in3_in),
        .I5(\rx_engine[baudcnt][9]_i_5__0_n_0 ),
        .O(or_reduce_f6_out));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][9]_i_4__0 
       (.I0(p_2_in),
        .I1(\rx_engine[baudcnt][5]_i_2__0_n_0 ),
        .I2(p_3_in),
        .I3(p_1_in3_in),
        .O(\rx_engine[baudcnt][9]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rx_engine[baudcnt][9]_i_5__0 
       (.I0(p_5_in),
        .I1(p_2_in),
        .I2(p_7_in),
        .I3(\rx_engine_reg[baudcnt_n_0_][0] ),
        .I4(\rx_engine_reg[baudcnt_n_0_][9] ),
        .O(\rx_engine[baudcnt][9]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_engine[bitcnt][0]_i_1__0 
       (.I0(\rx_engine_reg[bitcnt] [0]),
        .O(minusOp__0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \rx_engine[bitcnt][1]_i_1__0 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .O(minusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \rx_engine[bitcnt][2]_i_1__0 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .O(minusOp__0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[bitcnt][3]_i_1__0 
       (.I0(\tx_engine_reg[state_n_0_][2] ),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt] ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \rx_engine[bitcnt][3]_i_2__0 
       (.I0(\rx_engine_reg[bitcnt] [2]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .I3(\rx_engine_reg[bitcnt] [3]),
        .O(minusOp__0[3]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rx_engine[done]_i_1__0 
       (.I0(\tx_engine_reg[state_n_0_][2] ),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .I2(\rx_engine_reg[bitcnt] [0]),
        .I3(\rx_engine_reg[bitcnt] [1]),
        .I4(\rx_engine_reg[bitcnt] [3]),
        .I5(\rx_engine_reg[bitcnt] [2]),
        .O(\rx_engine[done]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \rx_engine[sreg][9]_i_1__0 
       (.I0(uart_clk),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .I2(\tx_engine_reg[state_n_0_][2] ),
        .I3(or_reduce_f6_out),
        .O(\rx_engine[sreg][9]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A880000)) 
    \rx_engine[state][0]_i_1__0 
       (.I0(\tx_engine_reg[state_n_0_][2] ),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .I2(\rx_engine_reg[sync_n_0_][1] ),
        .I3(\rx_engine_reg[sync_n_0_][0] ),
        .I4(\rx_engine[state][0]_i_2__0_n_0 ),
        .O(\rx_engine[state][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \rx_engine[state][0]_i_2__0 
       (.I0(\rx_engine_reg[bitcnt] [2]),
        .I1(\rx_engine_reg[bitcnt] [3]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .I3(\rx_engine_reg[bitcnt] [0]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[state][0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_engine[sync][0]_i_1__0 
       (.I0(\rx_engine_reg[sync_n_0_][1] ),
        .I1(uart_clk),
        .I2(\rx_engine_reg[sync_n_0_][0] ),
        .O(\rx_engine[sync][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_engine[sync][1]_i_1__0 
       (.I0(\rx_engine_reg[sync] ),
        .I1(uart_clk),
        .I2(\rx_engine_reg[sync_n_0_][1] ),
        .O(\rx_engine[sync][1]_i_1__0_n_0 ));
  RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0 rx_engine_fifo_inst
       (.D(D),
        .Q(wdata_i),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo_read_sync.rdata_o_reg[7]_0 (\fifo_read_sync.rdata_o_reg[7] ),
        .\fifo_reg[r_pnt][0]_0 (\fifo_reg[w_pnt][0] ),
        .\iodev_req[9][stb] (\iodev_req[9][stb] ),
        .irq_rx_o0(irq_rx_o0),
        .irq_rx_o_reg(\cg_en[uart1] ),
        .m_axi_aclk(m_axi_aclk),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[done]__0 (\rx_engine_reg[done]__0 ),
        .\rx_engine_reg[over] (\rx_engine_reg[over_n_0_] ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\status_sync.free_o_reg_0 (rx_engine_fifo_inst_n_3),
        .\status_sync.free_o_reg_1 (\status_sync.free_o_reg ),
        .\status_sync.half_o_reg_0 (rx_engine_fifo_inst_n_1),
        .\tx_fifo[clear] (\tx_fifo[clear] ),
        .uart_rts_o_reg(\ctrl_reg[hwfc_en]_0 ));
  FDRE \rx_engine_reg[baudcnt][0] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(\rx_engine[baudcnt][0]_i_1__0_n_0 ),
        .Q(\rx_engine_reg[baudcnt_n_0_][0] ),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][1] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(\rx_engine[baudcnt][1]_i_1__0_n_0 ),
        .Q(p_7_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][2] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(\rx_engine[baudcnt][2]_i_1__0_n_0 ),
        .Q(p_6_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][3] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(\rx_engine[baudcnt][3]_i_1__0_n_0 ),
        .Q(p_5_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][4] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(\rx_engine[baudcnt][4]_i_1__0_n_0 ),
        .Q(p_4_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][5] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(\rx_engine[baudcnt][5]_i_1__0_n_0 ),
        .Q(p_3_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][6] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(\rx_engine[baudcnt][6]_i_1__0_n_0 ),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][7] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(\rx_engine[baudcnt][7]_i_1__0_n_0 ),
        .Q(p_1_in3_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][8] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(\rx_engine[baudcnt][8]_i_1__0_n_0 ),
        .Q(p_0_in2_in),
        .R(1'b0));
  FDRE \rx_engine_reg[baudcnt][9] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(\rx_engine[baudcnt][9]_i_2__0_n_0 ),
        .Q(\rx_engine_reg[baudcnt_n_0_][9] ),
        .R(1'b0));
  FDRE \rx_engine_reg[bitcnt][0] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(minusOp__0[0]),
        .Q(\rx_engine_reg[bitcnt] [0]),
        .R(\rx_engine[bitcnt] ));
  FDSE \rx_engine_reg[bitcnt][1] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(minusOp__0[1]),
        .Q(\rx_engine_reg[bitcnt] [1]),
        .S(\rx_engine[bitcnt] ));
  FDRE \rx_engine_reg[bitcnt][2] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(minusOp__0[2]),
        .Q(\rx_engine_reg[bitcnt] [2]),
        .R(\rx_engine[bitcnt] ));
  FDSE \rx_engine_reg[bitcnt][3] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(minusOp__0[3]),
        .Q(\rx_engine_reg[bitcnt] [3]),
        .S(\rx_engine[bitcnt] ));
  FDRE \rx_engine_reg[done] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_engine[done]_i_1__0_n_0 ),
        .Q(\rx_engine_reg[done]__0 ),
        .R(1'b0));
  FDRE \rx_engine_reg[over] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_engine_reg[over]_0 ),
        .Q(\rx_engine_reg[over_n_0_] ),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][1] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(wdata_i[1]),
        .Q(wdata_i[0]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][2] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(wdata_i[2]),
        .Q(wdata_i[1]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][3] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(wdata_i[3]),
        .Q(wdata_i[2]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][4] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(wdata_i[4]),
        .Q(wdata_i[3]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][5] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(wdata_i[5]),
        .Q(wdata_i[4]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][6] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(wdata_i[6]),
        .Q(wdata_i[5]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][7] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(wdata_i[7]),
        .Q(wdata_i[6]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][8] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(\rx_engine_reg[sreg_n_0_][9] ),
        .Q(wdata_i[7]),
        .R(1'b0));
  FDRE \rx_engine_reg[sreg][9] 
       (.C(m_axi_aclk),
        .CE(\rx_engine[sreg][9]_i_1__0_n_0 ),
        .D(\rx_engine_reg[sync] ),
        .Q(\rx_engine_reg[sreg_n_0_][9] ),
        .R(1'b0));
  FDRE \rx_engine_reg[state][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_engine[state][0]_i_1__0_n_0 ),
        .Q(\rx_engine_reg[state_n_0_][0] ),
        .R(1'b0));
  FDRE \rx_engine_reg[sync][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_engine[sync][0]_i_1__0_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][0] ),
        .R(1'b0));
  FDRE \rx_engine_reg[sync][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\rx_engine[sync][1]_i_1__0_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][1] ),
        .R(1'b0));
  FDRE \rx_engine_reg[sync][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(uart1_rxd_i),
        .Q(\rx_engine_reg[sync] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2AEA)) 
    \tx_engine[baudcnt][0]_i_1__0 
       (.I0(\ctrl_reg[baud][1]_0 [0]),
        .I1(or_reduce_f20_out),
        .I2(\tx_engine_reg[state_n_0_][1] ),
        .I3(\tx_engine_reg[baudcnt_n_0_][0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hD7FF8200)) 
    \tx_engine[baudcnt][1]_i_1__0 
       (.I0(or_reduce_f20_out),
        .I1(\tx_engine_reg[baudcnt_n_0_][0] ),
        .I2(p_7_in18_in),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud][1]_0 [1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFD57FFFFA8020000)) 
    \tx_engine[baudcnt][2]_i_1__0 
       (.I0(or_reduce_f20_out),
        .I1(\tx_engine_reg[baudcnt_n_0_][0] ),
        .I2(p_7_in18_in),
        .I3(p_6_in17_in),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud_n_0_][2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFD57FFFFA8020000)) 
    \tx_engine[baudcnt][3]_i_1__0 
       (.I0(or_reduce_f20_out),
        .I1(p_6_in17_in),
        .I2(\tx_engine[baudcnt][3]_i_2__0_n_0 ),
        .I3(p_5_in16_in),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud_n_0_][3] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_engine[baudcnt][3]_i_2__0 
       (.I0(p_7_in18_in),
        .I1(\tx_engine_reg[baudcnt_n_0_][0] ),
        .O(\tx_engine[baudcnt][3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hD7FF8200)) 
    \tx_engine[baudcnt][4]_i_1__0 
       (.I0(or_reduce_f20_out),
        .I1(\tx_engine[baudcnt][4]_i_2__0_n_0 ),
        .I2(p_4_in15_in),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud_n_0_][4] ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tx_engine[baudcnt][4]_i_2__0 
       (.I0(p_6_in17_in),
        .I1(p_7_in18_in),
        .I2(\tx_engine_reg[baudcnt_n_0_][0] ),
        .I3(p_5_in16_in),
        .O(\tx_engine[baudcnt][4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB7FF8400)) 
    \tx_engine[baudcnt][5]_i_1__0 
       (.I0(\tx_engine[baudcnt][6]_i_2__0_n_0 ),
        .I1(or_reduce_f20_out),
        .I2(p_3_in14_in),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud_n_0_][5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hEF1FFFFFE0100000)) 
    \tx_engine[baudcnt][6]_i_1__0 
       (.I0(\tx_engine[baudcnt][6]_i_2__0_n_0 ),
        .I1(p_3_in14_in),
        .I2(or_reduce_f20_out),
        .I3(p_2_in13_in),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud_n_0_][6] ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tx_engine[baudcnt][6]_i_2__0 
       (.I0(p_5_in16_in),
        .I1(\tx_engine_reg[baudcnt_n_0_][0] ),
        .I2(p_7_in18_in),
        .I3(p_6_in17_in),
        .I4(p_4_in15_in),
        .O(\tx_engine[baudcnt][6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hEF1FFFFFE0100000)) 
    \tx_engine[baudcnt][7]_i_1__0 
       (.I0(\tx_engine[baudcnt][7]_i_2__0_n_0 ),
        .I1(p_2_in13_in),
        .I2(or_reduce_f20_out),
        .I3(p_1_in12_in),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud_n_0_][7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tx_engine[baudcnt][7]_i_2__0 
       (.I0(p_4_in15_in),
        .I1(p_6_in17_in),
        .I2(p_7_in18_in),
        .I3(\tx_engine_reg[baudcnt_n_0_][0] ),
        .I4(p_5_in16_in),
        .I5(p_3_in14_in),
        .O(\tx_engine[baudcnt][7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB7FF8400)) 
    \tx_engine[baudcnt][8]_i_1__0 
       (.I0(\tx_engine[baudcnt][9]_i_4__0_n_0 ),
        .I1(or_reduce_f20_out),
        .I2(p_0_in11_in),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud_n_0_][8] ),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'h8300)) 
    \tx_engine[baudcnt][9]_i_1__0 
       (.I0(uart_clk),
        .I1(\tx_engine_reg[state_n_0_][1] ),
        .I2(\tx_engine_reg[state_n_0_][0] ),
        .I3(\tx_engine_reg[state_n_0_][2] ),
        .O(\tx_engine[baudcnt][9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEF1FFFFFE0100000)) 
    \tx_engine[baudcnt][9]_i_2__0 
       (.I0(\tx_engine[baudcnt][9]_i_4__0_n_0 ),
        .I1(p_0_in11_in),
        .I2(or_reduce_f20_out),
        .I3(\tx_engine_reg[baudcnt_n_0_][9] ),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud_n_0_][9] ),
        .O(p_1_in[9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tx_engine[baudcnt][9]_i_4__0 
       (.I0(p_2_in13_in),
        .I1(\tx_engine[baudcnt][6]_i_2__0_n_0 ),
        .I2(p_3_in14_in),
        .I3(p_1_in12_in),
        .O(\tx_engine[baudcnt][9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tx_engine[baudcnt][9]_i_5__0 
       (.I0(p_0_in11_in),
        .I1(p_3_in14_in),
        .I2(p_6_in17_in),
        .I3(p_4_in15_in),
        .I4(p_1_in12_in),
        .I5(\tx_engine[baudcnt][9]_i_8__0_n_0 ),
        .O(or_reduce_f20_out));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    \tx_engine[baudcnt][9]_i_6__0 
       (.I0(clk_gen[1]),
        .I1(clk_gen[3]),
        .I2(Q[1]),
        .I3(clk_gen[0]),
        .I4(Q[0]),
        .I5(clk_gen[2]),
        .O(\tx_engine[baudcnt][9]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    \tx_engine[baudcnt][9]_i_7__0 
       (.I0(clk_gen[5]),
        .I1(clk_gen[7]),
        .I2(Q[1]),
        .I3(clk_gen[4]),
        .I4(Q[0]),
        .I5(clk_gen[6]),
        .O(\tx_engine[baudcnt][9]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tx_engine[baudcnt][9]_i_8__0 
       (.I0(p_5_in16_in),
        .I1(p_2_in13_in),
        .I2(p_7_in18_in),
        .I3(\tx_engine_reg[baudcnt_n_0_][0] ),
        .I4(\tx_engine_reg[baudcnt_n_0_][9] ),
        .O(\tx_engine[baudcnt][9]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tx_engine[bitcnt][0]_i_1__0 
       (.I0(\tx_engine_reg[bitcnt] [0]),
        .O(minusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tx_engine[bitcnt][1]_i_1__0 
       (.I0(\tx_engine_reg[bitcnt] [1]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .O(minusOp[1]));
  LUT3 #(
    .INIT(8'hE1)) 
    \tx_engine[bitcnt][2]_i_1__0 
       (.I0(\tx_engine_reg[bitcnt] [1]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .O(minusOp[2]));
  LUT3 #(
    .INIT(8'h02)) 
    \tx_engine[bitcnt][3]_i_1__0 
       (.I0(\tx_engine_reg[state_n_0_][2] ),
        .I1(\tx_engine_reg[state_n_0_][0] ),
        .I2(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[bitcnt] ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \tx_engine[bitcnt][3]_i_2__0 
       (.I0(\tx_engine_reg[state_n_0_][0] ),
        .I1(\tx_engine_reg[state_n_0_][1] ),
        .I2(\tx_engine_reg[state_n_0_][2] ),
        .I3(uart_clk),
        .I4(or_reduce_f20_out),
        .O(\tx_engine[bitcnt][3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \tx_engine[bitcnt][3]_i_3__0 
       (.I0(\tx_engine_reg[bitcnt] [2]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [1]),
        .I3(\tx_engine_reg[bitcnt] [3]),
        .O(minusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_engine[sreg][0]_i_1__0 
       (.I0(\tx_engine_reg[state_n_0_][1] ),
        .I1(\tx_engine_reg[sreg_n_0_][1] ),
        .O(\tx_engine[sreg][0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \tx_engine[sreg][7]_i_1__0 
       (.I0(\tx_engine[bitcnt][3]_i_2__0_n_0 ),
        .I1(\tx_engine_reg[state_n_0_][1] ),
        .I2(\tx_engine_reg[state_n_0_][0] ),
        .I3(\tx_engine_reg[state_n_0_][2] ),
        .O(\tx_engine[sreg][7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF000000077000000)) 
    \tx_engine[state][1]_i_1__0 
       (.I0(\tx_engine_reg[cts_sync_n_0_][1] ),
        .I1(\ctrl_reg[hwfc_en]_0 ),
        .I2(p_0_in10_out),
        .I3(\tx_engine_reg[state_n_0_][0] ),
        .I4(\tx_engine_reg[state_n_0_][2] ),
        .I5(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[state][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tx_engine[state][1]_i_2__0 
       (.I0(\tx_engine_reg[bitcnt] [0]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [3]),
        .I3(\tx_engine_reg[bitcnt] [2]),
        .O(p_0_in10_out));
  RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_0 tx_engine_fifo_inst
       (.D({tx_engine_fifo_inst_n_5,tx_engine_fifo_inst_n_6,tx_engine_fifo_inst_n_7,tx_engine_fifo_inst_n_8,tx_engine_fifo_inst_n_9,tx_engine_fifo_inst_n_10,tx_engine_fifo_inst_n_11}),
        .E(\tx_engine[bitcnt][3]_i_2__0_n_0 ),
        .Q({\tx_engine_reg[sreg_n_0_][7] ,\tx_engine_reg[sreg_n_0_][6] ,\tx_engine_reg[sreg_n_0_][5] ,\tx_engine_reg[sreg_n_0_][4] ,\tx_engine_reg[sreg_n_0_][3] ,\tx_engine_reg[sreg_n_0_][2] }),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo[empty] (\fifo[empty] ),
        .\fifo_buffer.fifo_reg[buf][0]_0 (E),
        .\fifo_buffer.fifo_reg[buf][7]_0 (\ctrl_reg[irq_tx_nhalf]_0 [7:0]),
        .\fifo_reg[r_pnt][0]_0 (\tx_engine_reg[state_n_0_][1] ),
        .\fifo_reg[r_pnt][0]_1 (\tx_engine_reg[state_n_0_][0] ),
        .\fifo_reg[r_pnt][0]_2 (\tx_engine_reg[state_n_0_][2] ),
        .\fifo_reg[w_pnt][0]_0 (\fifo_reg[w_pnt][0] ),
        .\fifo_reg[w_pnt][0]_1 (D),
        .\iodev_req[9][stb] (\iodev_req[9][stb] ),
        .irq_tx_o0(irq_tx_o0),
        .irq_tx_o_reg(\cg_en[uart1] ),
        .m_axi_aclk(m_axi_aclk),
        .p_0_in10_out(p_0_in10_out),
        .p_1_out(p_1_out),
        .rstn_sys(rstn_sys),
        .\status_sync.free_o_reg_0 (tx_engine_fifo_inst_n_12),
        .\status_sync.half_o_reg_0 (tx_engine_fifo_inst_n_13),
        .\tx_engine_reg[sreg][7] (\tx_engine_reg[sreg_n_0_][8] ),
        .\tx_engine_reg[state][0] (tx_engine_fifo_inst_n_14),
        .\tx_engine_reg[state][1] (tx_engine_fifo_inst_n_1),
        .\tx_fifo[clear] (\tx_fifo[clear] ));
  FDRE \tx_engine_reg[baudcnt][0] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(p_1_in[0]),
        .Q(\tx_engine_reg[baudcnt_n_0_][0] ),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][1] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(p_1_in[1]),
        .Q(p_7_in18_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][2] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(p_1_in[2]),
        .Q(p_6_in17_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][3] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(p_1_in[3]),
        .Q(p_5_in16_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][4] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(p_1_in[4]),
        .Q(p_4_in15_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][5] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(p_1_in[5]),
        .Q(p_3_in14_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][6] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(p_1_in[6]),
        .Q(p_2_in13_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][7] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(p_1_in[7]),
        .Q(p_1_in12_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][8] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(p_1_in[8]),
        .Q(p_0_in11_in),
        .R(1'b0));
  FDRE \tx_engine_reg[baudcnt][9] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[baudcnt][9]_i_1__0_n_0 ),
        .D(p_1_in[9]),
        .Q(\tx_engine_reg[baudcnt_n_0_][9] ),
        .R(1'b0));
  MUXF7 \tx_engine_reg[baudcnt][9]_i_3__0 
       (.I0(\tx_engine[baudcnt][9]_i_6__0_n_0 ),
        .I1(\tx_engine[baudcnt][9]_i_7__0_n_0 ),
        .O(uart_clk),
        .S(Q[2]));
  FDSE \tx_engine_reg[bitcnt][0] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[bitcnt][3]_i_2__0_n_0 ),
        .D(minusOp[0]),
        .Q(\tx_engine_reg[bitcnt] [0]),
        .S(\tx_engine[bitcnt] ));
  FDSE \tx_engine_reg[bitcnt][1] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[bitcnt][3]_i_2__0_n_0 ),
        .D(minusOp[1]),
        .Q(\tx_engine_reg[bitcnt] [1]),
        .S(\tx_engine[bitcnt] ));
  FDRE \tx_engine_reg[bitcnt][2] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[bitcnt][3]_i_2__0_n_0 ),
        .D(minusOp[2]),
        .Q(\tx_engine_reg[bitcnt] [2]),
        .R(\tx_engine[bitcnt] ));
  FDSE \tx_engine_reg[bitcnt][3] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[bitcnt][3]_i_2__0_n_0 ),
        .D(minusOp[3]),
        .Q(\tx_engine_reg[bitcnt] [3]),
        .S(\tx_engine[bitcnt] ));
  FDRE \tx_engine_reg[cts_sync][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(uart1_cts_i),
        .Q(\tx_engine_reg[cts_sync_n_0_][0] ),
        .R(1'b0));
  FDRE \tx_engine_reg[cts_sync][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\tx_engine_reg[cts_sync_n_0_][0] ),
        .Q(\tx_engine_reg[cts_sync_n_0_][1] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][0] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1__0_n_0 ),
        .D(\tx_engine[sreg][0]_i_1__0_n_0 ),
        .Q(\tx_engine_reg[sreg_n_0_][0] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][1] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1__0_n_0 ),
        .D(tx_engine_fifo_inst_n_11),
        .Q(\tx_engine_reg[sreg_n_0_][1] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][2] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1__0_n_0 ),
        .D(tx_engine_fifo_inst_n_10),
        .Q(\tx_engine_reg[sreg_n_0_][2] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][3] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1__0_n_0 ),
        .D(tx_engine_fifo_inst_n_9),
        .Q(\tx_engine_reg[sreg_n_0_][3] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][4] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1__0_n_0 ),
        .D(tx_engine_fifo_inst_n_8),
        .Q(\tx_engine_reg[sreg_n_0_][4] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][5] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1__0_n_0 ),
        .D(tx_engine_fifo_inst_n_7),
        .Q(\tx_engine_reg[sreg_n_0_][5] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][6] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1__0_n_0 ),
        .D(tx_engine_fifo_inst_n_6),
        .Q(\tx_engine_reg[sreg_n_0_][6] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][7] 
       (.C(m_axi_aclk),
        .CE(\tx_engine[sreg][7]_i_1__0_n_0 ),
        .D(tx_engine_fifo_inst_n_5),
        .Q(\tx_engine_reg[sreg_n_0_][7] ),
        .R(1'b0));
  FDRE \tx_engine_reg[sreg][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tx_engine_fifo_inst_n_1),
        .Q(\tx_engine_reg[sreg_n_0_][8] ),
        .R(1'b0));
  FDRE \tx_engine_reg[state][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tx_engine_fifo_inst_n_14),
        .Q(\tx_engine_reg[state_n_0_][0] ),
        .R(1'b0));
  FDRE \tx_engine_reg[state][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\tx_engine[state][1]_i_1__0_n_0 ),
        .Q(\tx_engine_reg[state_n_0_][1] ),
        .R(1'b0));
  FDRE \tx_engine_reg[state][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\cg_en[uart1] ),
        .Q(\tx_engine_reg[state_n_0_][2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    uart1_txd_o_INST_0
       (.I0(\tx_engine_reg[state_n_0_][2] ),
        .I1(\tx_engine_reg[state_n_0_][1] ),
        .I2(\tx_engine_reg[state_n_0_][0] ),
        .I3(\tx_engine_reg[sreg_n_0_][0] ),
        .O(uart1_txd_o));
  FDRE uart_rts_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rx_engine_fifo_inst_n_1),
        .Q(uart1_rts_o),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "neorv32_wdt" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_wdt
   (\cg_en[wdt] ,
    \iodev_rsp[4][ack] ,
    cpu_firq,
    D,
    hw_rst_reg_0,
    \ctrl_reg[lock]_0 ,
    \iodev_rsp[4][data] ,
    E,
    m_axi_aclk,
    rstn_sys,
    \ctrl_reg[timeout][23]_0 ,
    \iodev_req[4][stb] ,
    reset_wdt4_out,
    reset_force1_out,
    Q,
    rst_cause,
    reset_force_reg_0,
    cnt_started_reg_0,
    cnt_started_reg_1,
    clk_gen,
    cnt_inc_ff_reg_0,
    \bus_rsp_o_reg[data][31]_0 );
  output \cg_en[wdt] ;
  output \iodev_rsp[4][ack] ;
  output [0:0]cpu_firq;
  output [3:0]D;
  output hw_rst_reg_0;
  output \ctrl_reg[lock]_0 ;
  output [29:0]\iodev_rsp[4][data] ;
  input [0:0]E;
  input m_axi_aclk;
  input rstn_sys;
  input [28:0]\ctrl_reg[timeout][23]_0 ;
  input \iodev_req[4][stb] ;
  input reset_wdt4_out;
  input reset_force1_out;
  input [2:0]Q;
  input [0:0]rst_cause;
  input [0:0]reset_force_reg_0;
  input [0:0]cnt_started_reg_0;
  input [0:0]cnt_started_reg_1;
  input [0:0]clk_gen;
  input [0:0]cnt_inc_ff_reg_0;
  input \bus_rsp_o_reg[data][31]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \cg_en[wdt] ;
  wire [0:0]clk_gen;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_3_n_0 ;
  wire \cnt[0]_i_4_n_0 ;
  wire \cnt[0]_i_5_n_0 ;
  wire \cnt[0]_i_6_n_0 ;
  wire \cnt[0]_i_7_n_0 ;
  wire \cnt[12]_i_2_n_0 ;
  wire \cnt[12]_i_3_n_0 ;
  wire \cnt[12]_i_4_n_0 ;
  wire \cnt[12]_i_5_n_0 ;
  wire \cnt[16]_i_2_n_0 ;
  wire \cnt[16]_i_3_n_0 ;
  wire \cnt[16]_i_4_n_0 ;
  wire \cnt[16]_i_5_n_0 ;
  wire \cnt[20]_i_2_n_0 ;
  wire \cnt[20]_i_3_n_0 ;
  wire \cnt[20]_i_4_n_0 ;
  wire \cnt[20]_i_5_n_0 ;
  wire \cnt[4]_i_2_n_0 ;
  wire \cnt[4]_i_3_n_0 ;
  wire \cnt[4]_i_4_n_0 ;
  wire \cnt[4]_i_5_n_0 ;
  wire \cnt[8]_i_2_n_0 ;
  wire \cnt[8]_i_3_n_0 ;
  wire \cnt[8]_i_4_n_0 ;
  wire \cnt[8]_i_5_n_0 ;
  wire cnt_inc;
  wire cnt_inc_ff;
  wire [0:0]cnt_inc_ff_reg_0;
  wire [23:0]cnt_reg;
  wire \cnt_reg[0]_i_2_n_0 ;
  wire \cnt_reg[0]_i_2_n_1 ;
  wire \cnt_reg[0]_i_2_n_2 ;
  wire \cnt_reg[0]_i_2_n_3 ;
  wire \cnt_reg[0]_i_2_n_4 ;
  wire \cnt_reg[0]_i_2_n_5 ;
  wire \cnt_reg[0]_i_2_n_6 ;
  wire \cnt_reg[0]_i_2_n_7 ;
  wire \cnt_reg[12]_i_1_n_0 ;
  wire \cnt_reg[12]_i_1_n_1 ;
  wire \cnt_reg[12]_i_1_n_2 ;
  wire \cnt_reg[12]_i_1_n_3 ;
  wire \cnt_reg[12]_i_1_n_4 ;
  wire \cnt_reg[12]_i_1_n_5 ;
  wire \cnt_reg[12]_i_1_n_6 ;
  wire \cnt_reg[12]_i_1_n_7 ;
  wire \cnt_reg[16]_i_1_n_0 ;
  wire \cnt_reg[16]_i_1_n_1 ;
  wire \cnt_reg[16]_i_1_n_2 ;
  wire \cnt_reg[16]_i_1_n_3 ;
  wire \cnt_reg[16]_i_1_n_4 ;
  wire \cnt_reg[16]_i_1_n_5 ;
  wire \cnt_reg[16]_i_1_n_6 ;
  wire \cnt_reg[16]_i_1_n_7 ;
  wire \cnt_reg[20]_i_1_n_1 ;
  wire \cnt_reg[20]_i_1_n_2 ;
  wire \cnt_reg[20]_i_1_n_3 ;
  wire \cnt_reg[20]_i_1_n_4 ;
  wire \cnt_reg[20]_i_1_n_5 ;
  wire \cnt_reg[20]_i_1_n_6 ;
  wire \cnt_reg[20]_i_1_n_7 ;
  wire \cnt_reg[4]_i_1_n_0 ;
  wire \cnt_reg[4]_i_1_n_1 ;
  wire \cnt_reg[4]_i_1_n_2 ;
  wire \cnt_reg[4]_i_1_n_3 ;
  wire \cnt_reg[4]_i_1_n_4 ;
  wire \cnt_reg[4]_i_1_n_5 ;
  wire \cnt_reg[4]_i_1_n_6 ;
  wire \cnt_reg[4]_i_1_n_7 ;
  wire \cnt_reg[8]_i_1_n_0 ;
  wire \cnt_reg[8]_i_1_n_1 ;
  wire \cnt_reg[8]_i_1_n_2 ;
  wire \cnt_reg[8]_i_1_n_3 ;
  wire \cnt_reg[8]_i_1_n_4 ;
  wire \cnt_reg[8]_i_1_n_5 ;
  wire \cnt_reg[8]_i_1_n_6 ;
  wire \cnt_reg[8]_i_1_n_7 ;
  wire cnt_started;
  wire cnt_started0;
  wire [0:0]cnt_started_reg_0;
  wire [0:0]cnt_started_reg_1;
  wire [0:0]cpu_firq;
  wire \ctrl_reg[dben]__0 ;
  wire \ctrl_reg[lock]0 ;
  wire \ctrl_reg[lock]_0 ;
  wire \ctrl_reg[lock]__0 ;
  wire \ctrl_reg[sen]__0 ;
  wire \ctrl_reg[strict]__0 ;
  wire [28:0]\ctrl_reg[timeout][23]_0 ;
  wire \ctrl_reg[timeout_n_0_][0] ;
  wire hw_rst;
  wire hw_rst3;
  wire hw_rst_i_10_n_0;
  wire hw_rst_i_11_n_0;
  wire hw_rst_i_12_n_0;
  wire hw_rst_i_5_n_0;
  wire hw_rst_i_6_n_0;
  wire hw_rst_i_7_n_0;
  wire hw_rst_i_8_n_0;
  wire hw_rst_i_9_n_0;
  wire hw_rst_reg_0;
  wire hw_rst_reg_i_3_n_1;
  wire hw_rst_reg_i_3_n_2;
  wire hw_rst_reg_i_3_n_3;
  wire hw_rst_reg_i_4_n_0;
  wire hw_rst_reg_i_4_n_1;
  wire hw_rst_reg_i_4_n_2;
  wire hw_rst_reg_i_4_n_3;
  wire \iodev_req[4][stb] ;
  wire \iodev_rsp[4][ack] ;
  wire [29:0]\iodev_rsp[4][data] ;
  wire irq_o2;
  wire irq_o_i_10_n_0;
  wire irq_o_i_11_n_0;
  wire irq_o_i_1_n_0;
  wire irq_o_i_4_n_0;
  wire irq_o_i_5_n_0;
  wire irq_o_i_6_n_0;
  wire irq_o_i_7_n_0;
  wire irq_o_i_8_n_0;
  wire irq_o_i_9_n_0;
  wire irq_o_reg_i_2_n_1;
  wire irq_o_reg_i_2_n_2;
  wire irq_o_reg_i_2_n_3;
  wire irq_o_reg_i_3_n_0;
  wire irq_o_reg_i_3_n_1;
  wire irq_o_reg_i_3_n_2;
  wire irq_o_reg_i_3_n_3;
  wire m_axi_aclk;
  wire [22:0]p_0_in;
  wire p_0_in__0;
  wire reset_force;
  wire reset_force1_out;
  wire [0:0]reset_force_reg_0;
  wire reset_wdt4_out;
  wire reset_wdt_reg_n_0;
  wire [0:0]rst_cause;
  wire rstn_sys;
  wire [3:3]\NLW_cnt_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_hw_rst_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_hw_rst_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_irq_o_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o_reg_i_3_O_UNCONNECTED;

  FDRE \bus_rsp_o_reg[ack] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\iodev_req[4][stb] ),
        .Q(\iodev_rsp[4][ack] ),
        .R(1'b0));
  FDRE \bus_rsp_o_reg[data][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\cg_en[wdt] ),
        .Q(\iodev_rsp[4][data] [0]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\iodev_rsp[4][data] [8]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\iodev_rsp[4][data] [9]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\iodev_rsp[4][data] [10]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\iodev_rsp[4][data] [11]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\iodev_rsp[4][data] [12]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\iodev_rsp[4][data] [13]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\iodev_rsp[4][data] [14]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\iodev_rsp[4][data] [15]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(\iodev_rsp[4][data] [16]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(\iodev_rsp[4][data] [17]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[lock]__0 ),
        .Q(\iodev_rsp[4][data] [1]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(\iodev_rsp[4][data] [18]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(\iodev_rsp[4][data] [19]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(\iodev_rsp[4][data] [20]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(\iodev_rsp[4][data] [21]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(\iodev_rsp[4][data] [22]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[16]),
        .Q(\iodev_rsp[4][data] [23]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[17]),
        .Q(\iodev_rsp[4][data] [24]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[18]),
        .Q(\iodev_rsp[4][data] [25]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[19]),
        .Q(\iodev_rsp[4][data] [26]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[20]),
        .Q(\iodev_rsp[4][data] [27]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[dben]__0 ),
        .Q(\iodev_rsp[4][data] [2]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[21]),
        .Q(\iodev_rsp[4][data] [28]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[22]),
        .Q(\iodev_rsp[4][data] [29]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[sen]__0 ),
        .Q(\iodev_rsp[4][data] [3]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[strict]__0 ),
        .Q(\iodev_rsp[4][data] [4]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rst_cause),
        .Q(\iodev_rsp[4][data] [5]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[timeout_n_0_][0] ),
        .Q(\iodev_rsp[4][data] [6]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  FDRE \bus_rsp_o_reg[data][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\iodev_rsp[4][data] [7]),
        .R(\bus_rsp_o_reg[data][31]_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cnt[0]_i_1 
       (.I0(cnt_inc_ff),
        .I1(reset_wdt_reg_n_0),
        .I2(\cg_en[wdt] ),
        .O(\cnt[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[0]_i_3 
       (.I0(\cg_en[wdt] ),
        .I1(reset_wdt_reg_n_0),
        .O(\cnt[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \cnt[0]_i_4 
       (.I0(cnt_reg[3]),
        .I1(reset_wdt_reg_n_0),
        .I2(\cg_en[wdt] ),
        .O(\cnt[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[0]_i_5 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[2]),
        .O(\cnt[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[0]_i_6 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[1]),
        .O(\cnt[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \cnt[0]_i_7 
       (.I0(cnt_reg[0]),
        .I1(reset_wdt_reg_n_0),
        .I2(\cg_en[wdt] ),
        .O(\cnt[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[12]_i_2 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[15]),
        .O(\cnt[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \cnt[12]_i_3 
       (.I0(cnt_reg[14]),
        .I1(reset_wdt_reg_n_0),
        .I2(\cg_en[wdt] ),
        .O(\cnt[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \cnt[12]_i_4 
       (.I0(cnt_reg[13]),
        .I1(reset_wdt_reg_n_0),
        .I2(\cg_en[wdt] ),
        .O(\cnt[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[12]_i_5 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[12]),
        .O(\cnt[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \cnt[16]_i_2 
       (.I0(cnt_reg[19]),
        .I1(reset_wdt_reg_n_0),
        .I2(\cg_en[wdt] ),
        .O(\cnt[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[16]_i_3 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[18]),
        .O(\cnt[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[16]_i_4 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[17]),
        .O(\cnt[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \cnt[16]_i_5 
       (.I0(cnt_reg[16]),
        .I1(reset_wdt_reg_n_0),
        .I2(\cg_en[wdt] ),
        .O(\cnt[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \cnt[20]_i_2 
       (.I0(cnt_reg[23]),
        .I1(reset_wdt_reg_n_0),
        .I2(\cg_en[wdt] ),
        .O(\cnt[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \cnt[20]_i_3 
       (.I0(cnt_reg[22]),
        .I1(reset_wdt_reg_n_0),
        .I2(\cg_en[wdt] ),
        .O(\cnt[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[20]_i_4 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[21]),
        .O(\cnt[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[20]_i_5 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[20]),
        .O(\cnt[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[4]_i_2 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[7]),
        .O(\cnt[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \cnt[4]_i_3 
       (.I0(cnt_reg[6]),
        .I1(reset_wdt_reg_n_0),
        .I2(\cg_en[wdt] ),
        .O(\cnt[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[4]_i_4 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[5]),
        .O(\cnt[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[4]_i_5 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[4]),
        .O(\cnt[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[8]_i_2 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[11]),
        .O(\cnt[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \cnt[8]_i_3 
       (.I0(cnt_reg[10]),
        .I1(reset_wdt_reg_n_0),
        .I2(\cg_en[wdt] ),
        .O(\cnt[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[8]_i_4 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[9]),
        .O(\cnt[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cnt[8]_i_5 
       (.I0(reset_wdt_reg_n_0),
        .I1(\cg_en[wdt] ),
        .I2(cnt_reg[8]),
        .O(\cnt[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000D000)) 
    cnt_inc_ff_i_1
       (.I0(cnt_inc_ff_reg_0),
        .I1(\ctrl_reg[sen]__0 ),
        .I2(cnt_started),
        .I3(cnt_started_reg_0),
        .I4(cnt_started_reg_1),
        .O(cnt_inc));
  FDCE cnt_inc_ff_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cnt_inc),
        .Q(cnt_inc_ff));
  FDCE \cnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[0]_i_2_n_7 ),
        .Q(cnt_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cnt_reg[0]_i_2_n_0 ,\cnt_reg[0]_i_2_n_1 ,\cnt_reg[0]_i_2_n_2 ,\cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\cnt[0]_i_3_n_0 }),
        .O({\cnt_reg[0]_i_2_n_4 ,\cnt_reg[0]_i_2_n_5 ,\cnt_reg[0]_i_2_n_6 ,\cnt_reg[0]_i_2_n_7 }),
        .S({\cnt[0]_i_4_n_0 ,\cnt[0]_i_5_n_0 ,\cnt[0]_i_6_n_0 ,\cnt[0]_i_7_n_0 }));
  FDCE \cnt_reg[10] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[8]_i_1_n_5 ),
        .Q(cnt_reg[10]));
  FDCE \cnt_reg[11] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[8]_i_1_n_4 ),
        .Q(cnt_reg[11]));
  FDCE \cnt_reg[12] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[12]_i_1_n_7 ),
        .Q(cnt_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[12]_i_1 
       (.CI(\cnt_reg[8]_i_1_n_0 ),
        .CO({\cnt_reg[12]_i_1_n_0 ,\cnt_reg[12]_i_1_n_1 ,\cnt_reg[12]_i_1_n_2 ,\cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[12]_i_1_n_4 ,\cnt_reg[12]_i_1_n_5 ,\cnt_reg[12]_i_1_n_6 ,\cnt_reg[12]_i_1_n_7 }),
        .S({\cnt[12]_i_2_n_0 ,\cnt[12]_i_3_n_0 ,\cnt[12]_i_4_n_0 ,\cnt[12]_i_5_n_0 }));
  FDCE \cnt_reg[13] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[12]_i_1_n_6 ),
        .Q(cnt_reg[13]));
  FDCE \cnt_reg[14] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[12]_i_1_n_5 ),
        .Q(cnt_reg[14]));
  FDCE \cnt_reg[15] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[12]_i_1_n_4 ),
        .Q(cnt_reg[15]));
  FDCE \cnt_reg[16] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[16]_i_1_n_7 ),
        .Q(cnt_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[16]_i_1 
       (.CI(\cnt_reg[12]_i_1_n_0 ),
        .CO({\cnt_reg[16]_i_1_n_0 ,\cnt_reg[16]_i_1_n_1 ,\cnt_reg[16]_i_1_n_2 ,\cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[16]_i_1_n_4 ,\cnt_reg[16]_i_1_n_5 ,\cnt_reg[16]_i_1_n_6 ,\cnt_reg[16]_i_1_n_7 }),
        .S({\cnt[16]_i_2_n_0 ,\cnt[16]_i_3_n_0 ,\cnt[16]_i_4_n_0 ,\cnt[16]_i_5_n_0 }));
  FDCE \cnt_reg[17] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[16]_i_1_n_6 ),
        .Q(cnt_reg[17]));
  FDCE \cnt_reg[18] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[16]_i_1_n_5 ),
        .Q(cnt_reg[18]));
  FDCE \cnt_reg[19] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[16]_i_1_n_4 ),
        .Q(cnt_reg[19]));
  FDCE \cnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[0]_i_2_n_6 ),
        .Q(cnt_reg[1]));
  FDCE \cnt_reg[20] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[20]_i_1_n_7 ),
        .Q(cnt_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[20]_i_1 
       (.CI(\cnt_reg[16]_i_1_n_0 ),
        .CO({\NLW_cnt_reg[20]_i_1_CO_UNCONNECTED [3],\cnt_reg[20]_i_1_n_1 ,\cnt_reg[20]_i_1_n_2 ,\cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[20]_i_1_n_4 ,\cnt_reg[20]_i_1_n_5 ,\cnt_reg[20]_i_1_n_6 ,\cnt_reg[20]_i_1_n_7 }),
        .S({\cnt[20]_i_2_n_0 ,\cnt[20]_i_3_n_0 ,\cnt[20]_i_4_n_0 ,\cnt[20]_i_5_n_0 }));
  FDCE \cnt_reg[21] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[20]_i_1_n_6 ),
        .Q(cnt_reg[21]));
  FDCE \cnt_reg[22] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[20]_i_1_n_5 ),
        .Q(cnt_reg[22]));
  FDCE \cnt_reg[23] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[20]_i_1_n_4 ),
        .Q(cnt_reg[23]));
  FDCE \cnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[0]_i_2_n_5 ),
        .Q(cnt_reg[2]));
  FDCE \cnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[0]_i_2_n_4 ),
        .Q(cnt_reg[3]));
  FDCE \cnt_reg[4] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[4]_i_1_n_7 ),
        .Q(cnt_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[4]_i_1 
       (.CI(\cnt_reg[0]_i_2_n_0 ),
        .CO({\cnt_reg[4]_i_1_n_0 ,\cnt_reg[4]_i_1_n_1 ,\cnt_reg[4]_i_1_n_2 ,\cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[4]_i_1_n_4 ,\cnt_reg[4]_i_1_n_5 ,\cnt_reg[4]_i_1_n_6 ,\cnt_reg[4]_i_1_n_7 }),
        .S({\cnt[4]_i_2_n_0 ,\cnt[4]_i_3_n_0 ,\cnt[4]_i_4_n_0 ,\cnt[4]_i_5_n_0 }));
  FDCE \cnt_reg[5] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[4]_i_1_n_6 ),
        .Q(cnt_reg[5]));
  FDCE \cnt_reg[6] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[4]_i_1_n_5 ),
        .Q(cnt_reg[6]));
  FDCE \cnt_reg[7] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[4]_i_1_n_4 ),
        .Q(cnt_reg[7]));
  FDCE \cnt_reg[8] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[8]_i_1_n_7 ),
        .Q(cnt_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[8]_i_1 
       (.CI(\cnt_reg[4]_i_1_n_0 ),
        .CO({\cnt_reg[8]_i_1_n_0 ,\cnt_reg[8]_i_1_n_1 ,\cnt_reg[8]_i_1_n_2 ,\cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[8]_i_1_n_4 ,\cnt_reg[8]_i_1_n_5 ,\cnt_reg[8]_i_1_n_6 ,\cnt_reg[8]_i_1_n_7 }),
        .S({\cnt[8]_i_2_n_0 ,\cnt[8]_i_3_n_0 ,\cnt[8]_i_4_n_0 ,\cnt[8]_i_5_n_0 }));
  FDCE \cnt_reg[9] 
       (.C(m_axi_aclk),
        .CE(\cnt[0]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\cnt_reg[8]_i_1_n_6 ),
        .Q(cnt_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    cnt_started_i_1
       (.I0(\cg_en[wdt] ),
        .I1(cnt_started),
        .I2(cnt_started_reg_0),
        .I3(cnt_started_reg_1),
        .O(cnt_started0));
  FDCE cnt_started_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cnt_started0),
        .Q(cnt_started));
  LUT2 #(
    .INIT(4'h8)) 
    \ctrl[lock]_i_2 
       (.I0(\cg_en[wdt] ),
        .I1(\ctrl_reg[timeout][23]_0 [1]),
        .O(\ctrl_reg[lock]0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[lock]_i_3 
       (.I0(\ctrl_reg[lock]__0 ),
        .I1(reset_force_reg_0),
        .O(\ctrl_reg[lock]_0 ));
  FDCE \ctrl_reg[dben] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [2]),
        .Q(\ctrl_reg[dben]__0 ));
  FDCE \ctrl_reg[enable] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [0]),
        .Q(\cg_en[wdt] ));
  FDCE \ctrl_reg[lock] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[lock]0 ),
        .Q(\ctrl_reg[lock]__0 ));
  FDCE \ctrl_reg[sen] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [3]),
        .Q(\ctrl_reg[sen]__0 ));
  FDCE \ctrl_reg[strict] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [4]),
        .Q(\ctrl_reg[strict]__0 ));
  FDCE \ctrl_reg[timeout][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [5]),
        .Q(\ctrl_reg[timeout_n_0_][0] ));
  FDCE \ctrl_reg[timeout][10] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [15]),
        .Q(p_0_in[9]));
  FDCE \ctrl_reg[timeout][11] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [16]),
        .Q(p_0_in[10]));
  FDCE \ctrl_reg[timeout][12] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [17]),
        .Q(p_0_in[11]));
  FDCE \ctrl_reg[timeout][13] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [18]),
        .Q(p_0_in[12]));
  FDCE \ctrl_reg[timeout][14] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [19]),
        .Q(p_0_in[13]));
  FDCE \ctrl_reg[timeout][15] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [20]),
        .Q(p_0_in[14]));
  FDCE \ctrl_reg[timeout][16] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [21]),
        .Q(p_0_in[15]));
  FDCE \ctrl_reg[timeout][17] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [22]),
        .Q(p_0_in[16]));
  FDCE \ctrl_reg[timeout][18] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [23]),
        .Q(p_0_in[17]));
  FDCE \ctrl_reg[timeout][19] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [24]),
        .Q(p_0_in[18]));
  FDCE \ctrl_reg[timeout][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [6]),
        .Q(p_0_in[0]));
  FDCE \ctrl_reg[timeout][20] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [25]),
        .Q(p_0_in[19]));
  FDCE \ctrl_reg[timeout][21] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [26]),
        .Q(p_0_in[20]));
  FDCE \ctrl_reg[timeout][22] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [27]),
        .Q(p_0_in[21]));
  FDCE \ctrl_reg[timeout][23] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [28]),
        .Q(p_0_in[22]));
  FDCE \ctrl_reg[timeout][2] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [7]),
        .Q(p_0_in[1]));
  FDCE \ctrl_reg[timeout][3] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [8]),
        .Q(p_0_in[2]));
  FDCE \ctrl_reg[timeout][4] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [9]),
        .Q(p_0_in[3]));
  FDCE \ctrl_reg[timeout][5] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [10]),
        .Q(p_0_in[4]));
  FDCE \ctrl_reg[timeout][6] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [11]),
        .Q(p_0_in[5]));
  FDCE \ctrl_reg[timeout][7] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [12]),
        .Q(p_0_in[6]));
  FDCE \ctrl_reg[timeout][8] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [13]),
        .Q(p_0_in[7]));
  FDCE \ctrl_reg[timeout][9] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[timeout][23]_0 [14]),
        .Q(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \generators.rst_cause[1]_i_1 
       (.I0(p_0_in__0),
        .I1(rst_cause),
        .O(hw_rst_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \generators.rstn_sys_sreg[0]_i_1 
       (.I0(p_0_in__0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \generators.rstn_sys_sreg[1]_i_1 
       (.I0(Q[0]),
        .I1(p_0_in__0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \generators.rstn_sys_sreg[2]_i_1 
       (.I0(Q[1]),
        .I1(p_0_in__0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \generators.rstn_sys_sreg[3]_i_1 
       (.I0(Q[2]),
        .I1(p_0_in__0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFF80808000000000)) 
    hw_rst_i_1
       (.I0(cnt_started),
        .I1(clk_gen),
        .I2(hw_rst3),
        .I3(reset_force),
        .I4(\ctrl_reg[strict]__0 ),
        .I5(\cg_en[wdt] ),
        .O(hw_rst));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hw_rst_i_10
       (.I0(p_0_in[6]),
        .I1(cnt_reg[7]),
        .I2(cnt_reg[8]),
        .I3(p_0_in[7]),
        .I4(cnt_reg[6]),
        .I5(p_0_in[5]),
        .O(hw_rst_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hw_rst_i_11
       (.I0(p_0_in[3]),
        .I1(cnt_reg[4]),
        .I2(cnt_reg[5]),
        .I3(p_0_in[4]),
        .I4(cnt_reg[3]),
        .I5(p_0_in[2]),
        .O(hw_rst_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hw_rst_i_12
       (.I0(p_0_in[0]),
        .I1(cnt_reg[1]),
        .I2(cnt_reg[2]),
        .I3(p_0_in[1]),
        .I4(cnt_reg[0]),
        .I5(\ctrl_reg[timeout_n_0_][0] ),
        .O(hw_rst_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hw_rst_i_5
       (.I0(p_0_in[20]),
        .I1(cnt_reg[21]),
        .I2(cnt_reg[23]),
        .I3(p_0_in[22]),
        .I4(cnt_reg[22]),
        .I5(p_0_in[21]),
        .O(hw_rst_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hw_rst_i_6
       (.I0(p_0_in[17]),
        .I1(cnt_reg[18]),
        .I2(cnt_reg[20]),
        .I3(p_0_in[19]),
        .I4(cnt_reg[19]),
        .I5(p_0_in[18]),
        .O(hw_rst_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hw_rst_i_7
       (.I0(p_0_in[14]),
        .I1(cnt_reg[15]),
        .I2(cnt_reg[17]),
        .I3(p_0_in[16]),
        .I4(cnt_reg[16]),
        .I5(p_0_in[15]),
        .O(hw_rst_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hw_rst_i_8
       (.I0(p_0_in[11]),
        .I1(cnt_reg[12]),
        .I2(cnt_reg[14]),
        .I3(p_0_in[13]),
        .I4(cnt_reg[13]),
        .I5(p_0_in[12]),
        .O(hw_rst_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hw_rst_i_9
       (.I0(p_0_in[8]),
        .I1(cnt_reg[9]),
        .I2(cnt_reg[11]),
        .I3(p_0_in[10]),
        .I4(cnt_reg[10]),
        .I5(p_0_in[9]),
        .O(hw_rst_i_9_n_0));
  FDCE hw_rst_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(hw_rst),
        .Q(p_0_in__0));
  CARRY4 hw_rst_reg_i_3
       (.CI(hw_rst_reg_i_4_n_0),
        .CO({hw_rst3,hw_rst_reg_i_3_n_1,hw_rst_reg_i_3_n_2,hw_rst_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hw_rst_reg_i_3_O_UNCONNECTED[3:0]),
        .S({hw_rst_i_5_n_0,hw_rst_i_6_n_0,hw_rst_i_7_n_0,hw_rst_i_8_n_0}));
  CARRY4 hw_rst_reg_i_4
       (.CI(1'b0),
        .CO({hw_rst_reg_i_4_n_0,hw_rst_reg_i_4_n_1,hw_rst_reg_i_4_n_2,hw_rst_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hw_rst_reg_i_4_O_UNCONNECTED[3:0]),
        .S({hw_rst_i_9_n_0,hw_rst_i_10_n_0,hw_rst_i_11_n_0,hw_rst_i_12_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    irq_o_i_1
       (.I0(irq_o2),
        .I1(\cg_en[wdt] ),
        .I2(cnt_started_reg_1),
        .I3(cnt_started_reg_0),
        .I4(cnt_started),
        .O(irq_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_10
       (.I0(p_0_in[5]),
        .I1(cnt_reg[5]),
        .I2(cnt_reg[4]),
        .I3(p_0_in[4]),
        .I4(cnt_reg[3]),
        .I5(p_0_in[3]),
        .O(irq_o_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_11
       (.I0(p_0_in[2]),
        .I1(cnt_reg[2]),
        .I2(cnt_reg[0]),
        .I3(p_0_in[0]),
        .I4(cnt_reg[1]),
        .I5(p_0_in[1]),
        .O(irq_o_i_11_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    irq_o_i_4
       (.I0(p_0_in[21]),
        .I1(cnt_reg[21]),
        .I2(cnt_reg[22]),
        .I3(p_0_in[22]),
        .I4(cnt_reg[23]),
        .O(irq_o_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_5
       (.I0(p_0_in[20]),
        .I1(cnt_reg[20]),
        .I2(cnt_reg[19]),
        .I3(p_0_in[19]),
        .I4(cnt_reg[18]),
        .I5(p_0_in[18]),
        .O(irq_o_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_6
       (.I0(p_0_in[17]),
        .I1(cnt_reg[17]),
        .I2(cnt_reg[16]),
        .I3(p_0_in[16]),
        .I4(cnt_reg[15]),
        .I5(p_0_in[15]),
        .O(irq_o_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_7
       (.I0(p_0_in[12]),
        .I1(cnt_reg[12]),
        .I2(cnt_reg[14]),
        .I3(p_0_in[14]),
        .I4(cnt_reg[13]),
        .I5(p_0_in[13]),
        .O(irq_o_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_8
       (.I0(p_0_in[11]),
        .I1(cnt_reg[11]),
        .I2(cnt_reg[9]),
        .I3(p_0_in[9]),
        .I4(cnt_reg[10]),
        .I5(p_0_in[10]),
        .O(irq_o_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o_i_9
       (.I0(p_0_in[8]),
        .I1(cnt_reg[8]),
        .I2(cnt_reg[7]),
        .I3(p_0_in[7]),
        .I4(cnt_reg[6]),
        .I5(p_0_in[6]),
        .O(irq_o_i_9_n_0));
  FDCE irq_o_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_o_i_1_n_0),
        .Q(cpu_firq));
  CARRY4 irq_o_reg_i_2
       (.CI(irq_o_reg_i_3_n_0),
        .CO({irq_o2,irq_o_reg_i_2_n_1,irq_o_reg_i_2_n_2,irq_o_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o_reg_i_2_O_UNCONNECTED[3:0]),
        .S({irq_o_i_4_n_0,irq_o_i_5_n_0,irq_o_i_6_n_0,irq_o_i_7_n_0}));
  CARRY4 irq_o_reg_i_3
       (.CI(1'b0),
        .CO({irq_o_reg_i_3_n_0,irq_o_reg_i_3_n_1,irq_o_reg_i_3_n_2,irq_o_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o_reg_i_3_O_UNCONNECTED[3:0]),
        .S({irq_o_i_8_n_0,irq_o_i_9_n_0,irq_o_i_10_n_0,irq_o_i_11_n_0}));
  FDCE reset_force_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(reset_force1_out),
        .Q(reset_force));
  FDCE reset_wdt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(reset_wdt4_out),
        .Q(reset_wdt_reg_n_0));
endmodule

(* ORIG_REF_NAME = "neorv32_wishbone" *) 
module RV_RTDS_neorv32_integration_0_4_neorv32_wishbone
   (\wb_core[cyc] ,
    \xbus_rsp[ack] ,
    \xbus_rsp[err] ,
    m_axi_awprot,
    m_axi_rready,
    m_axi_awready_0,
    m_axi_wready_0,
    \ctrl_reg[we]_0 ,
    Q,
    m_axi_awaddr,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_bvalid_0,
    \ctrl_reg[state]_0 ,
    m_axi_aclk,
    rstn_sys,
    E,
    \ctrl_reg[we]_1 ,
    \ctrl_reg[priv]_0 ,
    \bus_req_i[src] ,
    m_axi_awready,
    m_axi_awvalid_0,
    m_axi_wready,
    m_axi_wvalid_0,
    m_axi_arready,
    m_axi_arvalid_0,
    D,
    \ctrl_reg[wdat][31]_0 ,
    \ctrl_reg[sel][3]_0 ,
    m_axi_bvalid,
    m_axi_rvalid,
    wb_err_i,
    m_axi_rdata);
  output \wb_core[cyc] ;
  output \xbus_rsp[ack] ;
  output \xbus_rsp[err] ;
  output [1:0]m_axi_awprot;
  output m_axi_rready;
  output m_axi_awready_0;
  output m_axi_wready_0;
  output \ctrl_reg[we]_0 ;
  output [31:0]Q;
  output [31:0]m_axi_awaddr;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_bvalid_0;
  input \ctrl_reg[state]_0 ;
  input m_axi_aclk;
  input rstn_sys;
  input [0:0]E;
  input \ctrl_reg[we]_1 ;
  input \ctrl_reg[priv]_0 ;
  input \bus_req_i[src] ;
  input m_axi_awready;
  input m_axi_awvalid_0;
  input m_axi_wready;
  input m_axi_wvalid_0;
  input m_axi_arready;
  input m_axi_arvalid_0;
  input [31:0]D;
  input [31:0]\ctrl_reg[wdat][31]_0 ;
  input [3:0]\ctrl_reg[sel][3]_0 ;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input wb_err_i;
  input [31:0]m_axi_rdata;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \bus_req_i[src] ;
  wire \ctrl[ack] ;
  wire \ctrl[err] ;
  wire \ctrl_reg[priv]_0 ;
  wire [3:0]\ctrl_reg[sel][3]_0 ;
  wire \ctrl_reg[state]_0 ;
  wire [31:0]\ctrl_reg[wdat][31]_0 ;
  wire \ctrl_reg[we]_0 ;
  wire \ctrl_reg[we]_1 ;
  wire m_axi_aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_0;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_awvalid_0;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire m_axi_bvalid_0;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire m_axi_wvalid_0;
  wire [31:0]p_0_in;
  wire rstn_sys;
  wire \wb_core[cyc] ;
  wire \wb_core[we] ;
  wire wb_err_i;
  wire \xbus_rsp[ack] ;
  wire \xbus_rsp[err] ;

  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ctrl[ack]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(m_axi_bvalid),
        .I2(m_axi_rvalid),
        .O(\ctrl[ack] ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ctrl[err]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(m_axi_rvalid),
        .I2(m_axi_bvalid),
        .I3(wb_err_i),
        .O(\ctrl[err] ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \ctrl[radr_received]_i_1 
       (.I0(\wb_core[we] ),
        .I1(m_axi_arready),
        .I2(\wb_core[cyc] ),
        .I3(m_axi_arvalid_0),
        .O(\ctrl_reg[we]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][0]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][10]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][11]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][12]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][13]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][14]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[14]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][15]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[15]),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][16]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[16]),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][17]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[17]),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][18]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[18]),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][19]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[19]),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][1]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][20]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[20]),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][21]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[21]),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][22]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[22]),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][23]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[23]),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][24]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[24]),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][25]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[25]),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][26]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[26]),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][27]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[27]),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][28]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[28]),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][29]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[29]),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][2]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][30]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[30]),
        .O(p_0_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][31]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[31]),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][3]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][4]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][5]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][6]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][7]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][8]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[rdat][9]_i_1 
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .I2(m_axi_rdata[9]),
        .O(p_0_in[9]));
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[state]_i_2 
       (.I0(m_axi_bvalid),
        .I1(m_axi_rvalid),
        .O(m_axi_bvalid_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hF080)) 
    \ctrl[wadr_received]_i_1 
       (.I0(m_axi_awready),
        .I1(\wb_core[we] ),
        .I2(\wb_core[cyc] ),
        .I3(m_axi_awvalid_0),
        .O(m_axi_awready_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hF080)) 
    \ctrl[wdat_received]_i_1 
       (.I0(m_axi_wready),
        .I1(\wb_core[we] ),
        .I2(\wb_core[cyc] ),
        .I3(m_axi_wvalid_0),
        .O(m_axi_wready_0));
  FDCE \ctrl_reg[ack] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl[ack] ),
        .Q(\xbus_rsp[ack] ));
  FDCE \ctrl_reg[adr][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(m_axi_awaddr[0]));
  FDCE \ctrl_reg[adr][10] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(m_axi_awaddr[10]));
  FDCE \ctrl_reg[adr][11] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(m_axi_awaddr[11]));
  FDCE \ctrl_reg[adr][12] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(m_axi_awaddr[12]));
  FDCE \ctrl_reg[adr][13] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(m_axi_awaddr[13]));
  FDCE \ctrl_reg[adr][14] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(m_axi_awaddr[14]));
  FDCE \ctrl_reg[adr][15] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(m_axi_awaddr[15]));
  FDCE \ctrl_reg[adr][16] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(m_axi_awaddr[16]));
  FDCE \ctrl_reg[adr][17] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(m_axi_awaddr[17]));
  FDCE \ctrl_reg[adr][18] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(m_axi_awaddr[18]));
  FDCE \ctrl_reg[adr][19] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(m_axi_awaddr[19]));
  FDCE \ctrl_reg[adr][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(m_axi_awaddr[1]));
  FDCE \ctrl_reg[adr][20] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(m_axi_awaddr[20]));
  FDCE \ctrl_reg[adr][21] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(m_axi_awaddr[21]));
  FDCE \ctrl_reg[adr][22] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(m_axi_awaddr[22]));
  FDCE \ctrl_reg[adr][23] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(m_axi_awaddr[23]));
  FDCE \ctrl_reg[adr][24] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(m_axi_awaddr[24]));
  FDCE \ctrl_reg[adr][25] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(m_axi_awaddr[25]));
  FDCE \ctrl_reg[adr][26] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(m_axi_awaddr[26]));
  FDCE \ctrl_reg[adr][27] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(m_axi_awaddr[27]));
  FDCE \ctrl_reg[adr][28] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(m_axi_awaddr[28]));
  FDCE \ctrl_reg[adr][29] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(m_axi_awaddr[29]));
  FDCE \ctrl_reg[adr][2] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(m_axi_awaddr[2]));
  FDCE \ctrl_reg[adr][30] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(m_axi_awaddr[30]));
  FDCE \ctrl_reg[adr][31] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(m_axi_awaddr[31]));
  FDCE \ctrl_reg[adr][3] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(m_axi_awaddr[3]));
  FDCE \ctrl_reg[adr][4] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(m_axi_awaddr[4]));
  FDCE \ctrl_reg[adr][5] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(m_axi_awaddr[5]));
  FDCE \ctrl_reg[adr][6] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(m_axi_awaddr[6]));
  FDCE \ctrl_reg[adr][7] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(m_axi_awaddr[7]));
  FDCE \ctrl_reg[adr][8] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(m_axi_awaddr[8]));
  FDCE \ctrl_reg[adr][9] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(m_axi_awaddr[9]));
  FDCE \ctrl_reg[err] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl[err] ),
        .Q(\xbus_rsp[err] ));
  FDCE \ctrl_reg[priv] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[priv]_0 ),
        .Q(m_axi_awprot[0]));
  FDCE \ctrl_reg[rdat][0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(Q[0]));
  FDCE \ctrl_reg[rdat][10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[10]),
        .Q(Q[10]));
  FDCE \ctrl_reg[rdat][11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[11]),
        .Q(Q[11]));
  FDCE \ctrl_reg[rdat][12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[12]),
        .Q(Q[12]));
  FDCE \ctrl_reg[rdat][13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[13]),
        .Q(Q[13]));
  FDCE \ctrl_reg[rdat][14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[14]),
        .Q(Q[14]));
  FDCE \ctrl_reg[rdat][15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[15]),
        .Q(Q[15]));
  FDCE \ctrl_reg[rdat][16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[16]),
        .Q(Q[16]));
  FDCE \ctrl_reg[rdat][17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[17]),
        .Q(Q[17]));
  FDCE \ctrl_reg[rdat][18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[18]),
        .Q(Q[18]));
  FDCE \ctrl_reg[rdat][19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[19]),
        .Q(Q[19]));
  FDCE \ctrl_reg[rdat][1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(Q[1]));
  FDCE \ctrl_reg[rdat][20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[20]),
        .Q(Q[20]));
  FDCE \ctrl_reg[rdat][21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[21]),
        .Q(Q[21]));
  FDCE \ctrl_reg[rdat][22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[22]),
        .Q(Q[22]));
  FDCE \ctrl_reg[rdat][23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[23]),
        .Q(Q[23]));
  FDCE \ctrl_reg[rdat][24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[24]),
        .Q(Q[24]));
  FDCE \ctrl_reg[rdat][25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[25]),
        .Q(Q[25]));
  FDCE \ctrl_reg[rdat][26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[26]),
        .Q(Q[26]));
  FDCE \ctrl_reg[rdat][27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[27]),
        .Q(Q[27]));
  FDCE \ctrl_reg[rdat][28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[28]),
        .Q(Q[28]));
  FDCE \ctrl_reg[rdat][29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[29]),
        .Q(Q[29]));
  FDCE \ctrl_reg[rdat][2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(Q[2]));
  FDCE \ctrl_reg[rdat][30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[30]),
        .Q(Q[30]));
  FDCE \ctrl_reg[rdat][31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[31]),
        .Q(Q[31]));
  FDCE \ctrl_reg[rdat][3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(Q[3]));
  FDCE \ctrl_reg[rdat][4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(Q[4]));
  FDCE \ctrl_reg[rdat][5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[5]),
        .Q(Q[5]));
  FDCE \ctrl_reg[rdat][6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[6]),
        .Q(Q[6]));
  FDCE \ctrl_reg[rdat][7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[7]),
        .Q(Q[7]));
  FDCE \ctrl_reg[rdat][8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[8]),
        .Q(Q[8]));
  FDCE \ctrl_reg[rdat][9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[9]),
        .Q(Q[9]));
  FDCE \ctrl_reg[sel][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[sel][3]_0 [0]),
        .Q(m_axi_wstrb[0]));
  FDCE \ctrl_reg[sel][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[sel][3]_0 [1]),
        .Q(m_axi_wstrb[1]));
  FDCE \ctrl_reg[sel][2] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[sel][3]_0 [2]),
        .Q(m_axi_wstrb[2]));
  FDCE \ctrl_reg[sel][3] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[sel][3]_0 [3]),
        .Q(m_axi_wstrb[3]));
  FDCE \ctrl_reg[src] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[src] ),
        .Q(m_axi_awprot[1]));
  FDCE \ctrl_reg[state] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_reg[state]_0 ),
        .Q(\wb_core[cyc] ));
  FDCE \ctrl_reg[wdat][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [0]),
        .Q(m_axi_wdata[0]));
  FDCE \ctrl_reg[wdat][10] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [10]),
        .Q(m_axi_wdata[10]));
  FDCE \ctrl_reg[wdat][11] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [11]),
        .Q(m_axi_wdata[11]));
  FDCE \ctrl_reg[wdat][12] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [12]),
        .Q(m_axi_wdata[12]));
  FDCE \ctrl_reg[wdat][13] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [13]),
        .Q(m_axi_wdata[13]));
  FDCE \ctrl_reg[wdat][14] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [14]),
        .Q(m_axi_wdata[14]));
  FDCE \ctrl_reg[wdat][15] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [15]),
        .Q(m_axi_wdata[15]));
  FDCE \ctrl_reg[wdat][16] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [16]),
        .Q(m_axi_wdata[16]));
  FDCE \ctrl_reg[wdat][17] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [17]),
        .Q(m_axi_wdata[17]));
  FDCE \ctrl_reg[wdat][18] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [18]),
        .Q(m_axi_wdata[18]));
  FDCE \ctrl_reg[wdat][19] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [19]),
        .Q(m_axi_wdata[19]));
  FDCE \ctrl_reg[wdat][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [1]),
        .Q(m_axi_wdata[1]));
  FDCE \ctrl_reg[wdat][20] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [20]),
        .Q(m_axi_wdata[20]));
  FDCE \ctrl_reg[wdat][21] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [21]),
        .Q(m_axi_wdata[21]));
  FDCE \ctrl_reg[wdat][22] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [22]),
        .Q(m_axi_wdata[22]));
  FDCE \ctrl_reg[wdat][23] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [23]),
        .Q(m_axi_wdata[23]));
  FDCE \ctrl_reg[wdat][24] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [24]),
        .Q(m_axi_wdata[24]));
  FDCE \ctrl_reg[wdat][25] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [25]),
        .Q(m_axi_wdata[25]));
  FDCE \ctrl_reg[wdat][26] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [26]),
        .Q(m_axi_wdata[26]));
  FDCE \ctrl_reg[wdat][27] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [27]),
        .Q(m_axi_wdata[27]));
  FDCE \ctrl_reg[wdat][28] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [28]),
        .Q(m_axi_wdata[28]));
  FDCE \ctrl_reg[wdat][29] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [29]),
        .Q(m_axi_wdata[29]));
  FDCE \ctrl_reg[wdat][2] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [2]),
        .Q(m_axi_wdata[2]));
  FDCE \ctrl_reg[wdat][30] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [30]),
        .Q(m_axi_wdata[30]));
  FDCE \ctrl_reg[wdat][31] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [31]),
        .Q(m_axi_wdata[31]));
  FDCE \ctrl_reg[wdat][3] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [3]),
        .Q(m_axi_wdata[3]));
  FDCE \ctrl_reg[wdat][4] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [4]),
        .Q(m_axi_wdata[4]));
  FDCE \ctrl_reg[wdat][5] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [5]),
        .Q(m_axi_wdata[5]));
  FDCE \ctrl_reg[wdat][6] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [6]),
        .Q(m_axi_wdata[6]));
  FDCE \ctrl_reg[wdat][7] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [7]),
        .Q(m_axi_wdata[7]));
  FDCE \ctrl_reg[wdat][8] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [8]),
        .Q(m_axi_wdata[8]));
  FDCE \ctrl_reg[wdat][9] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[wdat][31]_0 [9]),
        .Q(m_axi_wdata[9]));
  FDCE \ctrl_reg[we] 
       (.C(m_axi_aclk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[we]_1 ),
        .Q(\wb_core[we] ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h04)) 
    m_axi_arvalid_INST_0
       (.I0(\wb_core[we] ),
        .I1(\wb_core[cyc] ),
        .I2(m_axi_arvalid_0),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_awvalid_INST_0
       (.I0(\wb_core[we] ),
        .I1(\wb_core[cyc] ),
        .I2(m_axi_awvalid_0),
        .O(m_axi_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_bready_INST_0
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .O(m_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_rready_INST_0
       (.I0(\wb_core[cyc] ),
        .I1(\wb_core[we] ),
        .O(m_axi_rready));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_wvalid_INST_0
       (.I0(\wb_core[we] ),
        .I1(\wb_core[cyc] ),
        .I2(m_axi_wvalid_0),
        .O(m_axi_wvalid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
