Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Mar 27 16:06:23 2020
| Host         : pcfisso running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file KittCarPWM_timing_summary_routed.rpt -pb KittCarPWM_timing_summary_routed.pb -rpx KittCarPWM_timing_summary_routed.rpx -warn_on_violation
| Design       : KittCarPWM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.262        0.000                      0                  307        0.038        0.000                      0                  307        4.500        0.000                       0                   276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.262        0.000                      0                  307        0.038        0.000                      0                  307        4.500        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 Inst_SyncGenerator/select_speed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SyncGenerator/count_coarse_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.644ns (36.689%)  route 2.837ns (63.311%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.557     5.078    Inst_SyncGenerator/CLK
    SLICE_X12Y30         FDCE                                         r  Inst_SyncGenerator/select_speed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Inst_SyncGenerator/select_speed_reg[2]/Q
                         net (fo=3, routed)           1.240     6.836    Inst_SyncGenerator/select_speed[2]
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.960 r  Inst_SyncGenerator/count_fine1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.960    Inst_SyncGenerator/count_fine1_carry_i_4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.473 r  Inst_SyncGenerator/count_fine1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    Inst_SyncGenerator/count_fine1_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  Inst_SyncGenerator/count_fine1_carry__0/CO[1]
                         net (fo=35, routed)          0.737     8.367    Inst_SyncGenerator/count_fine1_carry__0_n_2
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.332     8.699 r  Inst_SyncGenerator/count_coarse[15]_i_1/O
                         net (fo=16, routed)          0.860     9.559    Inst_SyncGenerator/count_coarse0
    SLICE_X13Y37         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.446    14.787    Inst_SyncGenerator/CLK
    SLICE_X13Y37         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.821    Inst_SyncGenerator/count_coarse_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 Inst_SyncGenerator/select_speed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SyncGenerator/count_coarse_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.644ns (36.689%)  route 2.837ns (63.311%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.557     5.078    Inst_SyncGenerator/CLK
    SLICE_X12Y30         FDCE                                         r  Inst_SyncGenerator/select_speed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Inst_SyncGenerator/select_speed_reg[2]/Q
                         net (fo=3, routed)           1.240     6.836    Inst_SyncGenerator/select_speed[2]
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.960 r  Inst_SyncGenerator/count_fine1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.960    Inst_SyncGenerator/count_fine1_carry_i_4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.473 r  Inst_SyncGenerator/count_fine1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    Inst_SyncGenerator/count_fine1_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  Inst_SyncGenerator/count_fine1_carry__0/CO[1]
                         net (fo=35, routed)          0.737     8.367    Inst_SyncGenerator/count_fine1_carry__0_n_2
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.332     8.699 r  Inst_SyncGenerator/count_coarse[15]_i_1/O
                         net (fo=16, routed)          0.860     9.559    Inst_SyncGenerator/count_coarse0
    SLICE_X13Y37         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.446    14.787    Inst_SyncGenerator/CLK
    SLICE_X13Y37         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[1]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.821    Inst_SyncGenerator/count_coarse_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 Inst_SyncGenerator/select_speed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SyncGenerator/count_coarse_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.644ns (36.689%)  route 2.837ns (63.311%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.557     5.078    Inst_SyncGenerator/CLK
    SLICE_X12Y30         FDCE                                         r  Inst_SyncGenerator/select_speed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Inst_SyncGenerator/select_speed_reg[2]/Q
                         net (fo=3, routed)           1.240     6.836    Inst_SyncGenerator/select_speed[2]
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.960 r  Inst_SyncGenerator/count_fine1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.960    Inst_SyncGenerator/count_fine1_carry_i_4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.473 r  Inst_SyncGenerator/count_fine1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    Inst_SyncGenerator/count_fine1_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  Inst_SyncGenerator/count_fine1_carry__0/CO[1]
                         net (fo=35, routed)          0.737     8.367    Inst_SyncGenerator/count_fine1_carry__0_n_2
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.332     8.699 r  Inst_SyncGenerator/count_coarse[15]_i_1/O
                         net (fo=16, routed)          0.860     9.559    Inst_SyncGenerator/count_coarse0
    SLICE_X13Y37         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.446    14.787    Inst_SyncGenerator/CLK
    SLICE_X13Y37         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[2]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.821    Inst_SyncGenerator/count_coarse_reg[2]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 Inst_SyncGenerator/select_speed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SyncGenerator/count_coarse_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.644ns (36.689%)  route 2.837ns (63.311%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.557     5.078    Inst_SyncGenerator/CLK
    SLICE_X12Y30         FDCE                                         r  Inst_SyncGenerator/select_speed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Inst_SyncGenerator/select_speed_reg[2]/Q
                         net (fo=3, routed)           1.240     6.836    Inst_SyncGenerator/select_speed[2]
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.960 r  Inst_SyncGenerator/count_fine1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.960    Inst_SyncGenerator/count_fine1_carry_i_4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.473 r  Inst_SyncGenerator/count_fine1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    Inst_SyncGenerator/count_fine1_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  Inst_SyncGenerator/count_fine1_carry__0/CO[1]
                         net (fo=35, routed)          0.737     8.367    Inst_SyncGenerator/count_fine1_carry__0_n_2
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.332     8.699 r  Inst_SyncGenerator/count_coarse[15]_i_1/O
                         net (fo=16, routed)          0.860     9.559    Inst_SyncGenerator/count_coarse0
    SLICE_X13Y37         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.446    14.787    Inst_SyncGenerator/CLK
    SLICE_X13Y37         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[3]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.821    Inst_SyncGenerator/count_coarse_reg[3]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 Inst_SyncGenerator/select_speed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SyncGenerator/count_coarse_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.644ns (36.689%)  route 2.837ns (63.311%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.557     5.078    Inst_SyncGenerator/CLK
    SLICE_X12Y30         FDCE                                         r  Inst_SyncGenerator/select_speed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Inst_SyncGenerator/select_speed_reg[2]/Q
                         net (fo=3, routed)           1.240     6.836    Inst_SyncGenerator/select_speed[2]
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.960 r  Inst_SyncGenerator/count_fine1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.960    Inst_SyncGenerator/count_fine1_carry_i_4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.473 r  Inst_SyncGenerator/count_fine1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    Inst_SyncGenerator/count_fine1_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  Inst_SyncGenerator/count_fine1_carry__0/CO[1]
                         net (fo=35, routed)          0.737     8.367    Inst_SyncGenerator/count_fine1_carry__0_n_2
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.332     8.699 r  Inst_SyncGenerator/count_coarse[15]_i_1/O
                         net (fo=16, routed)          0.860     9.559    Inst_SyncGenerator/count_coarse0
    SLICE_X13Y37         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.446    14.787    Inst_SyncGenerator/CLK
    SLICE_X13Y37         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[4]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.821    Inst_SyncGenerator/count_coarse_reg[4]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 Inst_SyncGenerator/select_speed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SyncGenerator/count_coarse_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.644ns (36.689%)  route 2.837ns (63.311%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.557     5.078    Inst_SyncGenerator/CLK
    SLICE_X12Y30         FDCE                                         r  Inst_SyncGenerator/select_speed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Inst_SyncGenerator/select_speed_reg[2]/Q
                         net (fo=3, routed)           1.240     6.836    Inst_SyncGenerator/select_speed[2]
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.960 r  Inst_SyncGenerator/count_fine1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.960    Inst_SyncGenerator/count_fine1_carry_i_4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.473 r  Inst_SyncGenerator/count_fine1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    Inst_SyncGenerator/count_fine1_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  Inst_SyncGenerator/count_fine1_carry__0/CO[1]
                         net (fo=35, routed)          0.737     8.367    Inst_SyncGenerator/count_fine1_carry__0_n_2
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.332     8.699 r  Inst_SyncGenerator/count_coarse[15]_i_1/O
                         net (fo=16, routed)          0.860     9.559    Inst_SyncGenerator/count_coarse0
    SLICE_X13Y37         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.446    14.787    Inst_SyncGenerator/CLK
    SLICE_X13Y37         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[5]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.821    Inst_SyncGenerator/count_coarse_reg[5]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 Inst_SyncGenerator/select_speed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SyncGenerator/count_coarse_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.644ns (37.899%)  route 2.694ns (62.101%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.557     5.078    Inst_SyncGenerator/CLK
    SLICE_X12Y30         FDCE                                         r  Inst_SyncGenerator/select_speed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Inst_SyncGenerator/select_speed_reg[2]/Q
                         net (fo=3, routed)           1.240     6.836    Inst_SyncGenerator/select_speed[2]
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.960 r  Inst_SyncGenerator/count_fine1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.960    Inst_SyncGenerator/count_fine1_carry_i_4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.473 r  Inst_SyncGenerator/count_fine1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    Inst_SyncGenerator/count_fine1_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  Inst_SyncGenerator/count_fine1_carry__0/CO[1]
                         net (fo=35, routed)          0.737     8.367    Inst_SyncGenerator/count_fine1_carry__0_n_2
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.332     8.699 r  Inst_SyncGenerator/count_coarse[15]_i_1/O
                         net (fo=16, routed)          0.717     9.416    Inst_SyncGenerator/count_coarse0
    SLICE_X13Y39         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.448    14.789    Inst_SyncGenerator/CLK
    SLICE_X13Y39         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[10]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.823    Inst_SyncGenerator/count_coarse_reg[10]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 Inst_SyncGenerator/select_speed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SyncGenerator/count_coarse_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.644ns (37.899%)  route 2.694ns (62.101%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.557     5.078    Inst_SyncGenerator/CLK
    SLICE_X12Y30         FDCE                                         r  Inst_SyncGenerator/select_speed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Inst_SyncGenerator/select_speed_reg[2]/Q
                         net (fo=3, routed)           1.240     6.836    Inst_SyncGenerator/select_speed[2]
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.960 r  Inst_SyncGenerator/count_fine1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.960    Inst_SyncGenerator/count_fine1_carry_i_4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.473 r  Inst_SyncGenerator/count_fine1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    Inst_SyncGenerator/count_fine1_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  Inst_SyncGenerator/count_fine1_carry__0/CO[1]
                         net (fo=35, routed)          0.737     8.367    Inst_SyncGenerator/count_fine1_carry__0_n_2
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.332     8.699 r  Inst_SyncGenerator/count_coarse[15]_i_1/O
                         net (fo=16, routed)          0.717     9.416    Inst_SyncGenerator/count_coarse0
    SLICE_X13Y39         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.448    14.789    Inst_SyncGenerator/CLK
    SLICE_X13Y39         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[11]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.823    Inst_SyncGenerator/count_coarse_reg[11]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 Inst_SyncGenerator/select_speed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SyncGenerator/count_coarse_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.644ns (37.899%)  route 2.694ns (62.101%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.557     5.078    Inst_SyncGenerator/CLK
    SLICE_X12Y30         FDCE                                         r  Inst_SyncGenerator/select_speed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Inst_SyncGenerator/select_speed_reg[2]/Q
                         net (fo=3, routed)           1.240     6.836    Inst_SyncGenerator/select_speed[2]
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.960 r  Inst_SyncGenerator/count_fine1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.960    Inst_SyncGenerator/count_fine1_carry_i_4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.473 r  Inst_SyncGenerator/count_fine1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    Inst_SyncGenerator/count_fine1_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  Inst_SyncGenerator/count_fine1_carry__0/CO[1]
                         net (fo=35, routed)          0.737     8.367    Inst_SyncGenerator/count_fine1_carry__0_n_2
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.332     8.699 r  Inst_SyncGenerator/count_coarse[15]_i_1/O
                         net (fo=16, routed)          0.717     9.416    Inst_SyncGenerator/count_coarse0
    SLICE_X13Y39         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.448    14.789    Inst_SyncGenerator/CLK
    SLICE_X13Y39         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[12]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.823    Inst_SyncGenerator/count_coarse_reg[12]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 Inst_SyncGenerator/select_speed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SyncGenerator/count_coarse_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.644ns (37.899%)  route 2.694ns (62.101%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.557     5.078    Inst_SyncGenerator/CLK
    SLICE_X12Y30         FDCE                                         r  Inst_SyncGenerator/select_speed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Inst_SyncGenerator/select_speed_reg[2]/Q
                         net (fo=3, routed)           1.240     6.836    Inst_SyncGenerator/select_speed[2]
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.960 r  Inst_SyncGenerator/count_fine1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.960    Inst_SyncGenerator/count_fine1_carry_i_4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.473 r  Inst_SyncGenerator/count_fine1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    Inst_SyncGenerator/count_fine1_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  Inst_SyncGenerator/count_fine1_carry__0/CO[1]
                         net (fo=35, routed)          0.737     8.367    Inst_SyncGenerator/count_fine1_carry__0_n_2
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.332     8.699 r  Inst_SyncGenerator/count_coarse[15]_i_1/O
                         net (fo=16, routed)          0.717     9.416    Inst_SyncGenerator/count_coarse0
    SLICE_X13Y39         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.448    14.789    Inst_SyncGenerator/CLK
    SLICE_X13Y39         FDCE                                         r  Inst_SyncGenerator/count_coarse_reg[13]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.823    Inst_SyncGenerator/count_coarse_reg[13]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 GenTail[15].Inst_TailGenerator/Tail_Array_Index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.091%)  route 0.217ns (50.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.567     1.450    GenTail[15].Inst_TailGenerator/CLK
    SLICE_X10Y49         FDCE                                         r  GenTail[15].Inst_TailGenerator/Tail_Array_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  GenTail[15].Inst_TailGenerator/Tail_Array_Index_reg[0]/Q
                         net (fo=4, routed)           0.217     1.831    GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[0]_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg[0]_i_1_n_0
    SLICE_X10Y50         FDCE                                         r  GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.834     1.962    GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/CLK
    SLICE_X10Y50         FDCE                                         r  GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[0]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.120     1.838    GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Inst_KittCar/kitt_car_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GenTail[13].Inst_TailGenerator/Kitt_Car_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.672%)  route 0.207ns (58.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.566     1.449    Inst_KittCar/CLK
    SLICE_X12Y46         FDCE                                         r  Inst_KittCar/kitt_car_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.148     1.597 r  Inst_KittCar/kitt_car_reg_reg[13]/Q
                         net (fo=10, routed)          0.207     1.804    GenTail[13].Inst_TailGenerator/Q[0]
    SLICE_X13Y50         FDCE                                         r  GenTail[13].Inst_TailGenerator/Kitt_Car_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.834     1.962    GenTail[13].Inst_TailGenerator/CLK
    SLICE_X13Y50         FDCE                                         r  GenTail[13].Inst_TailGenerator/Kitt_Car_reg_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.022     1.740    GenTail[13].Inst_TailGenerator/Kitt_Car_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Inst_KittCar/kitt_car_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GenTail[13].Inst_TailGenerator/Tail_Array_Index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.246ns (51.340%)  route 0.233ns (48.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.566     1.449    Inst_KittCar/CLK
    SLICE_X12Y46         FDCE                                         r  Inst_KittCar/kitt_car_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.148     1.597 f  Inst_KittCar/kitt_car_reg_reg[13]/Q
                         net (fo=10, routed)          0.233     1.830    GenTail[13].Inst_TailGenerator/Q[0]
    SLICE_X13Y50         LUT6 (Prop_lut6_I4_O)        0.098     1.928 r  GenTail[13].Inst_TailGenerator/Tail_Array_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.928    GenTail[13].Inst_TailGenerator/Tail_Array_Index[0]_i_1_n_0
    SLICE_X13Y50         FDCE                                         r  GenTail[13].Inst_TailGenerator/Tail_Array_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.834     1.962    GenTail[13].Inst_TailGenerator/CLK
    SLICE_X13Y50         FDCE                                         r  GenTail[13].Inst_TailGenerator/Tail_Array_Index_reg[0]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.091     1.809    GenTail[13].Inst_TailGenerator/Tail_Array_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 GenTail[9].Inst_TailGenerator/Kitt_Car_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GenTail[9].Inst_TailGenerator/Tail_Array_Index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.453%)  route 0.074ns (28.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.566     1.449    GenTail[9].Inst_TailGenerator/CLK
    SLICE_X13Y43         FDCE                                         r  GenTail[9].Inst_TailGenerator/Kitt_Car_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 f  GenTail[9].Inst_TailGenerator/Kitt_Car_reg_reg/Q
                         net (fo=3, routed)           0.074     1.664    GenTail[9].Inst_TailGenerator/Kitt_Car_reg
    SLICE_X12Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.709 r  GenTail[9].Inst_TailGenerator/Tail_Array_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.709    GenTail[9].Inst_TailGenerator/Tail_Array_Index[2]_i_1_n_0
    SLICE_X12Y43         FDCE                                         r  GenTail[9].Inst_TailGenerator/Tail_Array_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.836     1.963    GenTail[9].Inst_TailGenerator/CLK
    SLICE_X12Y43         FDCE                                         r  GenTail[9].Inst_TailGenerator/Tail_Array_Index_reg[2]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.121     1.583    GenTail[9].Inst_TailGenerator/Tail_Array_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 GenTail[9].Inst_TailGenerator/Kitt_Car_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GenTail[9].Inst_TailGenerator/Tail_Array_Index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.566     1.449    GenTail[9].Inst_TailGenerator/CLK
    SLICE_X13Y43         FDCE                                         r  GenTail[9].Inst_TailGenerator/Kitt_Car_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  GenTail[9].Inst_TailGenerator/Kitt_Car_reg_reg/Q
                         net (fo=3, routed)           0.076     1.666    GenTail[9].Inst_TailGenerator/Kitt_Car_reg
    SLICE_X12Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.711 r  GenTail[9].Inst_TailGenerator/Tail_Array_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.711    GenTail[9].Inst_TailGenerator/Tail_Array_Index[1]_i_1_n_0
    SLICE_X12Y43         FDCE                                         r  GenTail[9].Inst_TailGenerator/Tail_Array_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.836     1.963    GenTail[9].Inst_TailGenerator/CLK
    SLICE_X12Y43         FDCE                                         r  GenTail[9].Inst_TailGenerator/Tail_Array_Index_reg[1]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.121     1.583    GenTail[9].Inst_TailGenerator/Tail_Array_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.448%)  route 0.283ns (57.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.565     1.448    GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/CLK
    SLICE_X10Y50         FDCE                                         r  GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/count_reg[0]/Q
                         net (fo=9, routed)           0.283     1.896    GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/count_reg[0]
    SLICE_X11Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.941 r  GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.941    GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg[1]_i_1_n_0
    SLICE_X11Y49         FDCE                                         r  GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.837     1.964    GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/CLK
    SLICE_X11Y49         FDCE                                         r  GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[1]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X11Y49         FDCE (Hold_fdce_C_D)         0.092     1.812    GenTail[15].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_KittCar/kitt_car_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GenTail[13].Inst_TailGenerator/Tail_Array_Index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.246ns (47.479%)  route 0.272ns (52.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.566     1.449    Inst_KittCar/CLK
    SLICE_X12Y46         FDCE                                         r  Inst_KittCar/kitt_car_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.148     1.597 r  Inst_KittCar/kitt_car_reg_reg[13]/Q
                         net (fo=10, routed)          0.272     1.869    GenTail[13].Inst_TailGenerator/Q[0]
    SLICE_X13Y50         LUT6 (Prop_lut6_I4_O)        0.098     1.967 r  GenTail[13].Inst_TailGenerator/Tail_Array_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.967    GenTail[13].Inst_TailGenerator/Tail_Array_Index[2]_i_1_n_0
    SLICE_X13Y50         FDCE                                         r  GenTail[13].Inst_TailGenerator/Tail_Array_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.834     1.962    GenTail[13].Inst_TailGenerator/CLK
    SLICE_X13Y50         FDCE                                         r  GenTail[13].Inst_TailGenerator/Tail_Array_Index_reg[2]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.092     1.810    GenTail[13].Inst_TailGenerator/Tail_Array_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/pwm_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.566     1.449    GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/CLK
    SLICE_X9Y44          FDCE                                         r  GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[0]/Q
                         net (fo=4, routed)           0.110     1.700    GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg_n_0_[0]
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.045     1.745 r  GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/pwm_reg_i_2__6/O
                         net (fo=1, routed)           0.000     1.745    GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/pwm_reg_i_2__6_n_0
    SLICE_X8Y44          FDPE                                         r  GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.836     1.963    GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/CLK
    SLICE_X8Y44          FDPE                                         r  GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/pwm_reg_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y44          FDPE (Hold_fdpe_C_D)         0.120     1.582    GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 GenTail[2].Inst_TailGenerator/Kitt_Car_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GenTail[2].Inst_TailGenerator/Tail_Array_Index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.567     1.450    GenTail[2].Inst_TailGenerator/CLK
    SLICE_X11Y47         FDCE                                         r  GenTail[2].Inst_TailGenerator/Kitt_Car_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  GenTail[2].Inst_TailGenerator/Kitt_Car_reg_reg/Q
                         net (fo=3, routed)           0.113     1.704    GenTail[2].Inst_TailGenerator/Kitt_Car_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.749 r  GenTail[2].Inst_TailGenerator/Tail_Array_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.749    GenTail[2].Inst_TailGenerator/Tail_Array_Index[0]_i_1_n_0
    SLICE_X10Y47         FDCE                                         r  GenTail[2].Inst_TailGenerator/Tail_Array_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.837     1.964    GenTail[2].Inst_TailGenerator/CLK
    SLICE_X10Y47         FDCE                                         r  GenTail[2].Inst_TailGenerator/Tail_Array_Index_reg[0]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.121     1.584    GenTail[2].Inst_TailGenerator/Tail_Array_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_SyncGenerator/select_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SyncGenerator/select_speed_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.329%)  route 0.119ns (45.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.561     1.444    Inst_SyncGenerator/CLK
    SLICE_X13Y33         FDCE                                         r  Inst_SyncGenerator/select_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  Inst_SyncGenerator/select_speed_reg[3]/Q
                         net (fo=3, routed)           0.119     1.704    Inst_SyncGenerator/select_speed[3]
    SLICE_X15Y34         FDCE                                         r  Inst_SyncGenerator/select_speed_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.830     1.957    Inst_SyncGenerator/CLK
    SLICE_X15Y34         FDCE                                         r  Inst_SyncGenerator/select_speed_reg_reg[3]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X15Y34         FDCE (Hold_fdce_C_D)         0.075     1.534    Inst_SyncGenerator/select_speed_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y48   GenTail[0].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y48   GenTail[0].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y49   GenTail[0].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y48   GenTail[0].Inst_TailGenerator/Inst_PulseWidthModulator/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y48   GenTail[0].Inst_TailGenerator/Inst_PulseWidthModulator/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y49   GenTail[0].Inst_TailGenerator/Inst_PulseWidthModulator/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y48   GenTail[0].Inst_TailGenerator/Inst_PulseWidthModulator/count_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X11Y48   GenTail[0].Inst_TailGenerator/Inst_PulseWidthModulator/pwm_reg_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X10Y36   GenTail[10].Inst_TailGenerator/Inst_PulseWidthModulator/pwm_reg_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   GenTail[10].Inst_TailGenerator/Inst_PulseWidthModulator/pwm_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   GenTail[10].Inst_TailGenerator/Kitt_Car_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   GenTail[10].Inst_TailGenerator/Tail_Array_Index_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   GenTail[10].Inst_TailGenerator/Tail_Array_Index_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   GenTail[10].Inst_TailGenerator/Tail_Array_Index_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   Inst_SyncGenerator/count_coarse_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   Inst_SyncGenerator/count_coarse_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y37   Inst_SyncGenerator/select_speed_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y37   Inst_SyncGenerator/select_speed_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y38   Inst_SyncGenerator/select_speed_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46   GenTail[11].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46   GenTail[11].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46   GenTail[11].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46   GenTail[11].Inst_TailGenerator/Inst_PulseWidthModulator/count_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    GenTail[7].Inst_TailGenerator/Inst_PulseWidthModulator/pwm_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y43   GenTail[9].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43   GenTail[9].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y44   GenTail[9].Inst_TailGenerator/Inst_PulseWidthModulator/Ton_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y44   GenTail[9].Inst_TailGenerator/Inst_PulseWidthModulator/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y43   GenTail[9].Inst_TailGenerator/Inst_PulseWidthModulator/count_reg[1]/C



