-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\OFDM_rx\hdlsrc\OFDM_Tx_Rx_HW\ofdm_rx_src_PhaseEst.vhd
-- Created: 2021-01-08 12:41:57
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ofdm_rx_src_PhaseEst
-- Source Path: OFDM_Tx_Rx_HW/OFDMRx/PhaseTracking_2/PhaseEst
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.ofdm_rx_src_OFDMRx_pkg.ALL;

ENTITY ofdm_rx_src_PhaseEst IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_192_0                       :   IN    std_logic;
        dataIn_re                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        dataIn_im                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        PilotIn_re                        :   IN    std_logic_vector(1 DOWNTO 0);  -- sfix2
        PilotIn_im                        :   IN    std_logic_vector(1 DOWNTO 0);  -- sfix2
        pilotEnd                          :   IN    std_logic;
        dataValid                         :   IN    std_logic;
        dataOut_re                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        dataOut_im                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        phaseOut                          :   OUT   std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
        validOut                          :   OUT   std_logic
        );
END ofdm_rx_src_PhaseEst;


ARCHITECTURE rtl OF ofdm_rx_src_PhaseEst IS

  -- Component Declarations
  COMPONENT ofdm_rx_src_CIC_MA
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_192_0                     :   IN    std_logic;
          In1_re                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          In1_im                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Out1_re                         :   OUT   std_logic_vector(22 DOWNTO 0);  -- sfix23_En15
          Out1_im                         :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23_En15
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_Quadrant_Mapper_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_192_0                     :   IN    std_logic;
          xin                             :   IN    std_logic_vector(18 DOWNTO 0);  -- sfix19_En15
          yin                             :   IN    std_logic_vector(18 DOWNTO 0);  -- sfix19_En15
          xout                            :   OUT   std_logic_vector(18 DOWNTO 0);  -- sfix19_En15
          yout                            :   OUT   std_logic_vector(18 DOWNTO 0);  -- sfix19_En15
          QA_Control                      :   OUT   std_logic_vector(2 DOWNTO 0)  -- ufix3
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_CordicKernelMag_block
    PORT( xin                             :   IN    std_logic_vector(18 DOWNTO 0);  -- sfix19_En15
          yin                             :   IN    std_logic_vector(18 DOWNTO 0);  -- sfix19_En15
          zin                             :   IN    std_logic_vector(18 DOWNTO 0);  -- sfix19_En18
          lut_value                       :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          idx                             :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5
          xout                            :   OUT   std_logic_vector(18 DOWNTO 0);  -- sfix19_En15
          yout                            :   OUT   std_logic_vector(18 DOWNTO 0);  -- sfix19_En15
          zout                            :   OUT   std_logic_vector(18 DOWNTO 0)  -- sfix19_En18
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_Quadrant_Correction_block
    PORT( zin                             :   IN    std_logic_vector(18 DOWNTO 0);  -- sfix19_En18
          QA_Control                      :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          zout                            :   OUT   std_logic_vector(20 DOWNTO 0)  -- sfix21_En18
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ofdm_rx_src_CIC_MA
    USE ENTITY work.ofdm_rx_src_CIC_MA(rtl);

  FOR ALL : ofdm_rx_src_Quadrant_Mapper_block
    USE ENTITY work.ofdm_rx_src_Quadrant_Mapper_block(rtl);

  FOR ALL : ofdm_rx_src_CordicKernelMag_block
    USE ENTITY work.ofdm_rx_src_CordicKernelMag_block(rtl);

  FOR ALL : ofdm_rx_src_Quadrant_Correction_block
    USE ENTITY work.ofdm_rx_src_Quadrant_Correction_block(rtl);

  -- Signals
  SIGNAL dataIn_re_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL dataIn_im_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL dataIn_re_1                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL dataIn_im_1                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL reduced_reg_re                   : vector_of_signed18(0 TO 15);  -- sfix18_En15 [16]
  SIGNAL reduced_reg_im                   : vector_of_signed18(0 TO 15);  -- sfix18_En15 [16]
  SIGNAL dataIn_re_2                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL dataIn_im_2                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL kconst                           : signed(22 DOWNTO 0);  -- sfix23_En22
  SIGNAL kconst_1                         : signed(22 DOWNTO 0);  -- sfix23_En22
  SIGNAL delayMatch5_reg                  : std_logic_vector(0 TO 63);  -- ufix1 [64]
  SIGNAL Delay_out1                       : std_logic;
  SIGNAL Constant_out1                    : std_logic;
  SIGNAL Delay_ValidIn_reg                : std_logic_vector(0 TO 12);  -- ufix1 [13]
  SIGNAL ValidOutDelayed                  : std_logic;
  SIGNAL reset_1                          : std_logic;
  SIGNAL PilotIn_re_signed                : signed(1 DOWNTO 0);  -- sfix2
  SIGNAL PilotIn_im_signed                : signed(1 DOWNTO 0);  -- sfix2
  SIGNAL Delay3_out1_re                   : signed(1 DOWNTO 0);  -- sfix2
  SIGNAL Delay3_out1_im                   : signed(1 DOWNTO 0);  -- sfix2
  SIGNAL reduced_reg                      : vector_of_signed2(0 TO 46);  -- sfix2 [47]
  SIGNAL Product_C2ReIm_2_C2ReIm_A        : signed(1 DOWNTO 0);  -- sfix2
  SIGNAL Product_mul_temp                 : signed(19 DOWNTO 0);  -- sfix20_En15
  SIGNAL Product_Re_AC                    : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Product_Re_AC_1                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL reduced_reg_1                    : vector_of_signed2(0 TO 46);  -- sfix2 [47]
  SIGNAL Product_C2ReIm_2_C2ReIm_B        : signed(1 DOWNTO 0);  -- sfix2
  SIGNAL Product2_mul_temp                : signed(19 DOWNTO 0);  -- sfix20_En15
  SIGNAL Product_Re_BD                    : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Product1_mul_temp                : signed(19 DOWNTO 0);  -- sfix20_En15
  SIGNAL Product_Im_AD                    : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Product_Im_AD_1                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Product3_mul_temp                : signed(19 DOWNTO 0);  -- sfix20_En15
  SIGNAL Product_Im_BC                    : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Product_Re_BD_1                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL mulOutput                        : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Product_Im_BC_1                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL mulOutput_1                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL CIC_MA_out1_re                   : std_logic_vector(22 DOWNTO 0);  -- ufix23
  SIGNAL CIC_MA_out1_im                   : std_logic_vector(22 DOWNTO 0);  -- ufix23
  SIGNAL CIC_MA_out1_re_signed            : signed(22 DOWNTO 0);  -- sfix23_En15
  SIGNAL CIC_MA_out1_im_signed            : signed(22 DOWNTO 0);  -- sfix23_En15
  SIGNAL Gain_cast                        : signed(45 DOWNTO 0);  -- sfix46_En38
  SIGNAL Gain_out                         : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL qMapReal                         : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL Gain2_cast                       : signed(45 DOWNTO 0);  -- sfix46_En38
  SIGNAL Gain_out_1                       : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL qMapImag                         : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL In1Register                      : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL In2Register                      : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL XQMapped                         : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL yQMapped                         : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL ControlQC                        : std_logic_vector(2 DOWNTO 0);  -- ufix3
  SIGNAL XQMapped_signed                  : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yQMapped_signed                  : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL xin1                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yin1                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zin1                             : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL lut_value1                       : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL shift1                           : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL xout1                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL yout1                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL zout1                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL xout1_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yout1_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zout1_signed                     : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL xin2                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yin2                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zin2                             : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL lut_value2                       : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL shift2                           : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL xout2                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL yout2                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL zout2                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL xout2_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yout2_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zout2_signed                     : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL xin3                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yin3                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zin3                             : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL lut_value3                       : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL shift3                           : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL xout3                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL yout3                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL zout3                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL xout3_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yout3_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zout3_signed                     : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL xin4                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yin4                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zin4                             : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL lut_value4                       : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL shift4                           : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL xout4                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL yout4                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL zout4                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL xout4_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yout4_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zout4_signed                     : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL xin5                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yin5                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zin5                             : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL lut_value5                       : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL shift5                           : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL xout5                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL yout5                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL zout5                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL xout5_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yout5_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zout5_signed                     : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL xin6                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yin6                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zin6                             : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL lut_value6                       : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL shift6                           : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL xout6                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL yout6                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL zout6                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL xout6_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yout6_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zout6_signed                     : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL xin7                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yin7                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zin7                             : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL lut_value7                       : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL shift7                           : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL xout7                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL yout7                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL zout7                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL xout7_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yout7_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zout7_signed                     : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL xin8                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yin8                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zin8                             : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL lut_value8                       : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL shift8                           : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL xout8                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL yout8                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL zout8                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL xout8_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yout8_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zout8_signed                     : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL xin9                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yin9                             : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zin9                             : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL lut_value9                       : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL shift9                           : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL xout9                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL yout9                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL zout9                            : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL xout9_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yout9_signed                     : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zout9_signed                     : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL xin10                            : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL yin10                            : signed(18 DOWNTO 0);  -- sfix19_En15
  SIGNAL zin10                            : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL lut_value10                      : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL shift10                          : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL xout10                           : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL yout10                           : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL zout10                           : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL zout10_signed                    : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL ControlQC_unsigned               : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL delayMatch4_reg                  : std_logic_vector(0 TO 55);  -- ufix1 [56]
  SIGNAL reset_2                          : std_logic;
  SIGNAL zin11                            : signed(18 DOWNTO 0);  -- sfix19_En18
  SIGNAL DelayQC_Control_reg              : vector_of_unsigned3(0 TO 10);  -- ufix3 [11]
  SIGNAL ControlQCDelay                   : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL zout_corrected                   : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL zout_corrected_signed            : signed(20 DOWNTO 0);  -- sfix21_En18
  SIGNAL zeroCA                           : signed(20 DOWNTO 0);  -- sfix21_En18
  SIGNAL outSwitchAng                     : signed(20 DOWNTO 0);  -- sfix21_En18
  SIGNAL zout_corrected_1                 : signed(20 DOWNTO 0);  -- sfix21_En18
  SIGNAL Data_Type_Conversion_out1        : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Unit_Delay_Enabled_Synchronous_out1 : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Unit_Delay_Enabled_Synchronous_ectrl : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Unit_Delay_Enabled_Synchronous_out1_1 : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Gain1_mul_temp                   : signed(45 DOWNTO 0);  -- sfix46_En42
  SIGNAL Gain1_out1                       : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Gain1_out1_1                     : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Delay8_reg                       : std_logic_vector(0 TO 16);  -- ufix1 [17]
  SIGNAL Delay8_out1                      : std_logic;

BEGIN
  u_CIC_MA : ofdm_rx_src_CIC_MA
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_192_0 => enb_1_192_0,
              In1_re => std_logic_vector(mulOutput),  -- sfix18_En15
              In1_im => std_logic_vector(mulOutput_1),  -- sfix18_En15
              Out1_re => CIC_MA_out1_re,  -- sfix23_En15
              Out1_im => CIC_MA_out1_im  -- sfix23_En15
              );

  u_QuadrantMapper : ofdm_rx_src_Quadrant_Mapper_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_192_0 => enb_1_192_0,
              xin => std_logic_vector(In1Register),  -- sfix19_En15
              yin => std_logic_vector(In2Register),  -- sfix19_En15
              xout => XQMapped,  -- sfix19_En15
              yout => yQMapped,  -- sfix19_En15
              QA_Control => ControlQC  -- ufix3
              );

  u_Iteration : ofdm_rx_src_CordicKernelMag_block
    PORT MAP( xin => std_logic_vector(xin1),  -- sfix19_En15
              yin => std_logic_vector(yin1),  -- sfix19_En15
              zin => std_logic_vector(zin1),  -- sfix19_En18
              lut_value => std_logic_vector(lut_value1),  -- ufix18_En18
              idx => std_logic_vector(shift1),  -- ufix5
              xout => xout1,  -- sfix19_En15
              yout => yout1,  -- sfix19_En15
              zout => zout1  -- sfix19_En18
              );

  u_Iteration1 : ofdm_rx_src_CordicKernelMag_block
    PORT MAP( xin => std_logic_vector(xin2),  -- sfix19_En15
              yin => std_logic_vector(yin2),  -- sfix19_En15
              zin => std_logic_vector(zin2),  -- sfix19_En18
              lut_value => std_logic_vector(lut_value2),  -- ufix18_En18
              idx => std_logic_vector(shift2),  -- ufix5
              xout => xout2,  -- sfix19_En15
              yout => yout2,  -- sfix19_En15
              zout => zout2  -- sfix19_En18
              );

  u_Iteration2 : ofdm_rx_src_CordicKernelMag_block
    PORT MAP( xin => std_logic_vector(xin3),  -- sfix19_En15
              yin => std_logic_vector(yin3),  -- sfix19_En15
              zin => std_logic_vector(zin3),  -- sfix19_En18
              lut_value => std_logic_vector(lut_value3),  -- ufix18_En18
              idx => std_logic_vector(shift3),  -- ufix5
              xout => xout3,  -- sfix19_En15
              yout => yout3,  -- sfix19_En15
              zout => zout3  -- sfix19_En18
              );

  u_Iteration3 : ofdm_rx_src_CordicKernelMag_block
    PORT MAP( xin => std_logic_vector(xin4),  -- sfix19_En15
              yin => std_logic_vector(yin4),  -- sfix19_En15
              zin => std_logic_vector(zin4),  -- sfix19_En18
              lut_value => std_logic_vector(lut_value4),  -- ufix18_En18
              idx => std_logic_vector(shift4),  -- ufix5
              xout => xout4,  -- sfix19_En15
              yout => yout4,  -- sfix19_En15
              zout => zout4  -- sfix19_En18
              );

  u_Iteration4 : ofdm_rx_src_CordicKernelMag_block
    PORT MAP( xin => std_logic_vector(xin5),  -- sfix19_En15
              yin => std_logic_vector(yin5),  -- sfix19_En15
              zin => std_logic_vector(zin5),  -- sfix19_En18
              lut_value => std_logic_vector(lut_value5),  -- ufix18_En18
              idx => std_logic_vector(shift5),  -- ufix5
              xout => xout5,  -- sfix19_En15
              yout => yout5,  -- sfix19_En15
              zout => zout5  -- sfix19_En18
              );

  u_Iteration5 : ofdm_rx_src_CordicKernelMag_block
    PORT MAP( xin => std_logic_vector(xin6),  -- sfix19_En15
              yin => std_logic_vector(yin6),  -- sfix19_En15
              zin => std_logic_vector(zin6),  -- sfix19_En18
              lut_value => std_logic_vector(lut_value6),  -- ufix18_En18
              idx => std_logic_vector(shift6),  -- ufix5
              xout => xout6,  -- sfix19_En15
              yout => yout6,  -- sfix19_En15
              zout => zout6  -- sfix19_En18
              );

  u_Iteration6 : ofdm_rx_src_CordicKernelMag_block
    PORT MAP( xin => std_logic_vector(xin7),  -- sfix19_En15
              yin => std_logic_vector(yin7),  -- sfix19_En15
              zin => std_logic_vector(zin7),  -- sfix19_En18
              lut_value => std_logic_vector(lut_value7),  -- ufix18_En18
              idx => std_logic_vector(shift7),  -- ufix5
              xout => xout7,  -- sfix19_En15
              yout => yout7,  -- sfix19_En15
              zout => zout7  -- sfix19_En18
              );

  u_Iteration7 : ofdm_rx_src_CordicKernelMag_block
    PORT MAP( xin => std_logic_vector(xin8),  -- sfix19_En15
              yin => std_logic_vector(yin8),  -- sfix19_En15
              zin => std_logic_vector(zin8),  -- sfix19_En18
              lut_value => std_logic_vector(lut_value8),  -- ufix18_En18
              idx => std_logic_vector(shift8),  -- ufix5
              xout => xout8,  -- sfix19_En15
              yout => yout8,  -- sfix19_En15
              zout => zout8  -- sfix19_En18
              );

  u_Iteration8 : ofdm_rx_src_CordicKernelMag_block
    PORT MAP( xin => std_logic_vector(xin9),  -- sfix19_En15
              yin => std_logic_vector(yin9),  -- sfix19_En15
              zin => std_logic_vector(zin9),  -- sfix19_En18
              lut_value => std_logic_vector(lut_value9),  -- ufix18_En18
              idx => std_logic_vector(shift9),  -- ufix5
              xout => xout9,  -- sfix19_En15
              yout => yout9,  -- sfix19_En15
              zout => zout9  -- sfix19_En18
              );

  u_Iteration9 : ofdm_rx_src_CordicKernelMag_block
    PORT MAP( xin => std_logic_vector(xin10),  -- sfix19_En15
              yin => std_logic_vector(yin10),  -- sfix19_En15
              zin => std_logic_vector(zin10),  -- sfix19_En18
              lut_value => std_logic_vector(lut_value10),  -- ufix18_En18
              idx => std_logic_vector(shift10),  -- ufix5
              xout => xout10,  -- sfix19_En15
              yout => yout10,  -- sfix19_En15
              zout => zout10  -- sfix19_En18
              );

  u_QuadrantCorrection : ofdm_rx_src_Quadrant_Correction_block
    PORT MAP( zin => std_logic_vector(zin11),  -- sfix19_En18
              QA_Control => std_logic_vector(ControlQCDelay),  -- ufix3
              zout => zout_corrected  -- sfix21_En18
              );

  dataIn_re_signed <= signed(dataIn_re);

  dataIn_im_signed <= signed(dataIn_im);

  reduced_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dataIn_re_1 <= to_signed(16#00000#, 18);
      dataIn_im_1 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        dataIn_re_1 <= dataIn_re_signed;
        dataIn_im_1 <= dataIn_im_signed;
      END IF;
    END IF;
  END PROCESS reduced_process;


  reduced_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      reduced_reg_re <= (OTHERS => to_signed(16#00000#, 18));
      reduced_reg_im <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        reduced_reg_im(0) <= dataIn_im_1;
        reduced_reg_im(1 TO 15) <= reduced_reg_im(0 TO 14);
        reduced_reg_re(0) <= dataIn_re_1;
        reduced_reg_re(1 TO 15) <= reduced_reg_re(0 TO 14);
      END IF;
    END IF;
  END PROCESS reduced_1_process;

  dataIn_re_2 <= reduced_reg_re(15);
  dataIn_im_2 <= reduced_reg_im(15);

  dataOut_re <= std_logic_vector(dataIn_re_2);

  dataOut_im <= std_logic_vector(dataIn_im_2);

  kconst <= to_signed(-16#400000#, 23);

  HwModeRegister_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      kconst_1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        kconst_1 <= kconst;
      END IF;
    END IF;
  END PROCESS HwModeRegister_process;


  delayMatch5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch5_reg <= (OTHERS => '0');
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        delayMatch5_reg(0) <= pilotEnd;
        delayMatch5_reg(1 TO 63) <= delayMatch5_reg(0 TO 62);
      END IF;
    END IF;
  END PROCESS delayMatch5_process;

  Delay_out1 <= delayMatch5_reg(63);

  Constant_out1 <= '1';

  Delay_ValidIn_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay_ValidIn_reg <= (OTHERS => '0');
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay_ValidIn_reg(0) <= Constant_out1;
        Delay_ValidIn_reg(1 TO 12) <= Delay_ValidIn_reg(0 TO 11);
      END IF;
    END IF;
  END PROCESS Delay_ValidIn_process;

  ValidOutDelayed <= Delay_ValidIn_reg(12);

  reset_1 <=  NOT ValidOutDelayed;

  PilotIn_re_signed <= signed(PilotIn_re);

  PilotIn_im_signed <= signed(PilotIn_im);

  Delay3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1_re <= to_signed(16#0#, 2);
      Delay3_out1_im <= to_signed(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay3_out1_re <= PilotIn_re_signed;
        Delay3_out1_im <= PilotIn_im_signed;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  reduced_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      reduced_reg <= (OTHERS => to_signed(16#0#, 2));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        reduced_reg(0) <= Delay3_out1_re;
        reduced_reg(1 TO 46) <= reduced_reg(0 TO 45);
      END IF;
    END IF;
  END PROCESS reduced_2_process;

  Product_C2ReIm_2_C2ReIm_A <= reduced_reg(46);

  Product_mul_temp <= dataIn_re_1 * Product_C2ReIm_2_C2ReIm_A;
  Product_Re_AC <= Product_mul_temp(17 DOWNTO 0);

  PipelineRegister1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Product_Re_AC_1 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Product_Re_AC_1 <= Product_Re_AC;
      END IF;
    END IF;
  END PROCESS PipelineRegister1_process;


  reduced_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      reduced_reg_1 <= (OTHERS => to_signed(16#0#, 2));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        reduced_reg_1(0) <= Delay3_out1_im;
        reduced_reg_1(1 TO 46) <= reduced_reg_1(0 TO 45);
      END IF;
    END IF;
  END PROCESS reduced_3_process;

  Product_C2ReIm_2_C2ReIm_B <= reduced_reg_1(46);

  Product2_mul_temp <= dataIn_im_1 * Product_C2ReIm_2_C2ReIm_B;
  Product_Re_BD <= Product2_mul_temp(17 DOWNTO 0);

  Product1_mul_temp <= dataIn_re_1 * Product_C2ReIm_2_C2ReIm_B;
  Product_Im_AD <= Product1_mul_temp(17 DOWNTO 0);

  PipelineRegister2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Product_Im_AD_1 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Product_Im_AD_1 <= Product_Im_AD;
      END IF;
    END IF;
  END PROCESS PipelineRegister2_process;


  Product3_mul_temp <= dataIn_im_1 * Product_C2ReIm_2_C2ReIm_A;
  Product_Im_BC <= Product3_mul_temp(17 DOWNTO 0);

  PipelineRegister3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Product_Re_BD_1 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Product_Re_BD_1 <= Product_Re_BD;
      END IF;
    END IF;
  END PROCESS PipelineRegister3_process;


  mulOutput <= Product_Re_AC_1 - Product_Re_BD_1;

  PipelineRegister4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Product_Im_BC_1 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Product_Im_BC_1 <= Product_Im_BC;
      END IF;
    END IF;
  END PROCESS PipelineRegister4_process;


  mulOutput_1 <= Product_Im_AD_1 + Product_Im_BC_1;

  CIC_MA_out1_re_signed <= signed(CIC_MA_out1_re);

  -- Complex to Magnitude-Angle HDL Optimized
  Gain_cast <= resize(CIC_MA_out1_re_signed & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 46);
  Gain_out <= Gain_cast(40 DOWNTO 23);

  qMapReal <= resize(Gain_out, 19);

  CIC_MA_out1_im_signed <= signed(CIC_MA_out1_im);

  Gain2_cast <= resize(CIC_MA_out1_im_signed & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 46);
  Gain_out_1 <= Gain2_cast(40 DOWNTO 23);

  qMapImag <= resize(Gain_out_1, 19);

  DelayRealInput_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      In1Register <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        In1Register <= qMapReal;
      END IF;
    END IF;
  END PROCESS DelayRealInput_process;


  DelayImagInput_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      In2Register <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        In2Register <= qMapImag;
      END IF;
    END IF;
  END PROCESS DelayImagInput_process;


  XQMapped_signed <= signed(XQMapped);

  yQMapped_signed <= signed(yQMapped);

  DelayQuadMapper1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      xin1 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        xin1 <= XQMapped_signed;
      END IF;
    END IF;
  END PROCESS DelayQuadMapper1_process;


  DelayQuadMapper2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      yin1 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        yin1 <= yQMapped_signed;
      END IF;
    END IF;
  END PROCESS DelayQuadMapper2_process;


  zin1 <= to_signed(16#00000#, 19);

  lut_value1 <= to_unsigned(16#1DAC6#, 18);

  shift1 <= to_unsigned(16#01#, 5);

  xout1_signed <= signed(xout1);

  yout1_signed <= signed(yout1);

  zout1_signed <= signed(zout1);

  Pipeline1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      xin2 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        xin2 <= xout1_signed;
      END IF;
    END IF;
  END PROCESS Pipeline1_process;


  Pipeline11_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      yin2 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        yin2 <= yout1_signed;
      END IF;
    END IF;
  END PROCESS Pipeline11_process;


  Pipeline12_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      zin2 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        zin2 <= zout1_signed;
      END IF;
    END IF;
  END PROCESS Pipeline12_process;


  lut_value2 <= to_unsigned(16#0FADC#, 18);

  shift2 <= to_unsigned(16#02#, 5);

  xout2_signed <= signed(xout2);

  yout2_signed <= signed(yout2);

  zout2_signed <= signed(zout2);

  Pipeline2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      xin3 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        xin3 <= xout2_signed;
      END IF;
    END IF;
  END PROCESS Pipeline2_process;


  Pipeline21_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      yin3 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        yin3 <= yout2_signed;
      END IF;
    END IF;
  END PROCESS Pipeline21_process;


  Pipeline22_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      zin3 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        zin3 <= zout2_signed;
      END IF;
    END IF;
  END PROCESS Pipeline22_process;


  lut_value3 <= to_unsigned(16#07F57#, 18);

  shift3 <= to_unsigned(16#03#, 5);

  xout3_signed <= signed(xout3);

  yout3_signed <= signed(yout3);

  zout3_signed <= signed(zout3);

  Pipeline3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      xin4 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        xin4 <= xout3_signed;
      END IF;
    END IF;
  END PROCESS Pipeline3_process;


  Pipeline31_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      yin4 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        yin4 <= yout3_signed;
      END IF;
    END IF;
  END PROCESS Pipeline31_process;


  Pipeline32_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      zin4 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        zin4 <= zout3_signed;
      END IF;
    END IF;
  END PROCESS Pipeline32_process;


  lut_value4 <= to_unsigned(16#03FEB#, 18);

  shift4 <= to_unsigned(16#04#, 5);

  xout4_signed <= signed(xout4);

  yout4_signed <= signed(yout4);

  zout4_signed <= signed(zout4);

  Pipeline4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      xin5 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        xin5 <= xout4_signed;
      END IF;
    END IF;
  END PROCESS Pipeline4_process;


  Pipeline41_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      yin5 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        yin5 <= yout4_signed;
      END IF;
    END IF;
  END PROCESS Pipeline41_process;


  Pipeline42_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      zin5 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        zin5 <= zout4_signed;
      END IF;
    END IF;
  END PROCESS Pipeline42_process;


  lut_value5 <= to_unsigned(16#01FFD#, 18);

  shift5 <= to_unsigned(16#05#, 5);

  xout5_signed <= signed(xout5);

  yout5_signed <= signed(yout5);

  zout5_signed <= signed(zout5);

  Pipeline5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      xin6 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        xin6 <= xout5_signed;
      END IF;
    END IF;
  END PROCESS Pipeline5_process;


  Pipeline51_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      yin6 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        yin6 <= yout5_signed;
      END IF;
    END IF;
  END PROCESS Pipeline51_process;


  Pipeline52_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      zin6 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        zin6 <= zout5_signed;
      END IF;
    END IF;
  END PROCESS Pipeline52_process;


  lut_value6 <= to_unsigned(16#01000#, 18);

  shift6 <= to_unsigned(16#06#, 5);

  xout6_signed <= signed(xout6);

  yout6_signed <= signed(yout6);

  zout6_signed <= signed(zout6);

  Pipeline6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      xin7 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        xin7 <= xout6_signed;
      END IF;
    END IF;
  END PROCESS Pipeline6_process;


  Pipeline61_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      yin7 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        yin7 <= yout6_signed;
      END IF;
    END IF;
  END PROCESS Pipeline61_process;


  Pipeline62_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      zin7 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        zin7 <= zout6_signed;
      END IF;
    END IF;
  END PROCESS Pipeline62_process;


  lut_value7 <= to_unsigned(16#00800#, 18);

  shift7 <= to_unsigned(16#07#, 5);

  xout7_signed <= signed(xout7);

  yout7_signed <= signed(yout7);

  zout7_signed <= signed(zout7);

  Pipeline7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      xin8 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        xin8 <= xout7_signed;
      END IF;
    END IF;
  END PROCESS Pipeline7_process;


  Pipeline71_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      yin8 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        yin8 <= yout7_signed;
      END IF;
    END IF;
  END PROCESS Pipeline71_process;


  Pipeline72_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      zin8 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        zin8 <= zout7_signed;
      END IF;
    END IF;
  END PROCESS Pipeline72_process;


  lut_value8 <= to_unsigned(16#00400#, 18);

  shift8 <= to_unsigned(16#08#, 5);

  xout8_signed <= signed(xout8);

  yout8_signed <= signed(yout8);

  zout8_signed <= signed(zout8);

  Pipeline8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      xin9 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        xin9 <= xout8_signed;
      END IF;
    END IF;
  END PROCESS Pipeline8_process;


  Pipeline81_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      yin9 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        yin9 <= yout8_signed;
      END IF;
    END IF;
  END PROCESS Pipeline81_process;


  Pipeline82_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      zin9 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        zin9 <= zout8_signed;
      END IF;
    END IF;
  END PROCESS Pipeline82_process;


  lut_value9 <= to_unsigned(16#00200#, 18);

  shift9 <= to_unsigned(16#09#, 5);

  xout9_signed <= signed(xout9);

  yout9_signed <= signed(yout9);

  zout9_signed <= signed(zout9);

  Pipeline9_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      xin10 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        xin10 <= xout9_signed;
      END IF;
    END IF;
  END PROCESS Pipeline9_process;


  Pipeline91_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      yin10 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        yin10 <= yout9_signed;
      END IF;
    END IF;
  END PROCESS Pipeline91_process;


  Pipeline92_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      zin10 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        zin10 <= zout9_signed;
      END IF;
    END IF;
  END PROCESS Pipeline92_process;


  lut_value10 <= to_unsigned(16#00100#, 18);

  shift10 <= to_unsigned(16#0A#, 5);

  zout10_signed <= signed(zout10);

  ControlQC_unsigned <= unsigned(ControlQC);

  delayMatch4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch4_reg <= (OTHERS => '0');
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        delayMatch4_reg(0) <= reset_1;
        delayMatch4_reg(1 TO 55) <= delayMatch4_reg(0 TO 54);
      END IF;
    END IF;
  END PROCESS delayMatch4_process;

  reset_2 <= delayMatch4_reg(55);

  Pipeline10_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      zin11 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        zin11 <= zout10_signed;
      END IF;
    END IF;
  END PROCESS Pipeline10_process;


  DelayQC_Control_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      DelayQC_Control_reg <= (OTHERS => to_unsigned(16#0#, 3));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        DelayQC_Control_reg(0) <= ControlQC_unsigned;
        DelayQC_Control_reg(1 TO 10) <= DelayQC_Control_reg(0 TO 9);
      END IF;
    END IF;
  END PROCESS DelayQC_Control_process;

  ControlQCDelay <= DelayQC_Control_reg(10);

  zout_corrected_signed <= signed(zout_corrected);

  zeroCA <= to_signed(16#000000#, 21);

  
  outSwitchAng <= zout_corrected_signed WHEN reset_2 = '0' ELSE
      zeroCA;

  Output_Register_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      zout_corrected_1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        zout_corrected_1 <= outSwitchAng;
      END IF;
    END IF;
  END PROCESS Output_Register_process;


  Data_Type_Conversion_out1 <= zout_corrected_1 & '0' & '0';

  
  Unit_Delay_Enabled_Synchronous_ectrl <= Unit_Delay_Enabled_Synchronous_out1 WHEN Delay_out1 = '0' ELSE
      Data_Type_Conversion_out1;

  Unit_Delay_Enabled_Synchronous_lowered_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Synchronous_out1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Unit_Delay_Enabled_Synchronous_out1 <= Unit_Delay_Enabled_Synchronous_ectrl;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Synchronous_lowered_process;


  HwModeRegister1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Synchronous_out1_1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Unit_Delay_Enabled_Synchronous_out1_1 <= Unit_Delay_Enabled_Synchronous_out1;
      END IF;
    END IF;
  END PROCESS HwModeRegister1_process;


  Gain1_mul_temp <= kconst_1 * Unit_Delay_Enabled_Synchronous_out1_1;
  Gain1_out1 <= Gain1_mul_temp(44 DOWNTO 22);

  PipelineRegister_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Gain1_out1_1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Gain1_out1_1 <= Gain1_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister_process;


  phaseOut <= std_logic_vector(Gain1_out1_1);

  Delay8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay8_reg <= (OTHERS => '0');
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay8_reg(0) <= dataValid;
        Delay8_reg(1 TO 16) <= Delay8_reg(0 TO 15);
      END IF;
    END IF;
  END PROCESS Delay8_process;

  Delay8_out1 <= Delay8_reg(16);

  validOut <= Delay8_out1;

END rtl;

