// Seed: 825632832
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    output reg id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10,
    input id_11,
    input logic id_12
);
  initial begin
    id_6 <= 1;
    id_6 = 1;
  end
endmodule
