<stg><name>operator_long_div11</name>


<trans_list>

<trans id="10" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %in_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_r) nounwind

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %p_0 = call fastcc i64 @int_64_div11(i64 %in_read) nounwind

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64 %in_r) nounwind, !map !126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_long_div11_s) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %p_0 = call fastcc i64 @int_64_div11(i64 %in_read) nounwind

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64">
<![CDATA[
:5  ret i64 %p_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="11" name="in_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
<port id="12" name="r0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="13" name="r1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="14" name="r2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="15" name="r3" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="r3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="16" name="q0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="17" name="q1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="19" from="_ssdm_op_Read.ap_auto.i64" to="in_read" fromId="18" toId="3">
</dataflow>
<dataflow id="20" from="in_r" to="in_read" fromId="11" toId="3">
</dataflow>
<dataflow id="22" from="int_64_div11" to="p_0" fromId="21" toId="4">
</dataflow>
<dataflow id="23" from="in_read" to="p_0" fromId="3" toId="4">
</dataflow>
<dataflow id="24" from="r0" to="p_0" fromId="12" toId="4">
</dataflow>
<dataflow id="25" from="r1" to="p_0" fromId="13" toId="4">
</dataflow>
<dataflow id="26" from="r2" to="p_0" fromId="14" toId="4">
</dataflow>
<dataflow id="27" from="r3" to="p_0" fromId="15" toId="4">
</dataflow>
<dataflow id="28" from="q0" to="p_0" fromId="16" toId="4">
</dataflow>
<dataflow id="29" from="q1" to="p_0" fromId="17" toId="4">
</dataflow>
<dataflow id="31" from="_ssdm_op_SpecBitsMap" to="StgValue_5" fromId="30" toId="5">
</dataflow>
<dataflow id="32" from="in_r" to="StgValue_5" fromId="11" toId="5">
</dataflow>
<dataflow id="33" from="_ssdm_op_SpecBitsMap" to="StgValue_6" fromId="30" toId="6">
</dataflow>
<dataflow id="35" from="StgValue_34" to="StgValue_6" fromId="34" toId="6">
</dataflow>
<dataflow id="37" from="_ssdm_op_SpecTopModule" to="StgValue_7" fromId="36" toId="7">
</dataflow>
<dataflow id="39" from="operator_long_div11_s" to="StgValue_7" fromId="38" toId="7">
</dataflow>
<dataflow id="40" from="int_64_div11" to="p_0" fromId="21" toId="8">
</dataflow>
<dataflow id="41" from="in_read" to="p_0" fromId="3" toId="8">
</dataflow>
<dataflow id="42" from="r0" to="p_0" fromId="12" toId="8">
</dataflow>
<dataflow id="43" from="r1" to="p_0" fromId="13" toId="8">
</dataflow>
<dataflow id="44" from="r2" to="p_0" fromId="14" toId="8">
</dataflow>
<dataflow id="45" from="r3" to="p_0" fromId="15" toId="8">
</dataflow>
<dataflow id="46" from="q0" to="p_0" fromId="16" toId="8">
</dataflow>
<dataflow id="47" from="q1" to="p_0" fromId="17" toId="8">
</dataflow>
<dataflow id="48" from="p_0" to="StgValue_9" fromId="8" toId="9">
</dataflow>
</dataflows>


</stg>
