Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:28 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q3'

1. Summary
----------

SUCCESS in the conversion of RAM_q3 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:26 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q2_l9'

1. Summary
----------

SUCCESS in the conversion of RAM_q2_l9 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:25 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q2_l8'

1. Summary
----------

SUCCESS in the conversion of RAM_q2_l8 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:24 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q2_l7'

1. Summary
----------

SUCCESS in the conversion of RAM_q2_l7 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:23 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q2_l6'

1. Summary
----------

SUCCESS in the conversion of RAM_q2_l6 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:21 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q2_l5'

1. Summary
----------

SUCCESS in the conversion of RAM_q2_l5 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:20 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q2_l4'

1. Summary
----------

SUCCESS in the conversion of RAM_q2_l4 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:19 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q2_l3'

1. Summary
----------

SUCCESS in the conversion of RAM_q2_l3 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:18 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q2_l2'

1. Summary
----------

SUCCESS in the conversion of RAM_q2_l2 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:16 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q2_l1'

1. Summary
----------

SUCCESS in the conversion of RAM_q2_l1 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:15 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q1_l6'

1. Summary
----------

SUCCESS in the conversion of RAM_q1_l6 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:14 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q1_l5'

1. Summary
----------

SUCCESS in the conversion of RAM_q1_l5 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:12 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q1_l4'

1. Summary
----------

SUCCESS in the conversion of RAM_q1_l4 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:11 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q1_l3'

1. Summary
----------

SUCCESS in the conversion of RAM_q1_l3 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:10 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q1_l2'

1. Summary
----------

SUCCESS in the conversion of RAM_q1_l2 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:08 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_q1_l1'

1. Summary
----------

SUCCESS in the conversion of RAM_q1_l1 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:07 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c4_c5'

1. Summary
----------

SUCCESS in the conversion of RAM_c4_c5 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:05 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c3_c4_l7'

1. Summary
----------

SUCCESS in the conversion of RAM_c3_c4_l7 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:04 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c3_c4_l6'

1. Summary
----------

SUCCESS in the conversion of RAM_c3_c4_l6 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:03 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c3_c4_l5'

1. Summary
----------

SUCCESS in the conversion of RAM_c3_c4_l5 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:01 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c3_c4_l4'

1. Summary
----------

SUCCESS in the conversion of RAM_c3_c4_l4 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:14:00 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c3_c4_l3'

1. Summary
----------

SUCCESS in the conversion of RAM_c3_c4_l3 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:13:58 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c3_c4_l2'

1. Summary
----------

SUCCESS in the conversion of RAM_c3_c4_l2 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:13:57 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c3_c4_l1'

1. Summary
----------

SUCCESS in the conversion of RAM_c3_c4_l1 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:13:55 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c2_c3_l5'

1. Summary
----------

SUCCESS in the conversion of RAM_c2_c3_l5 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:13:54 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c2_c3_l4'

1. Summary
----------

SUCCESS in the conversion of RAM_c2_c3_l4 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:13:52 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c2_c3_l3'

1. Summary
----------

SUCCESS in the conversion of RAM_c2_c3_l3 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:13:51 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c2_c3_l2'

1. Summary
----------

SUCCESS in the conversion of RAM_c2_c3_l2 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:13:49 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c2_c3_l1'

1. Summary
----------

SUCCESS in the conversion of RAM_c2_c3_l1 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 14:13:48 2023
| Host         : LAPTOP-HC05NL1J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_c1_c2'

1. Summary
----------

SUCCESS in the conversion of RAM_c1_c2 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.

