// Seed: 3298445689
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout tri1 id_1;
  assign id_1 = id_2 && 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd37
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire _id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  always @(1'b0 or negedge 1 < 1) begin : LABEL_0
    wait (id_1);
  end
  wire [id_2 : (  1  )] id_5;
endmodule
module module_0 #(
    parameter id_2 = 32'd98
) (
    id_1,
    module_2
);
  input wire _id_2;
  input wire id_1;
  logic [1 'd0 **  {  1  ,  -1  } : ""] id_3;
  ;
  id_4 :
  assert property (@(posedge id_3) id_1)
  else $unsigned(77);
  ;
  logic [-1 : id_2] id_5[-1 : 1];
  ;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
