# Verilog_DRAM_Controller
A Verilog-based DRAM controller implementing basic read, write, and refresh operations with memory timing management. This project simulates a 64K x 8 DRAM array and demonstrates DRAM controller functionality using FSM-based design.
