Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Sun Mar 16 11:52:43 2025
| Host         : dvirhersh_comp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_lab19_wrapper_control_sets_placed.rpt
| Design       : design_lab19_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   475 |
|    Minimum number of control sets                        |   475 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1285 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   475 |
| >= 0 to < 4        |    49 |
| >= 4 to < 6        |   142 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     0 |
| >= 16              |   217 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6406 |         1551 |
| No           | No                    | Yes                    |             176 |           59 |
| No           | Yes                   | No                     |            1167 |          491 |
| Yes          | No                    | No                     |            3034 |          970 |
| Yes          | No                    | Yes                    |              82 |           21 |
| Yes          | Yes                   | No                     |            1586 |          410 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg_0_sn_1                                                                                                  | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                     | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                    | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                    | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[4].srl_nx1/gen_pipelined.state_reg[0]                           |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                3 |              4 |         1.33 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                            |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                           |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                      | design_lab19_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                     | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                      | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                          | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/axi_wr_done_reg_0[0]                                                                                                                                                                          | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                                              | design_lab19_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                                           | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                   | design_lab19_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                     | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                3 |              4 |         1.33 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                 | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                         |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                                        | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                             | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                                             | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                 | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                              | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                           |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                           | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                  | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                              | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                           | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                           | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                              | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                                         | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_counter_2                                                                                                                                                                                          | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                2 |              5 |         2.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                                          | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                1 |              5 |         5.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                            | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                           | design_lab19_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | design_lab19_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                           |                2 |              6 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                           | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                2 |              6 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                    | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                 |                3 |              6 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                         | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                         | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                       | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                    | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                |                1 |              8 |         8.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                    | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                          | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                 |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | design_lab19_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                         | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                4 |              8 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                  | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[1]                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/last_count_1                                                                                                                                                                                  | design_lab19_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[2]                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                                 | design_lab19_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                               | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                              |                2 |              9 |         4.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2                                                                                                                             | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                     |                3 |              9 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                        | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                        | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                     |                3 |             10 |         3.33 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                            | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                         |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                       | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                3 |             10 |         3.33 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                         |                4 |             10 |         2.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                         |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                        | design_lab19_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                            |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                        | design_lab19_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                         |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                         | design_lab19_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |         2.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                         | design_lab19_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                         | design_lab19_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                      |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                 | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                4 |             13 |         3.25 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                                                           | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |             13 |         3.25 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                                                        | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                6 |             13 |         2.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                9 |             17 |         1.89 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                         |                9 |             20 |         2.22 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                                                                 |                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                                                    |                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |               12 |             23 |         1.92 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/ram_wr_en                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                8 |             26 |         3.25 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             27 |         2.70 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |               15 |             31 |         2.07 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                              | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |                6 |             32 |         5.33 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                  | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                            |                7 |             32 |         4.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                | design_lab19_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                8 |             32 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                               |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifowr_en                                                                                                                                                          | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |                7 |             32 |         4.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                                 | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                             | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |                7 |             32 |         4.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                           |               16 |             32 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                               |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                     |                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             40 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             40 |         3.64 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | design_lab19_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             40 |         4.44 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | design_lab19_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               10 |             43 |         4.30 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                            |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                                     |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                              |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                                     |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             45 |         4.09 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                                                         |               15 |             45 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |               21 |             45 |         2.14 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               20 |             47 |         2.35 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0                                                                                  |                                                                                                                                                                                                                                         |               16 |             48 |         3.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                              | design_lab19_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                         |               13 |             49 |         3.77 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_wr_ch                                                                                                | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                9 |             49 |         5.44 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                              | design_lab19_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                         |               13 |             50 |         3.85 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | design_lab19_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               11 |             50 |         4.55 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_1[0]                                                                                   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |               14 |             50 |         3.57 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               17 |             53 |         3.12 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | design_lab19_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               12 |             53 |         4.42 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                           | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |               10 |             53 |         5.30 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                           | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |               14 |             54 |         3.86 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |               17 |             54 |         3.18 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |               18 |             62 |         3.44 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifowr_en_0                                                                                                                                                   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |                9 |             64 |         7.11 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                                    | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |               13 |             64 |         4.92 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                              | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |               12 |             64 |         5.33 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                 | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |               14 |             64 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             65 |         2.32 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |               33 |             66 |         2.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/jtag_axi_0/U0/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                 |               16 |             68 |         4.25 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                         |                                                                                                                                                                                                                                         |                9 |             72 |         8.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                         |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             81 |         4.76 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  design_lab19_i/clk_wiz/inst/clk_out1   | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |               31 |            103 |         3.32 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          | design_lab19_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               67 |            146 |         2.18 |
|  design_lab19_i/clk_wiz/inst/clk_out1   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1524 |           6516 |         4.28 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


