

================================================================
== Vivado HLS Report for 'fc2'
================================================================
* Date:           Tue Jul  9 15:58:52 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1722|  1722|  1722|  1722|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1700|  1700|       170|          -|          -|    10|    no    |
        | + Loop 1.1  |   168|   168|         2|          -|          -|    84|    no    |
        |- Loop 2     |    20|    20|         2|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      -|      0|     92|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        1|      -|      8|      2|    -|
|Multiplexer      |        -|      -|      -|     25|    -|
|Register         |        -|      -|     80|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        1|      1|     88|    119|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |    ~0   |      1|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |lenet_mac_muladd_g8j_U31  |lenet_mac_muladd_g8j  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |FC2_B_V_U  |fc2_FC2_B_V  |        0|  8|   2|    0|    10|    8|     1|           80|
    |FC2_W_V_U  |fc2_FC2_W_V  |        1|  0|   0|    0|   840|   10|     1|         8400|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |             |        1|  8|   2|    0|   850|   18|     2|         8480|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1117_fu_209_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln1495_fu_281_p2    |     +    |      0|  0|  15|          15|          15|
    |add_ln219_fu_165_p2     |     +    |      0|  0|  10|          10|           7|
    |add_ln703_fu_275_p2     |     +    |      0|  0|  16|          16|          16|
    |i_3_fu_251_p2           |     +    |      0|  0|   6|           4|           1|
    |i_fu_177_p2             |     +    |      0|  0|   6|           4|           1|
    |j_fu_194_p2             |     +    |      0|  0|   7|           7|           1|
    |icmp_ln219_fu_171_p2    |   icmp   |      0|  0|   2|           4|           4|
    |icmp_ln222_fu_188_p2    |   icmp   |      0|  0|   3|           7|           7|
    |icmp_ln228_fu_245_p2    |   icmp   |      0|  0|   2|           4|           4|
    |select_ln231_fu_295_p3  |  select  |      0|  0|  15|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  92|          82|          67|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   4|          7|    1|          7|
    |i1_0_reg_154      |   3|          2|    4|          8|
    |i_0_reg_107       |   3|          2|    4|          8|
    |j_0_reg_143       |   3|          2|    7|         14|
    |out_V_address0    |   3|          4|    4|         16|
    |out_V_d0          |   3|          3|   16|         48|
    |p_Val2_6_reg_130  |   3|          2|   16|         32|
    |phi_mul_reg_118   |   3|          2|   10|         20|
    +------------------+----+-----------+-----+-----------+
    |Total             |  25|         24|   62|        153|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln219_reg_317     |  10|   0|   10|          0|
    |ap_CS_fsm             |   6|   0|    6|          0|
    |i1_0_reg_154          |   4|   0|    4|          0|
    |i_0_reg_107           |   4|   0|    4|          0|
    |i_3_reg_361           |   4|   0|    4|          0|
    |i_reg_325             |   4|   0|    4|          0|
    |j_0_reg_143           |   7|   0|    7|          0|
    |j_reg_338             |   7|   0|    7|          0|
    |out_V_addr_1_reg_366  |   4|   0|    4|          0|
    |out_V_addr_reg_330    |   4|   0|    4|          0|
    |p_Val2_6_reg_130      |  16|   0|   16|          0|
    |phi_mul_reg_118       |  10|   0|   10|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  80|   0|   80|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |      fc2     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |      fc2     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |      fc2     | return value |
|ap_done             | out |    1| ap_ctrl_hs |      fc2     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |      fc2     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |      fc2     | return value |
|out_V_address0      | out |    4|  ap_memory |     out_V    |     array    |
|out_V_ce0           | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0           | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0            | out |   16|  ap_memory |     out_V    |     array    |
|out_V_q0            |  in |   16|  ap_memory |     out_V    |     array    |
|FC1_out_V_address0  | out |    7|  ap_memory |   FC1_out_V  |     array    |
|FC1_out_V_ce0       | out |    1|  ap_memory |   FC1_out_V  |     array    |
|FC1_out_V_q0        |  in |   16|  ap_memory |   FC1_out_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

