$date
	Mon Oct 27 11:01:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var integer 32 # i [31:0] $end
$var integer 32 $ outfile [31:0] $end
$var integer 32 % start [31:0] $end
$scope module u_CPU $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 32 & rs2_data [31:0] $end
$var wire 5 ' rs2 [4:0] $end
$var wire 32 ( rs1_data [31:0] $end
$var wire 5 ) rs1 [4:0] $end
$var wire 1 * reg_write $end
$var wire 5 + rd [4:0] $end
$var wire 32 , pc_next [31:0] $end
$var wire 32 - pc_cur [31:0] $end
$var wire 7 . opcode [6:0] $end
$var wire 32 / instr [31:0] $end
$var wire 32 0 imm_ext [31:0] $end
$var wire 1 1 alu_src $end
$var wire 32 2 alu_result [31:0] $end
$var wire 2 3 alu_op [1:0] $end
$var wire 32 4 alu_data2 [31:0] $end
$var wire 3 5 alu_ctrl [2:0] $end
$scope module u_ALU $end
$var wire 32 6 data2_i [31:0] $end
$var wire 32 7 data1_i [31:0] $end
$var wire 3 8 ALUCtrl_i [2:0] $end
$var parameter 3 9 ADD $end
$var parameter 3 : ADDI $end
$var parameter 3 ; AND $end
$var parameter 3 < MUL $end
$var parameter 3 = SLL $end
$var parameter 3 > SRAI $end
$var parameter 3 ? SUB $end
$var parameter 3 @ XOR $end
$var reg 32 A data_o [31:0] $end
$upscope $end
$scope module u_ALU_Control $end
$var wire 10 B func_i [9:0] $end
$var wire 2 C ALUOp_i [1:0] $end
$var parameter 3 D ADD $end
$var parameter 3 E ADDI $end
$var parameter 3 F AND $end
$var parameter 3 G MUL $end
$var parameter 3 H SLL $end
$var parameter 3 I SRAI $end
$var parameter 3 J SUB $end
$var parameter 3 K XOR $end
$var reg 3 L ALUCtrl_o [2:0] $end
$upscope $end
$scope module u_Add_PC $end
$var wire 32 M data2_i [31:0] $end
$var wire 32 N data_o [31:0] $end
$var wire 32 O data1_i [31:0] $end
$upscope $end
$scope module u_Control $end
$var wire 7 P opcode_i [6:0] $end
$var reg 2 Q ALUOp_o [1:0] $end
$var reg 1 1 ALUSrc_o $end
$var reg 1 * RegWrite_o $end
$upscope $end
$scope module u_Instruction_Memory $end
$var wire 32 R instr_o [31:0] $end
$var wire 32 S addr_i [31:0] $end
$upscope $end
$scope module u_MUX_ALUSrc $end
$var wire 1 1 select_i $end
$var wire 32 T data_o [31:0] $end
$var wire 32 U data2_i [31:0] $end
$var wire 32 V data1_i [31:0] $end
$upscope $end
$scope module u_PC $end
$var wire 1 ! clk_i $end
$var wire 32 W pc_i [31:0] $end
$var wire 1 " rst_i $end
$var reg 32 X pc_o [31:0] $end
$upscope $end
$scope module u_Registers $end
$var wire 5 Y RDaddr_i [4:0] $end
$var wire 32 Z RDdata_i [31:0] $end
$var wire 5 [ RS1addr_i [4:0] $end
$var wire 32 \ RS1data_o [31:0] $end
$var wire 5 ] RS2addr_i [4:0] $end
$var wire 32 ^ RS2data_o [31:0] $end
$var wire 1 * RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var integer 32 _ i [31:0] $end
$upscope $end
$scope module u_Sign_Extend $end
$var wire 12 ` data_i [11:0] $end
$var wire 32 a data_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 K
b100 J
b111 I
b10 H
b101 G
b0 F
b110 E
b11 D
b1 @
b100 ?
b111 >
b10 =
b101 <
b0 ;
b110 :
b11 9
$end
#0
$dumpvars
b1010 a
b1010 `
b100000 _
b0 ^
b1010 ]
b0 \
b0 [
b1010 Z
b1 Y
b0 X
b100 W
b0 V
b1010 U
b1010 T
b0 S
b101000000000000010010011 R
b0 Q
b10011 P
b0 O
b100 N
b100 M
b110 L
b0 C
b0 B
b1010 A
b110 8
b0 7
b1010 6
b110 5
b1010 4
b0 3
b1010 2
11
b1010 0
b101000000000000010010011 /
b10011 .
b0 -
b100 ,
b1 +
1*
b0 )
b0 (
b1010 '
b0 &
b0 %
b11 $
b100000000 #
0"
0!
$end
#2
b1 %
1"
#5
b1101 2
b1101 A
b1101 Z
b1101 4
b1101 6
b1101 T
b1101 0
b1101 U
b1101 a
b1101 `
b10 +
b10 Y
b1101 '
b1101 ]
b110100000000000100010011 /
b110100000000000100010011 R
b1000 ,
b1000 N
b1000 W
b100 -
b100 O
b100 S
b100 X
1!
#10
0!
#15
b11 5
b11 8
b11 L
b1101 4
b1101 6
b1101 T
b10111 2
b10111 A
b10111 Z
01
b1 3
b1 C
b1 Q
b10 0
b10 U
b10 a
b10 `
b11 +
b11 Y
b1101 &
b1101 V
b1101 ^
b10 '
b10 ]
b1010 (
b1010 7
b1010 \
b1 )
b1 [
b110011 .
b110011 P
b1000001000000110110011 /
b1000001000000110110011 R
b1100 ,
b1100 N
b1100 W
b1000 -
b1000 O
b1000 S
b1000 X
1!
#20
0!
#25
b110 5
b110 8
b110 L
b11 4
b11 6
b11 T
b11 2
b11 A
b11 Z
11
b0 3
b0 C
b0 Q
b11 0
b11 U
b11 a
b11 `
b1010 +
b1010 Y
b10111 &
b10111 V
b10111 ^
b11 '
b11 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b1100000000010100010011 /
b1100000000010100010011 R
b10000 ,
b10000 N
b10000 W
b1100 -
b1100 O
b1100 S
b1100 X
1!
#30
0!
#35
b101 2
b101 A
b101 Z
b101 4
b101 6
b101 T
b101 0
b101 U
b101 a
b101 `
b100 +
b100 Y
b0 &
b0 V
b0 ^
b101 '
b101 ]
b10100000000001000010011 /
b10100000000001000010011 R
b10100 ,
b10100 N
b10100 W
b10000 -
b10000 O
b10000 S
b10000 X
1!
#40
0!
#45
b100 5
b100 8
b100 L
b101 4
b101 6
b101 T
b11111111111111111111111111111110 2
b11111111111111111111111111111110 A
b11111111111111111111111111111110 Z
01
b1 3
b1 C
b1 Q
b100000000 B
b10000000100 0
b10000000100 U
b10000000100 a
b10000000100 `
b101 +
b101 Y
b101 &
b101 V
b101 ^
b100 '
b100 ]
b11 (
b11 7
b11 \
b1010 )
b1010 [
b110011 .
b110011 P
b1000000010001010000001010110011 /
b1000000010001010000001010110011 R
b11000 ,
b11000 N
b11000 W
b10100 -
b10100 O
b10100 S
b10100 X
1!
#50
0!
#55
b110 5
b110 8
b110 L
b101 4
b101 6
b101 T
b101 2
b101 A
b101 Z
11
b0 3
b0 C
b0 Q
b0 B
b101 0
b101 U
b101 a
b101 `
b1010 +
b1010 Y
b11111111111111111111111111111110 &
b11111111111111111111111111111110 V
b11111111111111111111111111111110 ^
b101 '
b101 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b10100000000010100010011 /
b10100000000010100010011 R
b11100 ,
b11100 N
b11100 W
b11000 -
b11000 O
b11000 S
b11000 X
1!
#60
0!
#65
b11 2
b11 A
b11 Z
b11 4
b11 6
b11 T
b11 0
b11 U
b11 a
b11 `
b110 +
b110 Y
b10111 &
b10111 V
b10111 ^
b11 '
b11 ]
b1100000000001100010011 /
b1100000000001100010011 R
b100000 ,
b100000 N
b100000 W
b11100 -
b11100 O
b11100 S
b11100 X
1!
#70
0!
#75
b1 5
b1 8
b1 L
b11 4
b11 6
b11 T
b110 2
b110 A
b110 Z
01
b1 3
b1 C
b1 Q
b100 B
b110 0
b110 U
b110 a
b110 `
b111 +
b111 Y
b11 &
b11 V
b11 ^
b110 '
b110 ]
b101 (
b101 7
b101 \
b1010 )
b1010 [
b110011 .
b110011 P
b11001010100001110110011 /
b11001010100001110110011 R
b100100 ,
b100100 N
b100100 W
b100000 -
b100000 O
b100000 S
b100000 X
1!
#80
0!
#85
b110 5
b110 8
b110 L
b111 4
b111 6
b111 T
b111 2
b111 A
b111 Z
11
b0 3
b0 C
b0 Q
b0 B
b111 0
b111 U
b111 a
b111 `
b1010 +
b1010 Y
b110 &
b110 V
b110 ^
b111 '
b111 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b11100000000010100010011 /
b11100000000010100010011 R
b101000 ,
b101000 N
b101000 W
b100100 -
b100100 O
b100100 S
b100100 X
1!
#90
0!
#95
b10 2
b10 A
b10 Z
b10 4
b10 6
b10 T
b10 0
b10 U
b10 a
b10 `
b1000 +
b1000 Y
b1101 &
b1101 V
b1101 ^
b10 '
b10 ]
b1000000000010000010011 /
b1000000000010000010011 R
b101100 ,
b101100 N
b101100 W
b101000 -
b101000 O
b101000 S
b101000 X
1!
#100
0!
#105
b101 5
b101 8
b101 L
b10 4
b10 6
b10 T
b1110 2
b1110 A
b1110 Z
01
b1 3
b1 C
b1 Q
b1000 B
b101000 0
b101000 U
b101000 a
b101000 `
b1001 +
b1001 Y
b10 &
b10 V
b10 ^
b1000 '
b1000 ]
b111 (
b111 7
b111 \
b1010 )
b1010 [
b110011 .
b110011 P
b10100001010000010010110011 /
b10100001010000010010110011 R
b110000 ,
b110000 N
b110000 W
b101100 -
b101100 O
b101100 S
b101100 X
1!
#110
0!
#115
b110 5
b110 8
b110 L
b1001 4
b1001 6
b1001 T
b1001 2
b1001 A
b1001 Z
11
b0 3
b0 C
b0 Q
b0 B
b1001 0
b1001 U
b1001 a
b1001 `
b1010 +
b1010 Y
b1110 &
b1110 V
b1110 ^
b1001 '
b1001 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b100100000000010100010011 /
b100100000000010100010011 R
b110100 ,
b110100 N
b110100 W
b110000 -
b110000 O
b110000 S
b110000 X
1!
#120
0!
#125
b100 2
b100 A
b100 Z
b100 4
b100 6
b100 T
b100 0
b100 U
b100 a
b100 `
b1011 +
b1011 Y
b101 &
b101 V
b101 ^
b100 '
b100 ]
b10000000000010110010011 /
b10000000000010110010011 R
b111000 ,
b111000 N
b111000 W
b110100 -
b110100 O
b110100 S
b110100 X
1!
#130
0!
#135
b11 5
b11 8
b11 L
b100 4
b100 6
b100 T
b1101 2
b1101 A
b1101 Z
01
b1 3
b1 C
b1 Q
b1011 0
b1011 U
b1011 a
b1011 `
b1100 +
b1100 Y
b100 &
b100 V
b100 ^
b1011 '
b1011 ]
b1001 (
b1001 7
b1001 \
b1010 )
b1010 [
b110011 .
b110011 P
b101101010000011000110011 /
b101101010000011000110011 R
b111100 ,
b111100 N
b111100 W
b111000 -
b111000 O
b111000 S
b111000 X
1!
#140
0!
#145
b110 5
b110 8
b110 L
b1100 4
b1100 6
b1100 T
b1100 2
b1100 A
b1100 Z
11
b0 3
b0 C
b0 Q
b1100 0
b1100 U
b1100 a
b1100 `
b1010 +
b1010 Y
b1101 &
b1101 V
b1101 ^
b1100 '
b1100 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b110000000000010100010011 /
b110000000000010100010011 R
b1000000 ,
b1000000 N
b1000000 W
b111100 -
b111100 O
b111100 S
b111100 X
1!
#150
0!
#155
b111 5
b111 8
b111 L
b10000000001 4
b10000000001 6
b10000000001 T
b110 2
b110 A
b110 Z
b100000101 B
b10000000001 0
b10000000001 U
b10000000001 a
b10000000001 `
b1101 +
b1101 Y
b1010 &
b1010 V
b1010 ^
b1 '
b1 ]
b1100 (
b1100 7
b1100 \
b1010 )
b1010 [
b1000000000101010101011010010011 /
b1000000000101010101011010010011 R
b1000100 ,
b1000100 N
b1000100 W
b1000000 -
b1000000 O
b1000000 S
b1000000 X
1!
#160
0!
#165
b110 5
b110 8
b110 L
b1101 4
b1101 6
b1101 T
b1101 2
b1101 A
b1101 Z
b0 B
b1101 0
b1101 U
b1101 a
b1101 `
b1010 +
b1010 Y
b110 &
b110 V
b110 ^
b1101 '
b1101 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b110100000000010100010011 /
b110100000000010100010011 R
b1001000 ,
b1001000 N
b1001000 W
b1000100 -
b1000100 O
b1000100 S
b1000100 X
1!
#170
0!
#175
b111 2
b111 A
b111 Z
b111 4
b111 6
b111 T
b111 0
b111 U
b111 a
b111 `
b1110 +
b1110 Y
b111 '
b111 ]
b11100000000011100010011 /
b11100000000011100010011 R
b1001100 ,
b1001100 N
b1001100 W
b1001000 -
b1001000 O
b1001000 S
b1001000 X
1!
#180
0!
#185
b0 5
b0 8
b0 L
b111 4
b111 6
b111 T
b101 2
b101 A
b101 Z
01
b1 3
b1 C
b1 Q
b111 B
b1110 0
b1110 U
b1110 a
b1110 `
b1111 +
b1111 Y
b111 &
b111 V
b111 ^
b1110 '
b1110 ]
b1101 (
b1101 7
b1101 \
b1010 )
b1010 [
b110011 .
b110011 P
b111001010111011110110011 /
b111001010111011110110011 R
b1010000 ,
b1010000 N
b1010000 W
b1001100 -
b1001100 O
b1001100 S
b1001100 X
1!
#190
0!
#195
b110 5
b110 8
b110 L
b1111 4
b1111 6
b1111 T
b1111 2
b1111 A
b1111 Z
11
b0 3
b0 C
b0 Q
b0 B
b1111 0
b1111 U
b1111 a
b1111 `
b1010 +
b1010 Y
b101 &
b101 V
b101 ^
b1111 '
b1111 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b111100000000010100010011 /
b111100000000010100010011 R
b1010100 ,
b1010100 N
b1010100 W
b1010000 -
b1010000 O
b1010000 S
b1010000 X
1!
#200
0!
#205
b1000 2
b1000 A
b1000 Z
b1000 4
b1000 6
b1000 T
b1000 0
b1000 U
b1000 a
b1000 `
b10000 +
b10000 Y
b10 &
b10 V
b10 ^
b1000 '
b1000 ]
b100000000000100000010011 /
b100000000000100000010011 R
b1011000 ,
b1011000 N
b1011000 W
b1010100 -
b1010100 O
b1010100 S
b1010100 X
1!
#210
0!
#215
b100 5
b100 8
b100 L
b1000 4
b1000 6
b1000 T
b111 2
b111 A
b111 Z
01
b1 3
b1 C
b1 Q
b100000000 B
b10000010000 0
b10000010000 U
b10000010000 a
b10000010000 `
b10001 +
b10001 Y
b1000 &
b1000 V
b1000 ^
b10000 '
b10000 ]
b1111 (
b1111 7
b1111 \
b1010 )
b1010 [
b110011 .
b110011 P
b1000001000001010000100010110011 /
b1000001000001010000100010110011 R
b1011100 ,
b1011100 N
b1011100 W
b1011000 -
b1011000 O
b1011000 S
b1011000 X
1!
#220
0!
#225
b110 5
b110 8
b110 L
b10001 4
b10001 6
b10001 T
b10001 2
b10001 A
b10001 Z
11
b0 3
b0 C
b0 Q
b0 B
b10001 0
b10001 U
b10001 a
b10001 `
b1010 +
b1010 Y
b111 &
b111 V
b111 ^
b10001 '
b10001 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b1000100000000010100010011 /
b1000100000000010100010011 R
b1100000 ,
b1100000 N
b1100000 W
b1011100 -
b1011100 O
b1011100 S
b1011100 X
1!
#230
0!
#235
b10 2
b10 A
b10 Z
b10 4
b10 6
b10 T
b10 0
b10 U
b10 a
b10 `
b10010 +
b10010 Y
b1101 &
b1101 V
b1101 ^
b10 '
b10 ]
b1000000000100100010011 /
b1000000000100100010011 R
b1100100 ,
b1100100 N
b1100100 W
b1100000 -
b1100000 O
b1100000 S
b1100000 X
1!
#240
0!
#245
b10 5
b10 8
b10 L
b10 4
b10 6
b10 T
b1000100 2
b1000100 A
b1000100 Z
01
b1 3
b1 C
b1 Q
b1 B
b10010 0
b10010 U
b10010 a
b10010 `
b10011 +
b10011 Y
b10 &
b10 V
b10 ^
b10010 '
b10010 ]
b10001 (
b10001 7
b10001 \
b1010 )
b1010 [
b110011 .
b110011 P
b1001001010001100110110011 /
b1001001010001100110110011 R
b1101000 ,
b1101000 N
b1101000 W
b1100100 -
b1100100 O
b1100100 S
b1100100 X
1!
#250
0!
#255
b110 5
b110 8
b110 L
b10011 4
b10011 6
b10011 T
b10011 2
b10011 A
b10011 Z
11
b0 3
b0 C
b0 Q
b0 B
b10011 0
b10011 U
b10011 a
b10011 `
b1010 +
b1010 Y
b1000100 &
b1000100 V
b1000100 ^
b10011 '
b10011 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b1001100000000010100010011 /
b1001100000000010100010011 R
b1101100 ,
b1101100 N
b1101100 W
b1101000 -
b1101000 O
b1101000 S
b1101000 X
1!
#260
0!
#265
b110 2
b110 A
b110 Z
b110 4
b110 6
b110 T
b110 0
b110 U
b110 a
b110 `
b10100 +
b10100 Y
b11 &
b11 V
b11 ^
b110 '
b110 ]
b11000000000101000010011 /
b11000000000101000010011 R
b1110000 ,
b1110000 N
b1110000 W
b1101100 -
b1101100 O
b1101100 S
b1101100 X
1!
#270
0!
#275
b11 5
b11 8
b11 L
b110 4
b110 6
b110 T
b11001 2
b11001 A
b11001 Z
01
b1 3
b1 C
b1 Q
b10100 0
b10100 U
b10100 a
b10100 `
b10101 +
b10101 Y
b110 &
b110 V
b110 ^
b10100 '
b10100 ]
b10011 (
b10011 7
b10011 \
b1010 )
b1010 [
b110011 .
b110011 P
b1010001010000101010110011 /
b1010001010000101010110011 R
b1110100 ,
b1110100 N
b1110100 W
b1110000 -
b1110000 O
b1110000 S
b1110000 X
1!
#280
0!
#285
b110 5
b110 8
b110 L
b10101 4
b10101 6
b10101 T
b10101 2
b10101 A
b10101 Z
11
b0 3
b0 C
b0 Q
b10101 0
b10101 U
b10101 a
b10101 `
b1010 +
b1010 Y
b11001 &
b11001 V
b11001 ^
b10101 '
b10101 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b1010100000000010100010011 /
b1010100000000010100010011 R
b1111000 ,
b1111000 N
b1111000 W
b1110100 -
b1110100 O
b1110100 S
b1110100 X
1!
#290
0!
#295
b1 2
b1 A
b1 Z
b1 4
b1 6
b1 T
b1 0
b1 U
b1 a
b1 `
b10110 +
b10110 Y
b1010 &
b1010 V
b1010 ^
b1 '
b1 ]
b100000000101100010011 /
b100000000101100010011 R
b1111100 ,
b1111100 N
b1111100 W
b1111000 -
b1111000 O
b1111000 S
b1111000 X
1!
#300
0!
#305
b100 5
b100 8
b100 L
b1 4
b1 6
b1 T
b10100 2
b10100 A
b10100 Z
01
b1 3
b1 C
b1 Q
b100000000 B
b10000010110 0
b10000010110 U
b10000010110 a
b10000010110 `
b10111 +
b10111 Y
b1 &
b1 V
b1 ^
b10110 '
b10110 ]
b10101 (
b10101 7
b10101 \
b1010 )
b1010 [
b110011 .
b110011 P
b1000001011001010000101110110011 /
b1000001011001010000101110110011 R
b10000000 ,
b10000000 N
b10000000 W
b1111100 -
b1111100 O
b1111100 S
b1111100 X
1!
#310
0!
#315
b110 5
b110 8
b110 L
b10111 4
b10111 6
b10111 T
b10111 2
b10111 A
b10111 Z
11
b0 3
b0 C
b0 Q
b0 B
b10111 0
b10111 U
b10111 a
b10111 `
b1010 +
b1010 Y
b10100 &
b10100 V
b10100 ^
b10111 '
b10111 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b1011100000000010100010011 /
b1011100000000010100010011 R
b10000100 ,
b10000100 N
b10000100 W
b10000000 -
b10000000 O
b10000000 S
b10000000 X
1!
#320
0!
#325
b1100 2
b1100 A
b1100 Z
b1100 4
b1100 6
b1100 T
b1100 0
b1100 U
b1100 a
b1100 `
b11000 +
b11000 Y
b1101 &
b1101 V
b1101 ^
b1100 '
b1100 ]
b110000000000110000010011 /
b110000000000110000010011 R
b10001000 ,
b10001000 N
b10001000 W
b10000100 -
b10000100 O
b10000100 S
b10000100 X
1!
#330
0!
#335
b1 5
b1 8
b1 L
b1100 4
b1100 6
b1100 T
b11011 2
b11011 A
b11011 Z
01
b1 3
b1 C
b1 Q
b100 B
b11000 0
b11000 U
b11000 a
b11000 `
b11001 +
b11001 Y
b1100 &
b1100 V
b1100 ^
b11000 '
b11000 ]
b10111 (
b10111 7
b10111 \
b1010 )
b1010 [
b110011 .
b110011 P
b1100001010100110010110011 /
b1100001010100110010110011 R
b10001100 ,
b10001100 N
b10001100 W
b10001000 -
b10001000 O
b10001000 S
b10001000 X
1!
#340
0!
#345
b110 5
b110 8
b110 L
b11001 4
b11001 6
b11001 T
b11001 2
b11001 A
b11001 Z
11
b0 3
b0 C
b0 Q
b0 B
b11001 0
b11001 U
b11001 a
b11001 `
b1010 +
b1010 Y
b11011 &
b11011 V
b11011 ^
b11001 '
b11001 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b1100100000000010100010011 /
b1100100000000010100010011 R
b10010000 ,
b10010000 N
b10010000 W
b10001100 -
b10001100 O
b10001100 S
b10001100 X
1!
#350
0!
#355
b10 2
b10 A
b10 Z
b10 4
b10 6
b10 T
b10 0
b10 U
b10 a
b10 `
b11010 +
b11010 Y
b1101 &
b1101 V
b1101 ^
b10 '
b10 ]
b1000000000110100010011 /
b1000000000110100010011 R
b10010100 ,
b10010100 N
b10010100 W
b10010000 -
b10010000 O
b10010000 S
b10010000 X
1!
#360
0!
#365
b101 5
b101 8
b101 L
b10 4
b10 6
b10 T
b110010 2
b110010 A
b110010 Z
01
b1 3
b1 C
b1 Q
b1000 B
b111010 0
b111010 U
b111010 a
b111010 `
b11011 +
b11011 Y
b10 &
b10 V
b10 ^
b11010 '
b11010 ]
b11001 (
b11001 7
b11001 \
b1010 )
b1010 [
b110011 .
b110011 P
b11101001010000110110110011 /
b11101001010000110110110011 R
b10011000 ,
b10011000 N
b10011000 W
b10010100 -
b10010100 O
b10010100 S
b10010100 X
1!
#370
0!
#375
b110 5
b110 8
b110 L
b11011 4
b11011 6
b11011 T
b11011 2
b11011 A
b11011 Z
11
b0 3
b0 C
b0 Q
b0 B
b11011 0
b11011 U
b11011 a
b11011 `
b1010 +
b1010 Y
b110010 &
b110010 V
b110010 ^
b11011 '
b11011 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b1101100000000010100010011 /
b1101100000000010100010011 R
b10011100 ,
b10011100 N
b10011100 W
b10011000 -
b10011000 O
b10011000 S
b10011000 X
1!
#380
0!
#385
b1111 2
b1111 A
b1111 Z
b1111 4
b1111 6
b1111 T
b1111 0
b1111 U
b1111 a
b1111 `
b11100 +
b11100 Y
b101 &
b101 V
b101 ^
b1111 '
b1111 ]
b111100000000111000010011 /
b111100000000111000010011 R
b10100000 ,
b10100000 N
b10100000 W
b10011100 -
b10011100 O
b10011100 S
b10011100 X
1!
#390
0!
#395
b11 5
b11 8
b11 L
b1111 4
b1111 6
b1111 T
b101010 2
b101010 A
b101010 Z
01
b1 3
b1 C
b1 Q
b11100 0
b11100 U
b11100 a
b11100 `
b11101 +
b11101 Y
b1111 &
b1111 V
b1111 ^
b11100 '
b11100 ]
b11011 (
b11011 7
b11011 \
b1010 )
b1010 [
b110011 .
b110011 P
b1110001010000111010110011 /
b1110001010000111010110011 R
b10100100 ,
b10100100 N
b10100100 W
b10100000 -
b10100000 O
b10100000 S
b10100000 X
1!
#400
0!
#405
b110 5
b110 8
b110 L
b11101 4
b11101 6
b11101 T
b11101 2
b11101 A
b11101 Z
11
b0 3
b0 C
b0 Q
b11101 0
b11101 U
b11101 a
b11101 `
b1010 +
b1010 Y
b101010 &
b101010 V
b101010 ^
b11101 '
b11101 ]
b0 (
b0 7
b0 \
b0 )
b0 [
b10011 .
b10011 P
b1110100000000010100010011 /
b1110100000000010100010011 R
b10101000 ,
b10101000 N
b10101000 W
b10100100 -
b10100100 O
b10100100 S
b10100100 X
1!
#410
0!
#415
b0 2
b0 A
b0 Z
b0 4
b0 6
b0 T
0*
01
b0 0
b0 U
b0 a
b0 `
b0 +
b0 Y
b0 &
b0 V
b0 ^
b0 '
b0 ]
b0 .
b0 P
b0 /
b0 R
b10101100 ,
b10101100 N
b10101100 W
b10101000 -
b10101000 O
b10101000 S
b10101000 X
1!
#420
0!
