Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Power_Monitor_behav xil_defaultlib.Power_Monitor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [Z:/Users/hiqbal/FPGA_HWSW/FPGA_AES_Accelerator/Hacking_Time/Power_MonitorV2/Power_MonitorV2.srcs/sources_1/new/Power_Monitor.sv:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
