Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Aug 26 11:54:59 2021
| Host         : WD-SN850 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file ./results/post_route_utilization.rpt
| Design       : top
| Device       : xczu3egsfva625-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 42968 |     0 |          0 |     70560 | 60.90 |
|   LUT as Logic             | 32642 |     0 |          0 |     70560 | 46.26 |
|   LUT as Memory            | 10326 |     0 |          0 |     28800 | 35.85 |
|     LUT as Distributed RAM |    40 |     0 |            |           |       |
|     LUT as Shift Register  | 10286 |     0 |            |           |       |
| CLB Registers              | 55212 |     0 |          0 |    141120 | 39.12 |
|   Register as Flip Flop    | 55212 |     0 |          0 |    141120 | 39.12 |
|   Register as Latch        |     0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                     |     8 |     0 |          0 |      8820 |  0.09 |
| F7 Muxes                   |     3 |     0 |          0 |     35280 | <0.01 |
| F8 Muxes                   |     0 |     0 |          0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 74    |          Yes |         Set |            - |
| 55036 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  7256 |     0 |          0 |      8820 | 82.27 |
|   CLBL                                     |  3948 |     0 |            |           |       |
|   CLBM                                     |  3308 |     0 |            |           |       |
| LUT as Logic                               | 32642 |     0 |          0 |     70560 | 46.26 |
|   using O5 output only                     |    63 |       |            |           |       |
|   using O6 output only                     | 32187 |       |            |           |       |
|   using O5 and O6                          |   392 |       |            |           |       |
| LUT as Memory                              | 10326 |     0 |          0 |     28800 | 35.85 |
|   LUT as Distributed RAM                   |    40 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |    40 |       |            |           |       |
|   LUT as Shift Register                    | 10286 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   | 10286 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 55212 |     0 |          0 |    141120 | 39.12 |
|   Register driven from within the CLB      | 37618 |       |            |           |       |
|   Register driven from outside the CLB     | 17594 |       |            |           |       |
|     LUT in front of the register is unused |  9719 |       |            |           |       |
|     LUT in front of the register is used   |  7875 |       |            |           |       |
| Unique Control Sets                        |   117 |       |          0 |     17640 |  0.66 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   80 |     0 |          0 |       216 | 37.04 |
|   RAMB36/FIFO*    |   80 |     0 |          0 |       216 | 37.04 |
|     RAMB36E2 only |   80 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       432 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  160 |     0 |          0 |       360 | 44.44 |
|   DSP48E2 only |  160 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       180 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        72 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       196 |  1.53 |
|   BUFGCE             |    2 |     0 |          0 |        88 |  2.27 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         3 | 33.33 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 55036 |            Register |
| LUT1       | 30356 |                 CLB |
| SRLC32E    | 10275 |                 CLB |
| LUT6       |   916 |                 CLB |
| LUT4       |   463 |                 CLB |
| LUT3       |   457 |                 CLB |
| LUT5       |   434 |                 CLB |
| LUT2       |   408 |                 CLB |
| DSP48E2    |   160 |          Arithmetic |
| RAMB36E2   |    80 |            BLOCKRAM |
| FDSE       |    74 |            Register |
| RAMD32     |    70 |                 CLB |
| FDCE       |    69 |            Register |
| FDPE       |    33 |            Register |
| SRL16E     |    11 |                 CLB |
| RAMS32     |    10 |                 CLB |
| CARRY8     |     8 |                 CLB |
| MUXF7      |     3 |                 CLB |
| BUFGCE     |     2 |               Clock |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFG_PS    |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------+------+
|   Ref Name   | Used |
+--------------+------+
| srl32        |  160 |
| dsp_nop      |  160 |
| sp_bram      |   80 |
| clk_wiz_uzed |    1 |
+--------------+------+


