Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot smartnic_sim_func_synth xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.qdma_fifo_lut__parameterized1
Compiling module xil_defaultlib.qdma_fifo_lut__parameterized0
Compiling module xil_defaultlib.qdma_fifo_lut__parameterized2
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.axis_data_fifo_0__xpm_cdc_sync_r...
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module unisims_ver.RAMB18E2(CLOCK_DOMAINS="COMMON",...
Compiling module xil_defaultlib.axis_data_fifo_0__xpm_memory_bas...
Compiling module xil_defaultlib.axis_data_fifo_0__xpm_counter_up...
Compiling module xil_defaultlib.axis_data_fifo_0__xpm_counter_up...
Compiling module xil_defaultlib.axis_data_fifo_0__xpm_fifo_reg_b...
Compiling module xil_defaultlib.axis_data_fifo_0__xpm_counter_up...
Compiling module xil_defaultlib.axis_data_fifo_0__xpm_counter_up...
Compiling module xil_defaultlib.axis_data_fifo_0__xpm_counter_up...
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.axis_data_fifo_0__xpm_fifo_rst
Compiling module xil_defaultlib.axis_data_fifo_0__xpm_fifo_base
Compiling module xil_defaultlib.axis_data_fifo_0__xpm_fifo_axis
Compiling module xil_defaultlib.axis_data_fifo_0__axis_data_fifo...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.BufferFifoIP_512__xpm_cdc_sync_r...
Compiling module xil_defaultlib.BufferFifoIP_512__xpm_memory_bas...
Compiling module xil_defaultlib.BufferFifoIP_512__xpm_counter_up...
Compiling module xil_defaultlib.BufferFifoIP_512__xpm_counter_up...
Compiling module xil_defaultlib.BufferFifoIP_512__xpm_fifo_reg_b...
Compiling module xil_defaultlib.BufferFifoIP_512__xpm_counter_up...
Compiling module xil_defaultlib.BufferFifoIP_512__xpm_counter_up...
Compiling module xil_defaultlib.BufferFifoIP_512__xpm_counter_up...
Compiling module xil_defaultlib.BufferFifoIP_512__xpm_fifo_rst
Compiling module xil_defaultlib.BufferFifoIP_512__xpm_fifo_base
Compiling module xil_defaultlib.BufferFifoIP_512__xpm_fifo_axis
Compiling module xil_defaultlib.BufferFifoIP_512__axis_data_fifo...
Compiling module xil_defaultlib.BufferFifoIP_512
Compiling module xil_defaultlib.BufferFifoIP_128_xpm_cdc_sync_rs...
Compiling module unisims_ver.RAM64M8
Compiling module xil_defaultlib.BufferFifoIP_128_xpm_memory_base
Compiling module xil_defaultlib.BufferFifoIP_128_xpm_counter_upd...
Compiling module xil_defaultlib.BufferFifoIP_128_xpm_counter_upd...
Compiling module xil_defaultlib.BufferFifoIP_128_xpm_fifo_reg_bi...
Compiling module xil_defaultlib.BufferFifoIP_128_xpm_counter_upd...
Compiling module xil_defaultlib.BufferFifoIP_128_xpm_counter_upd...
Compiling module xil_defaultlib.BufferFifoIP_128_xpm_counter_upd...
Compiling module xil_defaultlib.BufferFifoIP_128_xpm_fifo_rst
Compiling module xil_defaultlib.BufferFifoIP_128_xpm_fifo_base
Compiling module xil_defaultlib.BufferFifoIP_128_xpm_fifo_axis
Compiling module xil_defaultlib.BufferFifoIP_128_axis_data_fifo_...
Compiling module xil_defaultlib.BufferFifoIP_128
Compiling module xil_defaultlib.RxBufferFifo2
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.ReduceAddSync_2
Compiling module xil_defaultlib.ReduceAddSync_1_3
Compiling module xil_defaultlib.ReduceAddSync_1_4
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxRSSHasher
Compiling module xil_defaultlib.RxStrMatcher
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxStrSearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.TxBufferFifo2
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.ReduceAddSync_1_0
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_func_synth
