|test
led[0] <= mux2:inst5.result
button[0] => add:inst3.add_sub
osc_clk => pll:inst1.inclk0


|test|mux2:inst5
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
data10 => sub_wire3[10].IN1
data11 => sub_wire3[11].IN1
data12 => sub_wire3[12].IN1
data13 => sub_wire3[13].IN1
data14 => sub_wire3[14].IN1
data15 => sub_wire3[15].IN1
data16 => sub_wire3[16].IN1
data17 => sub_wire3[17].IN1
data18 => sub_wire3[18].IN1
data19 => sub_wire3[19].IN1
data2 => sub_wire3[2].IN1
data20 => sub_wire3[20].IN1
data21 => sub_wire3[21].IN1
data22 => sub_wire3[22].IN1
data23 => sub_wire3[23].IN1
data24 => sub_wire3[24].IN1
data25 => sub_wire3[25].IN1
data26 => sub_wire3[26].IN1
data27 => sub_wire3[27].IN1
data28 => sub_wire3[28].IN1
data29 => sub_wire3[29].IN1
data3 => sub_wire3[3].IN1
data30 => sub_wire3[30].IN1
data31 => sub_wire3[31].IN1
data4 => sub_wire3[4].IN1
data5 => sub_wire3[5].IN1
data6 => sub_wire3[6].IN1
data7 => sub_wire3[7].IN1
data8 => sub_wire3[8].IN1
data9 => sub_wire3[9].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
sel[4] => sel[4].IN1
result <= lpm_mux:LPM_MUX_component.result


|test|mux2:inst5|lpm_mux:LPM_MUX_component
data[0][0] => mux_coc:auto_generated.data[0]
data[1][0] => mux_coc:auto_generated.data[1]
data[2][0] => mux_coc:auto_generated.data[2]
data[3][0] => mux_coc:auto_generated.data[3]
data[4][0] => mux_coc:auto_generated.data[4]
data[5][0] => mux_coc:auto_generated.data[5]
data[6][0] => mux_coc:auto_generated.data[6]
data[7][0] => mux_coc:auto_generated.data[7]
data[8][0] => mux_coc:auto_generated.data[8]
data[9][0] => mux_coc:auto_generated.data[9]
data[10][0] => mux_coc:auto_generated.data[10]
data[11][0] => mux_coc:auto_generated.data[11]
data[12][0] => mux_coc:auto_generated.data[12]
data[13][0] => mux_coc:auto_generated.data[13]
data[14][0] => mux_coc:auto_generated.data[14]
data[15][0] => mux_coc:auto_generated.data[15]
data[16][0] => mux_coc:auto_generated.data[16]
data[17][0] => mux_coc:auto_generated.data[17]
data[18][0] => mux_coc:auto_generated.data[18]
data[19][0] => mux_coc:auto_generated.data[19]
data[20][0] => mux_coc:auto_generated.data[20]
data[21][0] => mux_coc:auto_generated.data[21]
data[22][0] => mux_coc:auto_generated.data[22]
data[23][0] => mux_coc:auto_generated.data[23]
data[24][0] => mux_coc:auto_generated.data[24]
data[25][0] => mux_coc:auto_generated.data[25]
data[26][0] => mux_coc:auto_generated.data[26]
data[27][0] => mux_coc:auto_generated.data[27]
data[28][0] => mux_coc:auto_generated.data[28]
data[29][0] => mux_coc:auto_generated.data[29]
data[30][0] => mux_coc:auto_generated.data[30]
data[31][0] => mux_coc:auto_generated.data[31]
sel[0] => mux_coc:auto_generated.sel[0]
sel[1] => mux_coc:auto_generated.sel[1]
sel[2] => mux_coc:auto_generated.sel[2]
sel[3] => mux_coc:auto_generated.sel[3]
sel[4] => mux_coc:auto_generated.sel[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_coc:auto_generated.result[0]


|test|mux2:inst5|lpm_mux:LPM_MUX_component|mux_coc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|test|add:inst3
add_sub => add_sub.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result


|test|add:inst3|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_cng:auto_generated.dataa[0]
dataa[1] => add_sub_cng:auto_generated.dataa[1]
dataa[2] => add_sub_cng:auto_generated.dataa[2]
dataa[3] => add_sub_cng:auto_generated.dataa[3]
dataa[4] => add_sub_cng:auto_generated.dataa[4]
dataa[5] => add_sub_cng:auto_generated.dataa[5]
dataa[6] => add_sub_cng:auto_generated.dataa[6]
dataa[7] => add_sub_cng:auto_generated.dataa[7]
dataa[8] => add_sub_cng:auto_generated.dataa[8]
dataa[9] => add_sub_cng:auto_generated.dataa[9]
dataa[10] => add_sub_cng:auto_generated.dataa[10]
dataa[11] => add_sub_cng:auto_generated.dataa[11]
dataa[12] => add_sub_cng:auto_generated.dataa[12]
dataa[13] => add_sub_cng:auto_generated.dataa[13]
dataa[14] => add_sub_cng:auto_generated.dataa[14]
dataa[15] => add_sub_cng:auto_generated.dataa[15]
dataa[16] => add_sub_cng:auto_generated.dataa[16]
dataa[17] => add_sub_cng:auto_generated.dataa[17]
dataa[18] => add_sub_cng:auto_generated.dataa[18]
dataa[19] => add_sub_cng:auto_generated.dataa[19]
dataa[20] => add_sub_cng:auto_generated.dataa[20]
dataa[21] => add_sub_cng:auto_generated.dataa[21]
dataa[22] => add_sub_cng:auto_generated.dataa[22]
dataa[23] => add_sub_cng:auto_generated.dataa[23]
dataa[24] => add_sub_cng:auto_generated.dataa[24]
dataa[25] => add_sub_cng:auto_generated.dataa[25]
dataa[26] => add_sub_cng:auto_generated.dataa[26]
dataa[27] => add_sub_cng:auto_generated.dataa[27]
dataa[28] => add_sub_cng:auto_generated.dataa[28]
dataa[29] => add_sub_cng:auto_generated.dataa[29]
dataa[30] => add_sub_cng:auto_generated.dataa[30]
dataa[31] => add_sub_cng:auto_generated.dataa[31]
datab[0] => add_sub_cng:auto_generated.datab[0]
datab[1] => add_sub_cng:auto_generated.datab[1]
datab[2] => add_sub_cng:auto_generated.datab[2]
datab[3] => add_sub_cng:auto_generated.datab[3]
datab[4] => add_sub_cng:auto_generated.datab[4]
datab[5] => add_sub_cng:auto_generated.datab[5]
datab[6] => add_sub_cng:auto_generated.datab[6]
datab[7] => add_sub_cng:auto_generated.datab[7]
datab[8] => add_sub_cng:auto_generated.datab[8]
datab[9] => add_sub_cng:auto_generated.datab[9]
datab[10] => add_sub_cng:auto_generated.datab[10]
datab[11] => add_sub_cng:auto_generated.datab[11]
datab[12] => add_sub_cng:auto_generated.datab[12]
datab[13] => add_sub_cng:auto_generated.datab[13]
datab[14] => add_sub_cng:auto_generated.datab[14]
datab[15] => add_sub_cng:auto_generated.datab[15]
datab[16] => add_sub_cng:auto_generated.datab[16]
datab[17] => add_sub_cng:auto_generated.datab[17]
datab[18] => add_sub_cng:auto_generated.datab[18]
datab[19] => add_sub_cng:auto_generated.datab[19]
datab[20] => add_sub_cng:auto_generated.datab[20]
datab[21] => add_sub_cng:auto_generated.datab[21]
datab[22] => add_sub_cng:auto_generated.datab[22]
datab[23] => add_sub_cng:auto_generated.datab[23]
datab[24] => add_sub_cng:auto_generated.datab[24]
datab[25] => add_sub_cng:auto_generated.datab[25]
datab[26] => add_sub_cng:auto_generated.datab[26]
datab[27] => add_sub_cng:auto_generated.datab[27]
datab[28] => add_sub_cng:auto_generated.datab[28]
datab[29] => add_sub_cng:auto_generated.datab[29]
datab[30] => add_sub_cng:auto_generated.datab[30]
datab[31] => add_sub_cng:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => add_sub_cng:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cng:auto_generated.result[0]
result[1] <= add_sub_cng:auto_generated.result[1]
result[2] <= add_sub_cng:auto_generated.result[2]
result[3] <= add_sub_cng:auto_generated.result[3]
result[4] <= add_sub_cng:auto_generated.result[4]
result[5] <= add_sub_cng:auto_generated.result[5]
result[6] <= add_sub_cng:auto_generated.result[6]
result[7] <= add_sub_cng:auto_generated.result[7]
result[8] <= add_sub_cng:auto_generated.result[8]
result[9] <= add_sub_cng:auto_generated.result[9]
result[10] <= add_sub_cng:auto_generated.result[10]
result[11] <= add_sub_cng:auto_generated.result[11]
result[12] <= add_sub_cng:auto_generated.result[12]
result[13] <= add_sub_cng:auto_generated.result[13]
result[14] <= add_sub_cng:auto_generated.result[14]
result[15] <= add_sub_cng:auto_generated.result[15]
result[16] <= add_sub_cng:auto_generated.result[16]
result[17] <= add_sub_cng:auto_generated.result[17]
result[18] <= add_sub_cng:auto_generated.result[18]
result[19] <= add_sub_cng:auto_generated.result[19]
result[20] <= add_sub_cng:auto_generated.result[20]
result[21] <= add_sub_cng:auto_generated.result[21]
result[22] <= add_sub_cng:auto_generated.result[22]
result[23] <= add_sub_cng:auto_generated.result[23]
result[24] <= add_sub_cng:auto_generated.result[24]
result[25] <= add_sub_cng:auto_generated.result[25]
result[26] <= add_sub_cng:auto_generated.result[26]
result[27] <= add_sub_cng:auto_generated.result[27]
result[28] <= add_sub_cng:auto_generated.result[28]
result[29] <= add_sub_cng:auto_generated.result[29]
result[30] <= add_sub_cng:auto_generated.result[30]
result[31] <= add_sub_cng:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|test|add:inst3|lpm_add_sub:LPM_ADD_SUB_component|add_sub_cng:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
datab[27] => _.IN1
datab[28] => _.IN1
datab[29] => _.IN1
datab[30] => _.IN1
datab[31] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|test|const:inst2
result[0] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[1] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[2] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[3] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[4] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[5] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[6] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[7] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[8] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[9] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[10] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[11] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[12] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[13] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[14] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[15] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[16] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[17] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[18] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[19] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[20] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[21] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[22] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[23] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[24] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[25] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[26] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[27] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[28] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[29] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[30] <= const_lpm_constant_019:const_lpm_constant_019_component.result
result[31] <= const_lpm_constant_019:const_lpm_constant_019_component.result


|test|const:inst2|const_lpm_constant_019:const_lpm_constant_019_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|test|simple_counter:inst
clock => counter_out[0]~reg0.CLK
clock => counter_out[1]~reg0.CLK
clock => counter_out[2]~reg0.CLK
clock => counter_out[3]~reg0.CLK
clock => counter_out[4]~reg0.CLK
clock => counter_out[5]~reg0.CLK
clock => counter_out[6]~reg0.CLK
clock => counter_out[7]~reg0.CLK
clock => counter_out[8]~reg0.CLK
clock => counter_out[9]~reg0.CLK
clock => counter_out[10]~reg0.CLK
clock => counter_out[11]~reg0.CLK
clock => counter_out[12]~reg0.CLK
clock => counter_out[13]~reg0.CLK
clock => counter_out[14]~reg0.CLK
clock => counter_out[15]~reg0.CLK
clock => counter_out[16]~reg0.CLK
clock => counter_out[17]~reg0.CLK
clock => counter_out[18]~reg0.CLK
clock => counter_out[19]~reg0.CLK
clock => counter_out[20]~reg0.CLK
clock => counter_out[21]~reg0.CLK
clock => counter_out[22]~reg0.CLK
clock => counter_out[23]~reg0.CLK
clock => counter_out[24]~reg0.CLK
clock => counter_out[25]~reg0.CLK
clock => counter_out[26]~reg0.CLK
clock => counter_out[27]~reg0.CLK
clock => counter_out[28]~reg0.CLK
clock => counter_out[29]~reg0.CLK
clock => counter_out[30]~reg0.CLK
clock => counter_out[31]~reg0.CLK
counter_out[0] <= counter_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= counter_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= counter_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= counter_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= counter_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= counter_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= counter_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= counter_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= counter_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= counter_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= counter_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= counter_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= counter_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[13] <= counter_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[14] <= counter_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[15] <= counter_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[16] <= counter_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[17] <= counter_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[18] <= counter_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[19] <= counter_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[20] <= counter_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[21] <= counter_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[22] <= counter_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[23] <= counter_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[24] <= counter_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[25] <= counter_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[26] <= counter_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[27] <= counter_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[28] <= counter_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[29] <= counter_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[30] <= counter_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[31] <= counter_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|pll:inst1
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|test|pll:inst1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


