ncelab: 15.20-s035: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncelab	15.20-s035: Started on Dec 01, 2021 at 19:52:35 EST
ncelab
    -messages
    -access rwc
    -cdslib cds.lib
    -hdlvar hdl.var
    chip_test

ncelab: *W,ARCMRA: Elaborating the VHDL.CHIP_TEST:TEST, MRA (most recently analyzed) architecture.
	Elaborating the design hierarchy:
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):inverter_01) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):inverter_0) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):inverter_1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_0) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):inverter_2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):inverter_3) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):inverter_4) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_3) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_4) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_05) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rh_latch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_latch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):wh_latch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):wm_latch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_5) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_6) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_7) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):or_1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):inverter_5) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):or_2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_8) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):or_3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_9) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):or_4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_10) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):or_5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_11) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):or_05) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):or_6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux) with design unit (VHDL.MUX_8_BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit1) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit2) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit3) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit4) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit5) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit6) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit7) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit8) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):rm_mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_mux) with design unit (VHDL.MUX2_1_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_mux@mux2_1_8bit(structural):call1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_mux@mux2_1_8bit(structural):call2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_mux@mux2_1_8bit(structural):call3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_mux@mux2_1_8bit(structural):call4) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_mux@mux2_1_8bit(structural):call5) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_mux@mux2_1_8bit(structural):call6) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_mux@mux2_1_8bit(structural):call7) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_mux@mux2_1_8bit(structural):call8) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_data_mux) with design unit (VHDL.MUX2_1_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_data_mux@mux2_1_8bit(structural):call1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_data_mux@mux2_1_8bit(structural):call2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_data_mux@mux2_1_8bit(structural):call3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_data_mux@mux2_1_8bit(structural):call4) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_data_mux@mux2_1_8bit(structural):call5) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_data_mux@mux2_1_8bit(structural):call6) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_data_mux@mux2_1_8bit(structural):call7) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_data_mux@mux2_1_8bit(structural):call8) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):or_7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):or_8) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):or_9) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):inverter_6) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_12) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):and_13) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):or_10) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):start_mux) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_trangate1) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_trangate2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_trangate3) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_trangate4) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_trangate5) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_trangate6) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_trangate7) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_trangate8) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cpu_data_trangate1) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cpu_data_trangate2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cpu_data_trangate3) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cpu_data_trangate4) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cpu_data_trangate5) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cpu_data_trangate6) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cpu_data_trangate7) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cpu_data_trangate8) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):r_w_latch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_latch) with design unit (VHDL.DLATCH_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_latch@Dlatch_8bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_latch@Dlatch_8bit(structural):unit2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_latch@Dlatch_8bit(structural):unit3) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_latch@Dlatch_8bit(structural):unit4) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_latch@Dlatch_8bit(structural):unit5) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_latch@Dlatch_8bit(structural):unit6) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_latch@Dlatch_8bit(structural):unit7) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):addr_latch@Dlatch_8bit(structural):unit8) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):data_latch) with design unit (VHDL.DLATCH_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):data_latch@Dlatch_8bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):data_latch@Dlatch_8bit(structural):unit2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):data_latch@Dlatch_8bit(structural):unit3) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):data_latch@Dlatch_8bit(structural):unit4) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):data_latch@Dlatch_8bit(structural):unit5) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):data_latch@Dlatch_8bit(structural):unit6) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):data_latch@Dlatch_8bit(structural):unit7) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):data_latch@Dlatch_8bit(structural):unit8) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_latch) with design unit (VHDL.DLATCH_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_latch@Dlatch_8bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_latch@Dlatch_8bit(structural):unit2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_latch@Dlatch_8bit(structural):unit3) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_latch@Dlatch_8bit(structural):unit4) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_latch@Dlatch_8bit(structural):unit5) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_latch@Dlatch_8bit(structural):unit6) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_latch@Dlatch_8bit(structural):unit7) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):mem_addr_latch@Dlatch_8bit(structural):unit8) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):hit_miss_1) with design unit (VHDL.HIT_MISS:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1) with design unit (VHDL.STATE_MACHINE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1) with design unit (VHDL.COUNTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_8) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_9) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_10) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_11) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_12) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_13) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_14) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_15) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_16) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_17) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_18) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):or_19) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit1) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit1@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit1@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit1@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit1@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit1@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit1@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit2) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit2@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit2@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit2@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit2@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit2@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit2@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit3) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit3@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit3@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit3@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit3@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit3@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit3@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit4) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit4@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit4@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit4@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit4@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit4@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit4@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit5) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit5@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit5@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit5@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit5@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit5@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit5@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit6) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit6@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit6@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit6@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit6@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit6@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit6@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit7) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit7@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit7@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit7@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit7@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit7@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit7@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit8) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit8@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit8@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit8@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit8@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit8@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit8@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit9) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit9@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit9@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit9@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit9@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit9@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit9@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit10) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit10@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit10@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit10@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit10@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit10@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit10@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit11) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit11@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit11@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit11@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit11@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit11@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit11@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit12) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit12@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit12@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit12@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit12@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit12@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit12@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit13) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit13@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit13@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit13@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit13@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit13@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit13@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit14) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit14@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit14@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit14@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit14@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit14@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit14@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit15) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit15@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit15@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit15@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit15@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit15@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit15@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit16) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit16@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit16@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit16@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit16@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit16@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit16@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit17) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit17@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit17@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit17@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit17@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit17@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit17@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit18) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit18@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit18@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit18@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit18@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit18@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit18@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit19) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit19@dff(structural):inverter1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit19@dff(structural):inverter2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit19@dff(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit19@dff(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit19@dff(structural):Dlatch1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):counter_1@counter(structural):unit19@dff(structural):Dlatch2) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):encoder) with design unit (VHDL.ENCODER4_2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):or_1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):or_2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):or_3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):or_4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):and_3) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):and_4) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):mux) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):mux@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):mux@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):mux@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):inverter_1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):inverter_2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):state_machine_1@state_machine(structural):and_5) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1) with design unit (VHDL.CACHE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):and_0) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):write_decoder) with design unit (VHDL.DECODER3_8:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):and_3) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):and_4) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):and_5) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):and_6) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):and_7) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):and_8) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0) with design unit (VHDL.CACHE_BLOCK:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):and_0) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):write_decoder) with design unit (VHDL.DECODER2_4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):and_3) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):and_4) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux) with design unit (VHDL.MUX_8_BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit1) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit2) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit3) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit4) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit5) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit6) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit7) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit8) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block0@cache_block(structural):mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1) with design unit (VHDL.CACHE_BLOCK:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):and_0) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):write_decoder) with design unit (VHDL.DECODER2_4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):and_3) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):and_4) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux) with design unit (VHDL.MUX_8_BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit1) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit2) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit3) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit4) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit5) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit6) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit7) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit8) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block1@cache_block(structural):mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2) with design unit (VHDL.CACHE_BLOCK:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):and_0) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):write_decoder) with design unit (VHDL.DECODER2_4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):and_3) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):and_4) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux) with design unit (VHDL.MUX_8_BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit1) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit2) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit3) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit4) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit5) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit6) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit7) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit8) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block2@cache_block(structural):mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3) with design unit (VHDL.CACHE_BLOCK:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):and_0) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):write_decoder) with design unit (VHDL.DECODER2_4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):and_3) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):and_4) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux) with design unit (VHDL.MUX_8_BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit1) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit2) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit3) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit4) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit5) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit5@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit6) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit6@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit7) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit7@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit8) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block3@cache_block(structural):mux@mux_8_bit(structural):Unit8@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4) with design unit (VHDL.CACHE_BLOCK:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):and_0) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):write_decoder) with design unit (VHDL.DECODER2_4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):and_1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):and_2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):and_3) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):and_4) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit0@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit1@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit2@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3) with design unit (VHDL.CACHE_8BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_0@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_1@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_2@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_3@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_4@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_5@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_6@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7) with design unit (VHDL.CACHE_1BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit1) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):cache_8bit3@cache_8bit(structural):cache_1bit_7@cache_1bit(structural):unit2) with design unit (VHDL.TRAN_GATE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux) with design unit (VHDL.MUX_8_BIT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit1) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit1@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit2) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit2@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit3) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit3@mux_4_1(structural):Unit3) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit4) with design unit (VHDL.MUX_4_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit1) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):cache_1@cache(structural):cache_block4@cache_block(structural):mux@mux_8_bit(structural):Unit4@mux_4_1(structural):Unit2) with design unit (VHDL.MUX_2_1:STRUCTURAL).
ncelab: *W,MXWARN: Reached maximum warning limit for 'CUDEFB'(1000).
	Building instance specific data structures.
	Design hierarchy summary:
		              Instances  Unique
		Components:        1722      29
		Default bindings:  1719    1660
		Processes:         1322      55
		Signals:           1227     251
	Writing initial simulation snapshot: VHDL.CHIP_TEST:TEST
TOOL:	ncelab	15.20-s035: Exiting on Dec 01, 2021 at 19:52:35 EST  (total: 00:00:00)
