-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\Gaussian\DIPfilte_ip_src_RGB2RGBA.vhd
-- Created: 2021-04-25 06:11:50
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: DIPfilte_ip_src_RGB2RGBA
-- Source Path: Gaussian/DIPGauss/RGB2RGBA
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY DIPfilte_ip_src_RGB2RGBA IS
  PORT( Y                                 :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        RGB_out                           :   OUT   std_logic_vector(31 DOWNTO 0)  -- uint32
        );
END DIPfilte_ip_src_RGB2RGBA;


ARCHITECTURE rtl OF DIPfilte_ip_src_RGB2RGBA IS

  -- Signals
  SIGNAL Y_unsigned                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL RGB_out_tmp                      : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Y_1                              : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Rd                               : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Gr                               : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Bl                               : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL cast                             : unsigned(15 DOWNTO 0);  -- ufix16

BEGIN
  Y_unsigned <= unsigned(Y);

  -- 32'hAARRBBGG
  cast <= resize(Y_unsigned & '0', 16);
  
  Y_1 <= "11111111" WHEN cast(15 DOWNTO 8) /= "00000000" ELSE
      cast(7 DOWNTO 0);
  Rd <= Y_1;
  Gr <= Y_1;
  Bl <= Y_1;
  RGB_out_tmp <= "11111111" & (Rd & Gr & Bl);

  RGB_out <= std_logic_vector(RGB_out_tmp);

END rtl;

