// Seed: 2876945786
module module_0;
  logic [7:0] id_1;
  function id_2;
    output id_3;
    output id_4, id_6;
    $display(id_5);
  endfunction
  assign id_2 = id_2[1];
  reg id_7;
  module_2();
  assign id_1[1'b0] = id_3;
  always begin
    id_7 <= 1 - 1'b0 >> 1'd0;
  end
endmodule
module module_1 (
    input wand id_0
);
  assign id_2 = id_0;
  module_0();
endmodule
module module_2 ();
  uwire id_1;
  assign id_1 = (id_1) - 1 ^ id_1;
  assign id_1 = 1;
  wire id_2;
  wire id_4, id_5;
endmodule
