{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09886,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.0995,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00113744,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000286509,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.8513e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000286509,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 2.66,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 2,
	"finish__design__instance__area__class:timing_repair_buffer": 1.596,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 36.176,
	"finish__design__instance__count__class:multi_input_combinational_cell": 16,
	"finish__design__instance__area__class:multi_input_combinational_cell": 23.408,
	"finish__design__instance__count": 31,
	"finish__design__instance__area": 67.83,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.635968,
	"finish__clock__skew__setup": 0.000270551,
	"finish__clock__skew__hold": 0.000270551,
	"finish__timing__drv__max_slew_limit": 0.878362,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.838906,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 8.67006e-05,
	"finish__power__switching__total": 1.90516e-05,
	"finish__power__leakage__total": 1.26739e-06,
	"finish__power__total": 0.00010702,
	"finish__design__io": 5,
	"finish__design__die__area": 1434.89,
	"finish__design__core__area": 1250.2,
	"finish__design__instance__count": 81,
	"finish__design__instance__area": 81.13,
	"finish__design__instance__count__stdcell": 81,
	"finish__design__instance__area__stdcell": 81.13,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0648936,
	"finish__design__instance__utilization__stdcell": 0.0648936,
	"finish__design__rows": 25,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 25,
	"finish__design__sites": 4700,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4700,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}