[gold]
read_verilog -sv before.v cells.v
prep -top reg1
memory_map


[gate]
read_verilog -sv after.v cells.v
prep -top reg1
memory_map


[strategy basic]
use sat
depth 10


