#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Dec 20 01:21:12 2023
# Process ID: 3128
# Current directory: C:/Users/sam/fpga/Lab_Final_PL/lab_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29820 C:\Users\sam\fpga\Lab_Final_PL\lab_final\lab_final.xpr
# Log file: C:/Users/sam/fpga/Lab_Final_PL/lab_final/vivado.log
# Journal file: C:/Users/sam/fpga/Lab_Final_PL/lab_final\vivado.jou
# Running On: DESKTOP-I1JLICU, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 17111 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.xpr
update_module_reference NN_bd_NN_Top_0_0
update_compile_order -fileset sources_1
update_module_reference NN_bd_NN_Top_0_0
update_compile_order -fileset sources_1
regenerate_bd_layout
regenerate_bd_layout
update_compile_order -fileset sources_1
update_module_reference NN_bd_NN_Top_0_0
connect_bd_net [get_bd_ports ram_en_rtb] [get_bd_pins NN_Top_0/ram_en_rtb]
connect_bd_net [get_bd_ports ram_addr_rtb] [get_bd_pins NN_Top_0/ram_addr_rtb]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd] -top
update_module_reference NN_bd_NN_Top_0_0
open_bd_design {C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd}
generate_target Simulation [get_files C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd]
export_ip_user_files -of_objects [get_files C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd] -directory C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files -ipstatic_source_dir C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.cache/compile_simlib/modelsim} {questa=C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.cache/compile_simlib/questa} {riviera=C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.cache/compile_simlib/riviera} {activehdl=C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source NN_tb.tcl
run all
close_sim
