/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [13:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = celloutsig_0_35z ? celloutsig_0_24z : celloutsig_0_28z;
  assign celloutsig_1_17z = celloutsig_1_15z ? celloutsig_1_3z[0] : celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_17z ? celloutsig_1_15z : celloutsig_1_1z[11];
  assign celloutsig_1_19z = celloutsig_1_11z ? in_data[107] : celloutsig_1_2z;
  assign celloutsig_0_10z = in_data[18] ? celloutsig_0_0z : celloutsig_0_7z[2];
  assign celloutsig_0_6z = ~(celloutsig_0_1z | celloutsig_0_0z);
  assign celloutsig_0_54z = ~((celloutsig_0_14z[2] | celloutsig_0_24z) & celloutsig_0_40z);
  assign celloutsig_1_0z = ~((in_data[140] | in_data[175]) & in_data[158]);
  assign celloutsig_0_12z = ~((celloutsig_0_4z | celloutsig_0_0z) & celloutsig_0_4z);
  assign celloutsig_0_21z = ~((celloutsig_0_8z | celloutsig_0_16z) & celloutsig_0_0z);
  assign celloutsig_0_3z = ~((celloutsig_0_0z | in_data[53]) & in_data[4]);
  assign celloutsig_0_41z = celloutsig_0_22z | celloutsig_0_27z;
  assign celloutsig_0_9z = celloutsig_0_3z | celloutsig_0_8z;
  assign celloutsig_0_16z = celloutsig_0_3z | celloutsig_0_11z;
  assign celloutsig_0_28z = celloutsig_0_1z | celloutsig_0_2z;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_1_1z[11:8], celloutsig_1_4z, celloutsig_1_4z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 14'h0000;
    else _01_ <= { celloutsig_0_13z[10:7], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, in_data[4], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_7z[2:1], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z } / { 1'h1, celloutsig_0_5z[1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z } || { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[55] & ~(celloutsig_0_0z);
  assign celloutsig_1_1z = in_data[158:141] % { 1'h1, in_data[171:156], celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_13z[10:4] % { 1'h1, celloutsig_0_7z[2:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_5z = { in_data[12], celloutsig_0_2z, celloutsig_0_4z } * { in_data[75:74], celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[117:102], celloutsig_1_0z } * in_data[122:106];
  assign celloutsig_1_10z = { celloutsig_1_3z[14:1], celloutsig_1_5z, celloutsig_1_2z } * celloutsig_1_1z[15:0];
  assign celloutsig_1_13z = { in_data[161], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_4z } * { celloutsig_1_10z[5], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_31z = { celloutsig_0_14z[3:0], celloutsig_0_1z, celloutsig_0_3z } * { _01_[2], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_21z };
  assign celloutsig_1_7z = { celloutsig_1_1z[11], celloutsig_1_4z, celloutsig_1_4z } != { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_7z[1:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } != { celloutsig_0_5z[1], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_1_2z = & celloutsig_1_1z;
  assign celloutsig_1_15z = & { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_0z = ^ in_data[26:6];
  assign celloutsig_0_4z = ^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_55z = ^ { celloutsig_0_31z[5:3], celloutsig_0_46z };
  assign celloutsig_1_8z = ^ celloutsig_1_3z[3:1];
  assign celloutsig_1_11z = ^ { _00_, celloutsig_1_4z, celloutsig_1_4z, _00_ };
  assign celloutsig_1_12z = ^ { celloutsig_1_1z[13:4], _00_ };
  assign celloutsig_0_1z = ^ in_data[80:75];
  assign celloutsig_0_22z = ^ { celloutsig_0_13z[11:10], celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_24z = ^ { _01_[2:1], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_8z };
  assign celloutsig_0_27z = ^ celloutsig_0_7z;
  assign celloutsig_0_46z = { celloutsig_0_41z, celloutsig_0_35z, celloutsig_0_28z } ~^ { celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_40z };
  assign celloutsig_0_35z = ~((celloutsig_0_16z & celloutsig_0_0z) | celloutsig_0_5z[1]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[15] & celloutsig_1_1z[13]) | (in_data[109] & celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_1z[16] & celloutsig_1_4z) | (celloutsig_1_2z & celloutsig_1_4z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
