# do cpu_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/aug/intelFPGA/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/cpu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:57 on Nov 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/cpu_top.v 
# -- Compiling module cpu_top
# 
# Top level modules:
# 	cpu_top
# End time: 14:19:57 on Nov 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/BancoRegistrador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:57 on Nov 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/BancoRegistrador.v 
# -- Compiling module BancoRegistrador
# 
# Top level modules:
# 	BancoRegistrador
# End time: 14:19:57 on Nov 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:57 on Nov 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:19:57 on Nov 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/Controle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:57 on Nov 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/Controle.v 
# -- Compiling module Controle
# 
# Top level modules:
# 	Controle
# End time: 14:19:57 on Nov 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/Rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:57 on Nov 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/Rom.v 
# -- Compiling module Rom
# 
# Top level modules:
# 	Rom
# End time: 14:19:57 on Nov 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/Ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:57 on Nov 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/Ram.v 
# -- Compiling module Ram
# 
# Top level modules:
# 	Ram
# End time: 14:19:57 on Nov 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:57 on Nov 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 14:19:57 on Nov 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/SomadorPC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:57 on Nov 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/SomadorPC.v 
# -- Compiling module SomadorPC
# 
# Top level modules:
# 	SomadorPC
# End time: 14:19:57 on Nov 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/Mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:57 on Nov 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/Mux2x1.v 
# -- Compiling module Mux2x1
# 
# Top level modules:
# 	Mux2x1
# End time: 14:19:57 on Nov 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work /home/aug/Documents/projeto_final_cepedi/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:05 on Nov 16,2025
# vlog -reportprogress 300 -work work /home/aug/Documents/projeto_final_cepedi/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:20:05 on Nov 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 14:20:10 on Nov 16,2025
# Loading work.testbench
# Loading work.cpu_top
# Loading work.ProgramCounter
# Loading work.SomadorPC
# Loading work.Rom
# Loading work.Controle
# Loading work.BancoRegistrador
# Loading work.Mux2x1
# Loading work.ALU
# Loading work.Ram
add wave -position insertpoint sim:/testbench/cpu/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Note: $finish    : /home/aug/Documents/projeto_final_cepedi/testbench.v(28)
#    Time: 560 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at /home/aug/Documents/projeto_final_cepedi/testbench.v line 28
# End time: 14:49:13 on Nov 16,2025, Elapsed time: 0:29:03
# Errors: 0, Warnings: 7
