# ELL201

This project solves and simulates a Gray Code Counter, Synchronous Ring Counter using D Flip Flop and Sequence Generator for a specific FSM. Verilog Simulation is done.  
