#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5fe9a84cc4b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5fe9a8531bb0 .scope module, "tb" "tb" 3 6;
 .timescale -9 -12;
P_0x5fe9a84cbcf0 .param/real "HALF_PERIOD_NS" 1 3 13, Cr<m5000000000000000gfc4>; value=5.00000
P_0x5fe9a84cbd30 .param/l "T" 1 3 31, +C4<00000000000000000000001101100100>;
P_0x5fe9a84cbd70 .param/l "TB_BAUD_RATE" 0 3 10, +C4<00000000000000011100001000000000>;
P_0x5fe9a84cbdb0 .param/l "TB_CLK_FREQ" 0 3 9, +C4<00000101111101011110000100000000>;
P_0x5fe9a84cbdf0 .param/l "TB_DATA_WIDTH" 0 3 8, +C4<00000000000000000000000000001000>;
P_0x5fe9a84cbe30 .param/l "TB_DEPTH" 0 3 11, +C4<00000000000000000000010000000000>;
v0x5fe9a856a020_0 .var/i "c", 31 0;
v0x5fe9a856a120_0 .var "clk", 0 0;
v0x5fe9a856a2f0_0 .var/i "j", 31 0;
v0x5fe9a856a390_0 .var/i "k", 31 0;
v0x5fe9a856a470_0 .var/i "k_data", 31 0;
v0x5fe9a856a5a0_0 .var "r_en", 0 0;
v0x5fe9a856a640_0 .var "read_clk_async", 0 0;
v0x5fe9a856a6e0_0 .var "rst", 0 0;
v0x5fe9a856a890_0 .var "rx", 0 0;
S_0x5fe9a8522520 .scope module, "DUT" "top" 3 29, 4 6 0, S_0x5fe9a8531bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "tb_clk";
    .port_info 1 /INPUT 1 "tb_rst";
    .port_info 2 /INPUT 1 "tb_rx";
    .port_info 3 /INPUT 1 "async_r_en";
    .port_info 4 /INPUT 1 "read_clk_async";
P_0x5fe9a85318c0 .param/l "TB_BAUD_RATE" 0 4 8, +C4<00000000000000011100001000000000>;
P_0x5fe9a8531900 .param/l "TB_CLK_FREQ" 0 4 7, +C4<00000101111101011110000100000000>;
P_0x5fe9a8531940 .param/l "TB_DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000001000>;
P_0x5fe9a8531980 .param/l "TB_DEPTH" 0 4 9, +C4<00000000000000000000010000000000>;
P_0x5fe9a85319c0 .param/l "TB_WORD_WIDTH" 0 4 10, +C4<00000000000000000000000100000000>;
L_0x5fe9a8538f30 .functor AND 1, v0x5fe9a8566dc0_0, L_0x5fe9a856a930, C4<1>, C4<1>;
v0x5fe9a8568b40_0 .net *"_ivl_1", 0 0, L_0x5fe9a856a930;  1 drivers
v0x5fe9a8568c20_0 .net *"_ivl_3", 0 0, L_0x5fe9a8538f30;  1 drivers
L_0x7a8e83b57018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8568ce0_0 .net/2u *"_ivl_4", 0 0, L_0x7a8e83b57018;  1 drivers
L_0x7a8e83b57060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8568dd0_0 .net/2u *"_ivl_6", 0 0, L_0x7a8e83b57060;  1 drivers
v0x5fe9a8568eb0_0 .net "async_empty", 0 0, L_0x5fe9a856bbe0;  1 drivers
v0x5fe9a8568f50_0 .net "async_out", 255 0, v0x5fe9a85328c0_0;  1 drivers
v0x5fe9a8569040_0 .net "async_r_en", 0 0, v0x5fe9a856a5a0_0;  1 drivers
v0x5fe9a85690e0_0 .net "packer_ren", 0 0, L_0x5fe9a856b810;  1 drivers
v0x5fe9a85691d0_0 .net "read_clk_async", 0 0, v0x5fe9a856a640_0;  1 drivers
v0x5fe9a8569300_0 .net "rx_done", 0 0, v0x5fe9a8566dc0_0;  1 drivers
v0x5fe9a85693a0_0 .net "rx_result", 7 0, v0x5fe9a85670a0_0;  1 drivers
v0x5fe9a8569440_0 .net "sync_empty", 0 0, L_0x5fe9a856aef0;  1 drivers
v0x5fe9a85694e0_0 .net "sync_full", 0 0, L_0x5fe9a85327a0;  1 drivers
v0x5fe9a8569580_0 .net "sync_out", 7 0, v0x5fe9a85680c0_0;  1 drivers
v0x5fe9a8569670_0 .net "tb_clk", 0 0, v0x5fe9a856a120_0;  1 drivers
v0x5fe9a8569710_0 .net "tb_rst", 0 0, v0x5fe9a856a6e0_0;  1 drivers
v0x5fe9a85697b0_0 .net "tb_rx", 0 0, v0x5fe9a856a890_0;  1 drivers
v0x5fe9a8569960_0 .net "tb_wen", 0 0, L_0x5fe9a856aa90;  1 drivers
v0x5fe9a8569a00_0 .net "word_full", 0 0, L_0x5fe9a856bae0;  1 drivers
v0x5fe9a8569af0_0 .net "word_out", 255 0, v0x5fe9a8566270_0;  1 drivers
v0x5fe9a8569b90_0 .net "word_packed_done", 0 0, v0x5fe9a8566410_0;  1 drivers
L_0x5fe9a856a930 .reduce/nor L_0x5fe9a85327a0;
L_0x5fe9a856aa90 .functor MUXZ 1, L_0x7a8e83b57060, L_0x7a8e83b57018, L_0x5fe9a8538f30, C4<>;
S_0x5fe9a8529d90 .scope module, "ASYNC_DUT" "async_top" 4 45, 5 6 0, S_0x5fe9a8522520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst";
    .port_info 2 /INPUT 1 "rclk";
    .port_info 3 /INPUT 1 "rrst";
    .port_info 4 /INPUT 1 "w_en";
    .port_info 5 /INPUT 1 "r_en";
    .port_info 6 /INPUT 256 "data_in";
    .port_info 7 /OUTPUT 256 "data_out";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
    .port_info 10 /OUTPUT 1 "debug_full";
P_0x5fe9a8539050 .param/l "DATA_WIDTH" 0 5 6, +C4<00000000000000000000000100000000>;
P_0x5fe9a8539090 .param/l "DEPTH" 0 5 6, +C4<00000000000000000000010000000000>;
P_0x5fe9a85390d0 .param/l "PTR_WIDTH" 1 5 15, +C4<00000000000000000000000000001010>;
L_0x5fe9a856bae0 .functor BUFZ 1, v0x5fe9a8563df0_0, C4<0>, C4<0>, C4<0>;
L_0x5fe9a856bbe0 .functor BUFZ 1, v0x5fe9a85612f0_0, C4<0>, C4<0>, C4<0>;
v0x5fe9a85644f0_0 .net "b_rptr", 10 0, v0x5fe9a8561170_0;  1 drivers
v0x5fe9a85645d0_0 .net "b_wptr", 10 0, v0x5fe9a8563b60_0;  1 drivers
v0x5fe9a85646e0_0 .net "data_in", 255 0, v0x5fe9a8566270_0;  alias, 1 drivers
v0x5fe9a8564780_0 .net "data_out", 255 0, v0x5fe9a85328c0_0;  alias, 1 drivers
v0x5fe9a8564820_0 .net "debug_full", 0 0, L_0x5fe9a857cad0;  1 drivers
v0x5fe9a8564910_0 .net "empty", 0 0, L_0x5fe9a856bbe0;  alias, 1 drivers
v0x5fe9a85649b0_0 .net "full", 0 0, L_0x5fe9a856bae0;  alias, 1 drivers
v0x5fe9a8564a50_0 .net "g_rptr", 10 0, v0x5fe9a8561390_0;  1 drivers
v0x5fe9a8564b60_0 .net "g_rptr_sync", 10 0, v0x5fe9a8561e40_0;  1 drivers
v0x5fe9a8564c20_0 .net "g_wptr", 10 0, v0x5fe9a8563f60_0;  1 drivers
v0x5fe9a8564d30_0 .net "g_wptr_sync", 10 0, v0x5fe9a8562610_0;  1 drivers
v0x5fe9a8564e40_0 .net "r_en", 0 0, v0x5fe9a856a5a0_0;  alias, 1 drivers
v0x5fe9a8564f30_0 .net "rclk", 0 0, v0x5fe9a856a640_0;  alias, 1 drivers
v0x5fe9a8564fd0_0 .net "rrst", 0 0, v0x5fe9a856a6e0_0;  alias, 1 drivers
v0x5fe9a8565070_0 .net "w_en", 0 0, v0x5fe9a8566410_0;  alias, 1 drivers
v0x5fe9a8565110_0 .net "wclk", 0 0, v0x5fe9a856a120_0;  alias, 1 drivers
v0x5fe9a85651b0_0 .net "wire_empty", 0 0, v0x5fe9a85612f0_0;  1 drivers
v0x5fe9a85653b0_0 .net "wire_full", 0 0, v0x5fe9a8563df0_0;  1 drivers
v0x5fe9a85654a0_0 .net "wrst", 0 0, v0x5fe9a856a6e0_0;  alias, 1 drivers
S_0x5fe9a852e1d0 .scope module, "mem" "memory" 5 33, 6 1 0, S_0x5fe9a8529d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "wclk";
    .port_info 2 /INPUT 1 "w_en";
    .port_info 3 /INPUT 1 "r_en";
    .port_info 4 /INPUT 1 "full";
    .port_info 5 /INPUT 1 "empty";
    .port_info 6 /INPUT 11 "b_wptr";
    .port_info 7 /INPUT 11 "b_rptr";
    .port_info 8 /INPUT 256 "data_in";
    .port_info 9 /OUTPUT 256 "data_out";
P_0x5fe9a85310b0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000100000000>;
P_0x5fe9a85310f0 .param/l "DEPTH" 0 6 1, +C4<00000000000000000000010000000000>;
P_0x5fe9a8531130 .param/l "PTR_WIDTH" 0 6 1, +C4<00000000000000000000000000001010>;
v0x5fe9a8539150_0 .net "b_rptr", 10 0, v0x5fe9a8561170_0;  alias, 1 drivers
v0x5fe9a85397a0_0 .net "b_wptr", 10 0, v0x5fe9a8563b60_0;  alias, 1 drivers
v0x5fe9a8539870_0 .net "data_in", 255 0, v0x5fe9a8566270_0;  alias, 1 drivers
v0x5fe9a85328c0_0 .var "data_out", 255 0;
v0x5fe9a85329c0_0 .net "empty", 0 0, v0x5fe9a85612f0_0;  alias, 1 drivers
v0x5fe9a853de90_0 .net "full", 0 0, v0x5fe9a8563df0_0;  alias, 1 drivers
v0x5fe9a853df90 .array "mem", 1023 0, 255 0;
v0x5fe9a855ff70_0 .net "r_en", 0 0, v0x5fe9a856a5a0_0;  alias, 1 drivers
v0x5fe9a8560030_0 .net "rclk", 0 0, v0x5fe9a856a640_0;  alias, 1 drivers
v0x5fe9a85600f0_0 .net "w_en", 0 0, v0x5fe9a8566410_0;  alias, 1 drivers
v0x5fe9a85601b0_0 .net "wclk", 0 0, v0x5fe9a856a120_0;  alias, 1 drivers
E_0x5fe9a84ff300 .event posedge, v0x5fe9a85601b0_0;
E_0x5fe9a8502920 .event posedge, v0x5fe9a8560030_0;
S_0x5fe9a8560410 .scope module, "rptr_h" "rptr_handler" 5 32, 7 1 0, S_0x5fe9a8529d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst";
    .port_info 2 /INPUT 1 "r_en";
    .port_info 3 /INPUT 11 "g_wptr_sync";
    .port_info 4 /OUTPUT 11 "b_rptr";
    .port_info 5 /OUTPUT 11 "g_rptr";
    .port_info 6 /OUTPUT 1 "empty";
P_0x5fe9a84e6ab0 .param/l "PTR_WIDTH" 0 7 1, +C4<00000000000000000000000000001010>;
L_0x5fe9a857cf20 .functor AND 11, L_0x5fe9a857cc10, L_0x5fe9a857ce30, C4<11111111111>, C4<11111111111>;
L_0x5fe9a857d0d0 .functor XOR 11, L_0x5fe9a857d2b0, L_0x5fe9a857d030, C4<00000000000>, C4<00000000000>;
v0x5fe9a85606e0_0 .net *"_ivl_0", 10 0, L_0x5fe9a857cc10;  1 drivers
v0x5fe9a85607e0_0 .net *"_ivl_10", 10 0, L_0x5fe9a857cf20;  1 drivers
v0x5fe9a85608c0_0 .net *"_ivl_14", 10 0, L_0x5fe9a857d2b0;  1 drivers
v0x5fe9a8560980_0 .net *"_ivl_16", 9 0, L_0x5fe9a857d1c0;  1 drivers
L_0x7a8e83b57378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8560a60_0 .net *"_ivl_18", 0 0, L_0x7a8e83b57378;  1 drivers
v0x5fe9a8560b90_0 .net *"_ivl_22", 0 0, L_0x5fe9a857d480;  1 drivers
L_0x7a8e83b573c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8560c50_0 .net/2u *"_ivl_24", 0 0, L_0x7a8e83b573c0;  1 drivers
L_0x7a8e83b57408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8560d30_0 .net/2u *"_ivl_26", 0 0, L_0x7a8e83b57408;  1 drivers
L_0x7a8e83b572e8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8560e10_0 .net *"_ivl_3", 9 0, L_0x7a8e83b572e8;  1 drivers
v0x5fe9a8560ef0_0 .net *"_ivl_5", 0 0, L_0x5fe9a857cd00;  1 drivers
v0x5fe9a8560fb0_0 .net *"_ivl_6", 10 0, L_0x5fe9a857ce30;  1 drivers
L_0x7a8e83b57330 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8561090_0 .net *"_ivl_9", 9 0, L_0x7a8e83b57330;  1 drivers
v0x5fe9a8561170_0 .var "b_rptr", 10 0;
v0x5fe9a8561230_0 .net "b_rptr_next", 10 0, L_0x5fe9a857d030;  1 drivers
v0x5fe9a85612f0_0 .var "empty", 0 0;
v0x5fe9a8561390_0 .var "g_rptr", 10 0;
v0x5fe9a8561450_0 .net "g_rptr_next", 10 0, L_0x5fe9a857d0d0;  1 drivers
v0x5fe9a8561530_0 .net "g_wptr_sync", 10 0, v0x5fe9a8562610_0;  alias, 1 drivers
v0x5fe9a8561610_0 .net "r_en", 0 0, v0x5fe9a856a5a0_0;  alias, 1 drivers
v0x5fe9a85616b0_0 .net "rclk", 0 0, v0x5fe9a856a640_0;  alias, 1 drivers
v0x5fe9a8561780_0 .net "rempty", 0 0, L_0x5fe9a857d570;  1 drivers
v0x5fe9a8561820_0 .net "rrst", 0 0, v0x5fe9a856a6e0_0;  alias, 1 drivers
E_0x5fe9a84ff5b0/0 .event negedge, v0x5fe9a8561820_0;
E_0x5fe9a84ff5b0/1 .event posedge, v0x5fe9a8560030_0;
E_0x5fe9a84ff5b0 .event/or E_0x5fe9a84ff5b0/0, E_0x5fe9a84ff5b0/1;
L_0x5fe9a857cc10 .concat [ 1 10 0 0], v0x5fe9a856a5a0_0, L_0x7a8e83b572e8;
L_0x5fe9a857cd00 .reduce/nor v0x5fe9a85612f0_0;
L_0x5fe9a857ce30 .concat [ 1 10 0 0], L_0x5fe9a857cd00, L_0x7a8e83b57330;
L_0x5fe9a857d030 .arith/sum 11, v0x5fe9a8561170_0, L_0x5fe9a857cf20;
L_0x5fe9a857d1c0 .part L_0x5fe9a857d030, 1, 10;
L_0x5fe9a857d2b0 .concat [ 10 1 0 0], L_0x5fe9a857d1c0, L_0x7a8e83b57378;
L_0x5fe9a857d480 .cmp/eq 11, v0x5fe9a8562610_0, L_0x5fe9a857d0d0;
L_0x5fe9a857d570 .functor MUXZ 1, L_0x7a8e83b57408, L_0x7a8e83b573c0, L_0x5fe9a857d480, C4<>;
S_0x5fe9a85619a0 .scope module, "sync_rptr" "sync" 5 29, 8 1 0, S_0x5fe9a8529d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 11 "data_in";
    .port_info 3 /OUTPUT 11 "data_out";
P_0x5fe9a8561b60 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001010>;
v0x5fe9a8561c80_0 .net "clk", 0 0, v0x5fe9a856a120_0;  alias, 1 drivers
v0x5fe9a8561d70_0 .net "data_in", 10 0, v0x5fe9a8561390_0;  alias, 1 drivers
v0x5fe9a8561e40_0 .var "data_out", 10 0;
v0x5fe9a8561f10_0 .var "q", 10 0;
v0x5fe9a8561ff0_0 .net "rst", 0 0, v0x5fe9a856a6e0_0;  alias, 1 drivers
E_0x5fe9a8502560/0 .event negedge, v0x5fe9a8561820_0;
E_0x5fe9a8502560/1 .event posedge, v0x5fe9a85601b0_0;
E_0x5fe9a8502560 .event/or E_0x5fe9a8502560/0, E_0x5fe9a8502560/1;
S_0x5fe9a8562170 .scope module, "sync_wptr" "sync" 5 28, 8 1 0, S_0x5fe9a8529d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 11 "data_in";
    .port_info 3 /OUTPUT 11 "data_out";
P_0x5fe9a8562350 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001010>;
v0x5fe9a8562420_0 .net "clk", 0 0, v0x5fe9a856a640_0;  alias, 1 drivers
v0x5fe9a8562530_0 .net "data_in", 10 0, v0x5fe9a8563f60_0;  alias, 1 drivers
v0x5fe9a8562610_0 .var "data_out", 10 0;
v0x5fe9a85626e0_0 .var "q", 10 0;
v0x5fe9a85627a0_0 .net "rst", 0 0, v0x5fe9a856a6e0_0;  alias, 1 drivers
S_0x5fe9a8562960 .scope module, "wptr_h" "wptr_handler" 5 31, 9 1 0, S_0x5fe9a8529d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst";
    .port_info 2 /INPUT 1 "w_en";
    .port_info 3 /INPUT 11 "g_rptr_sync";
    .port_info 4 /OUTPUT 11 "b_wptr";
    .port_info 5 /OUTPUT 11 "g_wptr";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "wfull";
P_0x5fe9a8562b90 .param/l "PTR_WIDTH" 0 9 1, +C4<00000000000000000000000000001010>;
L_0x5fe9a857bf70 .functor AND 11, L_0x5fe9a856bc50, L_0x5fe9a857be80, C4<11111111111>, C4<11111111111>;
L_0x5fe9a857c120 .functor XOR 11, L_0x5fe9a857c300, L_0x5fe9a857c080, C4<00000000000>, C4<00000000000>;
L_0x5fe9a857c570 .functor NOT 2, L_0x5fe9a857c4d0, C4<00>, C4<00>, C4<00>;
v0x5fe9a8562d50_0 .net *"_ivl_0", 10 0, L_0x5fe9a856bc50;  1 drivers
v0x5fe9a8562e50_0 .net *"_ivl_10", 10 0, L_0x5fe9a857bf70;  1 drivers
v0x5fe9a8562f30_0 .net *"_ivl_14", 10 0, L_0x5fe9a857c300;  1 drivers
v0x5fe9a8562ff0_0 .net *"_ivl_16", 9 0, L_0x5fe9a857c210;  1 drivers
L_0x7a8e83b57210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fe9a85630d0_0 .net *"_ivl_18", 0 0, L_0x7a8e83b57210;  1 drivers
v0x5fe9a8563200_0 .net *"_ivl_23", 1 0, L_0x5fe9a857c4d0;  1 drivers
v0x5fe9a85632e0_0 .net *"_ivl_24", 1 0, L_0x5fe9a857c570;  1 drivers
v0x5fe9a85633c0_0 .net *"_ivl_27", 8 0, L_0x5fe9a857c630;  1 drivers
v0x5fe9a85634a0_0 .net *"_ivl_28", 10 0, L_0x5fe9a857c7b0;  1 drivers
L_0x7a8e83b57180 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8563580_0 .net *"_ivl_3", 9 0, L_0x7a8e83b57180;  1 drivers
v0x5fe9a8563660_0 .net *"_ivl_30", 0 0, L_0x5fe9a857c8a0;  1 drivers
L_0x7a8e83b57258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8563720_0 .net/2u *"_ivl_32", 0 0, L_0x7a8e83b57258;  1 drivers
L_0x7a8e83b572a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8563800_0 .net/2u *"_ivl_34", 0 0, L_0x7a8e83b572a0;  1 drivers
v0x5fe9a85638e0_0 .net *"_ivl_5", 0 0, L_0x5fe9a857bd50;  1 drivers
v0x5fe9a85639a0_0 .net *"_ivl_6", 10 0, L_0x5fe9a857be80;  1 drivers
L_0x7a8e83b571c8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8563a80_0 .net *"_ivl_9", 9 0, L_0x7a8e83b571c8;  1 drivers
v0x5fe9a8563b60_0 .var "b_wptr", 10 0;
v0x5fe9a8563d30_0 .net "b_wptr_next", 10 0, L_0x5fe9a857c080;  1 drivers
v0x5fe9a8563df0_0 .var "full", 0 0;
v0x5fe9a8563e90_0 .net "g_rptr_sync", 10 0, v0x5fe9a8561e40_0;  alias, 1 drivers
v0x5fe9a8563f60_0 .var "g_wptr", 10 0;
v0x5fe9a8564030_0 .net "g_wptr_next", 10 0, L_0x5fe9a857c120;  1 drivers
v0x5fe9a85640f0_0 .net "w_en", 0 0, v0x5fe9a8566410_0;  alias, 1 drivers
v0x5fe9a85641c0_0 .net "wclk", 0 0, v0x5fe9a856a120_0;  alias, 1 drivers
v0x5fe9a8564260_0 .net "wfull", 0 0, L_0x5fe9a857cad0;  alias, 1 drivers
v0x5fe9a8564300_0 .net "wrst", 0 0, v0x5fe9a856a6e0_0;  alias, 1 drivers
L_0x5fe9a856bc50 .concat [ 1 10 0 0], v0x5fe9a8566410_0, L_0x7a8e83b57180;
L_0x5fe9a857bd50 .reduce/nor v0x5fe9a8563df0_0;
L_0x5fe9a857be80 .concat [ 1 10 0 0], L_0x5fe9a857bd50, L_0x7a8e83b571c8;
L_0x5fe9a857c080 .arith/sum 11, v0x5fe9a8563b60_0, L_0x5fe9a857bf70;
L_0x5fe9a857c210 .part L_0x5fe9a857c080, 1, 10;
L_0x5fe9a857c300 .concat [ 10 1 0 0], L_0x5fe9a857c210, L_0x7a8e83b57210;
L_0x5fe9a857c4d0 .part v0x5fe9a8561e40_0, 9, 2;
L_0x5fe9a857c630 .part v0x5fe9a8561e40_0, 0, 9;
L_0x5fe9a857c7b0 .concat [ 9 2 0 0], L_0x5fe9a857c630, L_0x5fe9a857c570;
L_0x5fe9a857c8a0 .cmp/eq 11, L_0x5fe9a857c120, L_0x5fe9a857c7b0;
L_0x5fe9a857cad0 .functor MUXZ 1, L_0x7a8e83b572a0, L_0x7a8e83b57258, L_0x5fe9a857c8a0, C4<>;
S_0x5fe9a85656a0 .scope module, "PACKER_DUT" "packer" 4 43, 10 1 0, S_0x5fe9a8522520;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "check_empty";
    .port_info 3 /INPUT 1 "word_fifo_full";
    .port_info 4 /OUTPUT 256 "data_out";
    .port_info 5 /OUTPUT 1 "packed_done";
    .port_info 6 /OUTPUT 1 "read_enable";
    .port_info 7 /OUTPUT 256 "packer_next";
P_0x5fe9a8545a50 .param/l "DATA_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x5fe9a8545a90 .param/l "WORD_WIDTH" 0 10 2, +C4<00000000000000000000000100000000>;
L_0x5fe9a853dd70 .functor AND 1, L_0x5fe9a856b4b0, L_0x5fe9a856b5e0, C4<1>, C4<1>;
L_0x5fe9a856b810 .functor AND 1, L_0x5fe9a853dd70, L_0x5fe9a856b720, C4<1>, C4<1>;
v0x5fe9a8565a60_0 .net *"_ivl_1", 0 0, L_0x5fe9a856b4b0;  1 drivers
v0x5fe9a8565b20_0 .net *"_ivl_13", 247 0, L_0x5fe9a856b920;  1 drivers
v0x5fe9a8565c00_0 .net *"_ivl_3", 0 0, L_0x5fe9a856b5e0;  1 drivers
v0x5fe9a8565ca0_0 .net *"_ivl_5", 0 0, L_0x5fe9a853dd70;  1 drivers
L_0x7a8e83b57138 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8565d60_0 .net/2u *"_ivl_6", 6 0, L_0x7a8e83b57138;  1 drivers
v0x5fe9a8565e90_0 .net *"_ivl_8", 0 0, L_0x5fe9a856b720;  1 drivers
v0x5fe9a8565f50_0 .var "byte_count", 6 0;
v0x5fe9a8566030_0 .net "check_empty", 0 0, L_0x5fe9a856aef0;  alias, 1 drivers
v0x5fe9a85660f0_0 .net "clk", 0 0, v0x5fe9a856a120_0;  alias, 1 drivers
v0x5fe9a8566190_0 .net "data_in", 7 0, v0x5fe9a85680c0_0;  alias, 1 drivers
v0x5fe9a8566270_0 .var "data_out", 255 0;
v0x5fe9a8566330_0 .var "internal_data_out", 255 0;
v0x5fe9a8566410_0 .var "packed_done", 0 0;
v0x5fe9a85664b0_0 .net "packer_next", 255 0, L_0x5fe9a856b9f0;  1 drivers
v0x5fe9a8566590_0 .net "read_enable", 0 0, L_0x5fe9a856b810;  alias, 1 drivers
v0x5fe9a8566650_0 .net "word_fifo_full", 0 0, L_0x5fe9a856bae0;  alias, 1 drivers
L_0x5fe9a856b4b0 .reduce/nor L_0x5fe9a856aef0;
L_0x5fe9a856b5e0 .reduce/nor L_0x5fe9a856bae0;
L_0x5fe9a856b720 .cmp/ne 7, v0x5fe9a8565f50_0, L_0x7a8e83b57138;
L_0x5fe9a856b920 .part v0x5fe9a8566330_0, 8, 248;
L_0x5fe9a856b9f0 .concat [ 248 8 0 0], L_0x5fe9a856b920, v0x5fe9a85680c0_0;
S_0x5fe9a85667d0 .scope module, "RX_DUT" "rx" 4 39, 11 1 0, S_0x5fe9a8522520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rx";
    .port_info 2 /OUTPUT 8 "result";
    .port_info 3 /OUTPUT 1 "done";
P_0x5fe9a8566960 .param/l "BAUD_RATE" 0 11 1, +C4<00000000000000011100001000000000>;
P_0x5fe9a85669a0 .param/l "CLK_FREQ" 0 11 1, +C4<00000101111101011110000100000000>;
P_0x5fe9a85669e0 .param/l "DATA_WIDTH" 0 11 1, +C4<00000000000000000000000000001000>;
P_0x5fe9a8566a20 .param/l "T" 1 11 19, +C4<00000000000000000000001101100100>;
v0x5fe9a8566c40_0 .net "clk", 0 0, v0x5fe9a856a120_0;  alias, 1 drivers
v0x5fe9a8566ce0_0 .var "count", 31 0;
v0x5fe9a8566dc0_0 .var "done", 0 0;
v0x5fe9a8566e90_0 .var "index", 7 0;
v0x5fe9a8566f70_0 .var "internal_result", 7 0;
v0x5fe9a85670a0_0 .var "result", 7 0;
v0x5fe9a8567180_0 .net "rx", 0 0, v0x5fe9a856a890_0;  alias, 1 drivers
v0x5fe9a8567240_0 .var "rx_sampled", 1 0;
v0x5fe9a8567320_0 .var "state", 2 0;
S_0x5fe9a8567480 .scope module, "SYNC_FIFO_DUT" "sync_fifo" 4 41, 12 1 0, S_0x5fe9a8522520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "r_en";
    .port_info 3 /INPUT 1 "w_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x5fe9a8567610 .param/l "DATA_WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
P_0x5fe9a8567650 .param/l "DEPTH" 0 12 1, +C4<00000000000000000000010000000000>;
L_0x5fe9a8539680 .functor XOR 1, L_0x5fe9a856b1f0, L_0x5fe9a856b2d0, C4<0>, C4<0>;
L_0x5fe9a85327a0 .functor AND 1, L_0x5fe9a856b0b0, L_0x5fe9a8539680, C4<1>, C4<1>;
v0x5fe9a8567920_0 .net *"_ivl_12", 0 0, L_0x5fe9a856b0b0;  1 drivers
v0x5fe9a8567a00_0 .net *"_ivl_15", 0 0, L_0x5fe9a856b1f0;  1 drivers
v0x5fe9a8567ae0_0 .net *"_ivl_17", 0 0, L_0x5fe9a856b2d0;  1 drivers
v0x5fe9a8567bd0_0 .net *"_ivl_18", 0 0, L_0x5fe9a8539680;  1 drivers
v0x5fe9a8567c90_0 .net *"_ivl_4", 0 0, L_0x5fe9a856adb0;  1 drivers
L_0x7a8e83b570a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8567da0_0 .net/2u *"_ivl_6", 0 0, L_0x7a8e83b570a8;  1 drivers
L_0x7a8e83b570f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fe9a8567e80_0 .net/2u *"_ivl_8", 0 0, L_0x7a8e83b570f0;  1 drivers
v0x5fe9a8567f60_0 .net "clk", 0 0, v0x5fe9a856a120_0;  alias, 1 drivers
v0x5fe9a8568000_0 .net "data_in", 7 0, v0x5fe9a85670a0_0;  alias, 1 drivers
v0x5fe9a85680c0_0 .var "data_out", 7 0;
v0x5fe9a8568190_0 .net "empty", 0 0, L_0x5fe9a856aef0;  alias, 1 drivers
v0x5fe9a8568260_0 .net "full", 0 0, L_0x5fe9a85327a0;  alias, 1 drivers
v0x5fe9a8568300 .array "mem", 1023 0, 7 0;
v0x5fe9a85683a0_0 .net "r_addr", 9 0, L_0x5fe9a856ad10;  1 drivers
v0x5fe9a8568480_0 .net "r_en", 0 0, L_0x5fe9a856b810;  alias, 1 drivers
v0x5fe9a8568550_0 .var "r_ptr", 10 0;
v0x5fe9a8568610_0 .net "rst", 0 0, v0x5fe9a856a6e0_0;  alias, 1 drivers
v0x5fe9a85687c0_0 .net "w_addr", 9 0, L_0x5fe9a856ac70;  1 drivers
v0x5fe9a85688a0_0 .net "w_en", 0 0, L_0x5fe9a856aa90;  alias, 1 drivers
v0x5fe9a8568960_0 .var "w_ptr", 10 0;
L_0x5fe9a856ac70 .part v0x5fe9a8568960_0, 0, 10;
L_0x5fe9a856ad10 .part v0x5fe9a8568550_0, 0, 10;
L_0x5fe9a856adb0 .cmp/eq 11, v0x5fe9a8568550_0, v0x5fe9a8568960_0;
L_0x5fe9a856aef0 .functor MUXZ 1, L_0x7a8e83b570f0, L_0x7a8e83b570a8, L_0x5fe9a856adb0, C4<>;
L_0x5fe9a856b0b0 .cmp/eq 10, L_0x5fe9a856ac70, L_0x5fe9a856ad10;
L_0x5fe9a856b1f0 .part v0x5fe9a8568960_0, 10, 1;
L_0x5fe9a856b2d0 .part v0x5fe9a8568550_0, 10, 1;
S_0x5fe9a8569cb0 .scope task, "send_uart_byte" "send_uart_byte" 3 52, 3 52 0, S_0x5fe9a8531bb0;
 .timescale -9 -12;
v0x5fe9a8569e60_0 .var "data", 7 0;
v0x5fe9a8569f40_0 .var/i "i", 31 0;
TD_tb.send_uart_byte ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fe9a856a890_0, 0;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a8569f40_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5fe9a8569f40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5fe9a8569e60_0;
    %load/vec4 v0x5fe9a8569f40_0;
    %part/s 1;
    %assign/vec4 v0x5fe9a856a890_0, 0;
    %delay 8680000, 0;
    %load/vec4 v0x5fe9a8569f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a8569f40_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fe9a856a890_0, 0;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fe9a856a890_0, 0;
    %delay 8680000, 0;
    %end;
    .scope S_0x5fe9a85667d0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fe9a85670a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe9a8566dc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a8566ce0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fe9a8567320_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fe9a8566e90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fe9a8566f70_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fe9a8567240_0, 0, 2;
    %end;
    .thread T_1, $init;
    .scope S_0x5fe9a85667d0;
T_2 ;
    %wait E_0x5fe9a84ff300;
    %load/vec4 v0x5fe9a8567320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5fe9a8567240_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5fe9a8567240_0, 4, 5;
    %load/vec4 v0x5fe9a8567180_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5fe9a8567240_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fe9a8566ce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fe9a8566e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fe9a8566dc0_0, 0;
    %load/vec4 v0x5fe9a8567240_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5fe9a8567320_0, 0;
T_2.2 ;
T_2.0 ;
    %load/vec4 v0x5fe9a8567320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x5fe9a8566ce0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fe9a8566ce0_0, 0;
    %load/vec4 v0x5fe9a8566ce0_0;
    %cmpi/e 434, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5fe9a8567320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fe9a8566ce0_0, 0;
T_2.6 ;
T_2.4 ;
    %load/vec4 v0x5fe9a8567320_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x5fe9a8566ce0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fe9a8566ce0_0, 0;
    %load/vec4 v0x5fe9a8566ce0_0;
    %cmpi/e 868, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x5fe9a8566e90_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v0x5fe9a8567180_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fe9a8566e90_0;
    %assign/vec4/off/d v0x5fe9a8566f70_0, 4, 5;
    %load/vec4 v0x5fe9a8566e90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5fe9a8566e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fe9a8566ce0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5fe9a8567320_0, 0;
T_2.12 ;
    %load/vec4 v0x5fe9a8566e90_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.14, 5;
    %load/vec4 v0x5fe9a8567180_0;
    %load/vec4 v0x5fe9a8566f70_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5fe9a85670a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fe9a8566ce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fe9a8566e90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5fe9a8567320_0, 0;
T_2.14 ;
T_2.10 ;
T_2.8 ;
    %load/vec4 v0x5fe9a8567320_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x5fe9a8566ce0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fe9a8566ce0_0, 0;
    %load/vec4 v0x5fe9a8566f70_0;
    %assign/vec4 v0x5fe9a85670a0_0, 0;
    %load/vec4 v0x5fe9a8566ce0_0;
    %cmpi/e 868, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x5fe9a8566e90_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5fe9a8567320_0, 0;
    %load/vec4 v0x5fe9a8566e90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5fe9a8566e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fe9a8566ce0_0, 0;
T_2.20 ;
    %load/vec4 v0x5fe9a8566e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fe9a8566ce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fe9a8566e90_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5fe9a8567320_0, 0;
T_2.22 ;
T_2.18 ;
T_2.16 ;
    %load/vec4 v0x5fe9a8567320_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v0x5fe9a8566ce0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fe9a8566ce0_0, 0;
    %load/vec4 v0x5fe9a8566ce0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fe9a8566dc0_0, 0;
T_2.26 ;
    %load/vec4 v0x5fe9a8566ce0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fe9a8566ce0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fe9a8567320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fe9a8566f70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fe9a8566e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fe9a8567240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fe9a8566dc0_0, 0;
T_2.28 ;
T_2.24 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fe9a8567480;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fe9a85680c0_0, 0, 8;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5fe9a8568960_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5fe9a8568550_0, 0, 11;
    %end;
    .thread T_3, $init;
    .scope S_0x5fe9a8567480;
T_4 ;
    %wait E_0x5fe9a84ff300;
    %load/vec4 v0x5fe9a8568610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5fe9a8568960_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5fe9a85688a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x5fe9a8568260_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5fe9a8568000_0;
    %load/vec4 v0x5fe9a85687c0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fe9a8568300, 0, 4;
    %load/vec4 v0x5fe9a8568960_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5fe9a8568960_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5fe9a8567480;
T_5 ;
    %wait E_0x5fe9a84ff300;
    %load/vec4 v0x5fe9a8568610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5fe9a8568550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fe9a85680c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5fe9a8568480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x5fe9a8568190_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5fe9a85683a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5fe9a8568300, 4;
    %assign/vec4 v0x5fe9a85680c0_0, 0;
    %load/vec4 v0x5fe9a8568550_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5fe9a8568550_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5fe9a85656a0;
T_6 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5fe9a8566270_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe9a8566410_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5fe9a8565f50_0, 0, 7;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5fe9a8566330_0, 0, 256;
    %end;
    .thread T_6, $init;
    .scope S_0x5fe9a85656a0;
T_7 ;
    %wait E_0x5fe9a84ff300;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fe9a8566410_0, 0;
    %load/vec4 v0x5fe9a8566030_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x5fe9a8566650_0;
    %nor/r;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5fe9a8566590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %load/vec4 v0x5fe9a8566190_0;
    %load/vec4 v0x5fe9a8566330_0;
    %parti/s 248, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5fe9a8566330_0, 0;
    %load/vec4 v0x5fe9a8566190_0;
    %load/vec4 v0x5fe9a8566270_0;
    %parti/s 248, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5fe9a8566270_0, 0;
    %load/vec4 v0x5fe9a8565f50_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5fe9a8565f50_0, 0;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5fe9a8565f50_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fe9a8566410_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5fe9a8565f50_0, 0;
    %load/vec4 v0x5fe9a8566190_0;
    %load/vec4 v0x5fe9a8566270_0;
    %parti/s 248, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5fe9a8566270_0, 0;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5fe9a8562170;
T_8 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5fe9a8562610_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5fe9a85626e0_0, 0, 11;
    %end;
    .thread T_8, $init;
    .scope S_0x5fe9a8562170;
T_9 ;
    %wait E_0x5fe9a84ff5b0;
    %load/vec4 v0x5fe9a85627a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5fe9a8562610_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5fe9a85626e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5fe9a8562530_0;
    %assign/vec4 v0x5fe9a85626e0_0, 0;
    %load/vec4 v0x5fe9a85626e0_0;
    %assign/vec4 v0x5fe9a8562610_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5fe9a85619a0;
T_10 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5fe9a8561e40_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5fe9a8561f10_0, 0, 11;
    %end;
    .thread T_10, $init;
    .scope S_0x5fe9a85619a0;
T_11 ;
    %wait E_0x5fe9a8502560;
    %load/vec4 v0x5fe9a8561ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5fe9a8561e40_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5fe9a8561f10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5fe9a8561d70_0;
    %assign/vec4 v0x5fe9a8561f10_0, 0;
    %load/vec4 v0x5fe9a8561f10_0;
    %assign/vec4 v0x5fe9a8561e40_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5fe9a8562960;
T_12 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5fe9a8563b60_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5fe9a8563f60_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe9a8563df0_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0x5fe9a8562960;
T_13 ;
    %wait E_0x5fe9a8502560;
    %load/vec4 v0x5fe9a8564300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5fe9a8563b60_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5fe9a8563f60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5fe9a8563d30_0;
    %assign/vec4 v0x5fe9a8563b60_0, 0;
    %load/vec4 v0x5fe9a8564030_0;
    %assign/vec4 v0x5fe9a8563f60_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5fe9a8562960;
T_14 ;
    %wait E_0x5fe9a8502560;
    %load/vec4 v0x5fe9a8564300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fe9a8563df0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5fe9a8564260_0;
    %assign/vec4 v0x5fe9a8563df0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5fe9a8560410;
T_15 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5fe9a8561170_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5fe9a8561390_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fe9a85612f0_0, 0, 1;
    %end;
    .thread T_15, $init;
    .scope S_0x5fe9a8560410;
T_16 ;
    %wait E_0x5fe9a84ff5b0;
    %load/vec4 v0x5fe9a8561820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5fe9a8561170_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5fe9a8561390_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5fe9a8561230_0;
    %assign/vec4 v0x5fe9a8561170_0, 0;
    %load/vec4 v0x5fe9a8561450_0;
    %assign/vec4 v0x5fe9a8561390_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5fe9a8560410;
T_17 ;
    %wait E_0x5fe9a84ff5b0;
    %load/vec4 v0x5fe9a8561820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fe9a85612f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5fe9a8561780_0;
    %assign/vec4 v0x5fe9a85612f0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5fe9a852e1d0;
T_18 ;
    %wait E_0x5fe9a8502920;
    %load/vec4 v0x5fe9a855ff70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x5fe9a85329c0_0;
    %nor/r;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5fe9a8539150_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5fe9a853df90, 4;
    %assign/vec4 v0x5fe9a85328c0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5fe9a852e1d0;
T_19 ;
    %wait E_0x5fe9a84ff300;
    %load/vec4 v0x5fe9a85600f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x5fe9a853de90_0;
    %nor/r;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5fe9a8539870_0;
    %load/vec4 v0x5fe9a85397a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fe9a853df90, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5fe9a8531bb0;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fe9a856a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe9a856a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a856a2f0_0, 0, 32;
    %pushi/vec4 160, 0, 32;
    %store/vec4 v0x5fe9a856a470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a856a020_0, 0, 32;
    %end;
    .thread T_20, $init;
    .scope S_0x5fe9a8531bb0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe9a856a120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe9a856a640_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x5fe9a8531bb0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe9a856a120_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x5fe9a8531bb0;
T_23 ;
    %delay 1000, 0;
    %load/vec4 v0x5fe9a856a020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a020_0, 0, 32;
    %load/vec4 v0x5fe9a856a020_0;
    %cvt/rv/s;
    %pushi/real 1342177280, 4068; load=5.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5fe9a856a120_0;
    %inv;
    %store/vec4 v0x5fe9a856a120_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a856a020_0, 0, 32;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5fe9a8531bb0;
T_24 ;
    %delay 3000, 0;
    %load/vec4 v0x5fe9a856a640_0;
    %inv;
    %store/vec4 v0x5fe9a856a640_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5fe9a8531bb0;
T_25 ;
    %vpi_call/w 3 71 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 72 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fe9a8531bb0 {0 0 0};
    %delay 173600000, 0;
    %vpi_call/w 3 75 "$display", "Sending first byte" {0 0 0};
    %pushi/vec4 5, 0, 32;
T_25.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.1, 5;
    %jmp/1 T_25.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5fe9a84ff300;
    %jmp T_25.0;
T_25.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fe9a856a6e0_0, 0;
    %pushi/vec4 10, 0, 32;
T_25.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.3, 5;
    %jmp/1 T_25.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5fe9a84ff300;
    %jmp T_25.2;
T_25.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fe9a856a6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a856a390_0, 0, 32;
T_25.4 ;
    %load/vec4 v0x5fe9a856a390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.5, 5;
    %load/vec4 v0x5fe9a856a470_0;
    %pad/s 8;
    %store/vec4 v0x5fe9a8569e60_0, 0, 8;
    %fork TD_tb.send_uart_byte, S_0x5fe9a8569cb0;
    %join;
    %load/vec4 v0x5fe9a856a470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a470_0, 0, 32;
    %delay 173600000, 0;
    %load/vec4 v0x5fe9a856a390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a390_0, 0, 32;
    %jmp T_25.4;
T_25.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a856a390_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x5fe9a856a390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x5fe9a856a470_0;
    %pad/s 8;
    %store/vec4 v0x5fe9a8569e60_0, 0, 8;
    %fork TD_tb.send_uart_byte, S_0x5fe9a8569cb0;
    %join;
    %load/vec4 v0x5fe9a856a470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a470_0, 0, 32;
    %delay 173600000, 0;
    %load/vec4 v0x5fe9a856a390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a390_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a856a390_0, 0, 32;
T_25.8 ;
    %load/vec4 v0x5fe9a856a390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.9, 5;
    %load/vec4 v0x5fe9a856a470_0;
    %pad/s 8;
    %store/vec4 v0x5fe9a8569e60_0, 0, 8;
    %fork TD_tb.send_uart_byte, S_0x5fe9a8569cb0;
    %join;
    %load/vec4 v0x5fe9a856a470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a470_0, 0, 32;
    %delay 173600000, 0;
    %load/vec4 v0x5fe9a856a390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a390_0, 0, 32;
    %jmp T_25.8;
T_25.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a856a390_0, 0, 32;
T_25.10 ;
    %load/vec4 v0x5fe9a856a390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.11, 5;
    %load/vec4 v0x5fe9a856a470_0;
    %pad/s 8;
    %store/vec4 v0x5fe9a8569e60_0, 0, 8;
    %fork TD_tb.send_uart_byte, S_0x5fe9a8569cb0;
    %join;
    %load/vec4 v0x5fe9a856a470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a470_0, 0, 32;
    %delay 173600000, 0;
    %load/vec4 v0x5fe9a856a390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a390_0, 0, 32;
    %jmp T_25.10;
T_25.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a856a390_0, 0, 32;
T_25.12 ;
    %load/vec4 v0x5fe9a856a390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.13, 5;
    %load/vec4 v0x5fe9a856a470_0;
    %pad/s 8;
    %store/vec4 v0x5fe9a8569e60_0, 0, 8;
    %fork TD_tb.send_uart_byte, S_0x5fe9a8569cb0;
    %join;
    %load/vec4 v0x5fe9a856a470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a470_0, 0, 32;
    %delay 173600000, 0;
    %load/vec4 v0x5fe9a856a390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a390_0, 0, 32;
    %jmp T_25.12;
T_25.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a856a390_0, 0, 32;
T_25.14 ;
    %load/vec4 v0x5fe9a856a390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.15, 5;
    %load/vec4 v0x5fe9a856a470_0;
    %pad/s 8;
    %store/vec4 v0x5fe9a8569e60_0, 0, 8;
    %fork TD_tb.send_uart_byte, S_0x5fe9a8569cb0;
    %join;
    %load/vec4 v0x5fe9a856a470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a470_0, 0, 32;
    %delay 173600000, 0;
    %load/vec4 v0x5fe9a856a390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a390_0, 0, 32;
    %jmp T_25.14;
T_25.15 ;
    %delay 1736000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fe9a856a5a0_0, 0, 1;
    %delay 1736000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe9a856a5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fe9a856a5a0_0, 0, 1;
    %delay 1736000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe9a856a5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fe9a856a5a0_0, 0, 1;
    %delay 173600000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe9a856a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a856a2f0_0, 0, 32;
T_25.16 ;
    %load/vec4 v0x5fe9a856a2f0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_25.17, 5;
    %vpi_call/w 3 162 "$display", "reading byte [%0d] %0H", v0x5fe9a856a2f0_0, &A<v0x5fe9a853df90, 0> {0 0 0};
    %delay 173600000, 0;
    %load/vec4 v0x5fe9a856a2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a2f0_0, 0, 32;
    %jmp T_25.16;
T_25.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe9a856a2f0_0, 0, 32;
T_25.18 ;
    %load/vec4 v0x5fe9a856a2f0_0;
    %cmpi/s 96, 0, 32;
    %jmp/0xz T_25.19, 5;
    %vpi_call/w 3 167 "$display", "Reading byte[%0d] %0H", v0x5fe9a856a2f0_0, &A<v0x5fe9a8568300, v0x5fe9a856a2f0_0 > {0 0 0};
    %delay 173600000, 0;
    %load/vec4 v0x5fe9a856a2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe9a856a2f0_0, 0, 32;
    %jmp T_25.18;
T_25.19 ;
    %vpi_call/w 3 171 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "tb.v";
    "./top.v";
    "./async_top.sv";
    "./memory.sv";
    "./rptr_handler.sv";
    "./2_ff_synchronizer.sv";
    "./wptr_handler.sv";
    "./packer.v";
    "./rx.v";
    "./byte_fifo.v";
