Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Code/ISE/2018_topic8_student/sim_cache_isim_beh.exe" -prj "D:/Code/ISE/2018_topic8_student/sim_cache_beh.prj" "work.sim_cache" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Code/ISE/2018_topic8_student/cache.v" into library work
Analyzing Verilog file "D:/Code/ISE/2018_topic8_student/sim_cache.v" into library work
Analyzing Verilog file "D:/Software/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module cache
Compiling module sim_cache
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/Code/ISE/2018_topic8_student/sim_cache_isim_beh.exe
Fuse Memory Usage: 27996 KB
Fuse CPU Usage: 608 ms
