# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 6.4e-05 2048 0.048 6150 241664 89.7927 35.0583 2925.25 1044.89 4095.2 4095.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 6.4e-05 2048 0.048 6150 241920 96.8958 35.1968 3529.48 1045.58 4707.35 4707.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 6.4e-05 2048 0.048 6150 243200 89.4035 35.0787 3691.33 1043.78 4859.8 4859.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 6.4e-05 2048 0.048 6150 242688 89.9957 35.0635 3442.58 1046.63 4614.46 4614.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 6.4e-05 2048 0.048 6150 243200 90.2796 35.2189 3493.4 1048.3 4667.4 4667.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 6.4e-05 2048 0.048 6150 240128 89.4539 34.9686 3537.7 1038.49 4700.82 4700.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 6.4e-05 2048 0.048 6150 241920 89.4895 35.0139 3585.34 1040.56 4750.61 4750.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 6.4e-05 2048 0.048 6150 241664 89.6922 34.9985 3466.58 1044.9 4636.38 4636.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 6.4e-05 2048 0.048 6150 239616 89.5301 34.882 3471.78 1038.77 4635.17 4635.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 6.4e-05 2048 0.048 6150 243200 90.2092 35.4246 3778.06 1047.63 4951.54 4951.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 460 6.4e-05 2048 0.048 6150 237568 89.5316 34.7462 4287.07 1033.43 5444.98 5445.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 460 6.4e-05 2048 0.048 6150 242688 90.0768 35.062 3047.99 1047.25 4220.58 4220.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 460 6.4e-05 2048 0.048 6150 241920 90.4974 35.152 3072.19 1047.25 4245.29 4245.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 6.4e-05 2048 0.048 6150 242688 90.155 35.0915 3040.26 1046.93 4212.63 4212.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 6.4e-05 2048 0.048 6150 240128 90.1621 35.0515 3086.79 1043.77 4255.98 4256.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 6.4e-05 2048 0.048 6150 241664 89.7873 34.9921 3024.02 1044.76 4193.76 4193.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 6.4e-05 2048 0.048 6150 241920 89.9657 35.1325 3601.29 1044.42 4771 4771.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 6.4e-05 2048 0.048 6150 240640 89.8591 35.0394 3499.6 1044.79 4669.48 4669.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 6.4e-05 2048 0.048 6150 242688 89.9039 35.1144 3754.06 1047.58 4926.87 4927.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 6.4e-05 2048 0.048 6150 240000 90.7599 35.19 3679.11 1047.55 4852.81 4852.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 6.4e-05 2048 0.048 6150 236544 89.9513 34.9593 3656.32 1039.26 4820.68 4820.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 6.4e-05 2048 0.048 6150 238080 90.1946 34.9778 3621.89 1040.54 4787.81 4787.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 6.4e-05 2048 0.048 6150 241664 89.682 34.9989 3522.92 1045.04 4692.85 4693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 6.4e-05 2048 0.048 6150 239616 89.4888 34.8446 4073.75 1039.71 5238.01 5238.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 6.4e-05 2048 0.048 6150 236800 91.6204 35.156 4049.97 1047.83 5224.79 5224.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 460 6.4e-05 2048 0.048 6150 237568 89.5038 34.7371 3695.01 1033.77 4853.22 4853.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 460 6.4e-05 2048 0.048 6160 242688 90.008 35.1362 2890 1046.62 4061.96 4062.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 6.4e-05 2048 0.048 6160 243200 90.3193 35.1498 3258.76 1047.89 4432.32 4432.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 6.4e-05 2048 0.048 6160 242688 90.1108 35.0961 3006.89 1046.33 4178.62 4178.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 6.4e-05 2048 0.048 6160 241920 89.9458 35.0875 3041.24 1044.04 4210.52 4210.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 460 6.4e-05 2048 0.048 6160 241664 89.7822 35.0094 2921.07 1044.75 4090.81 4090.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 6.4e-05 2048 0.048 6160 241920 89.9555 35.0884 3782.42 1045.33 4952.99 4953.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 6.4e-05 2048 0.048 6160 239616 89.4684 34.8836 2602.81 1038.32 3765.67 3765.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 6.4e-05 2048 0.048 6160 240640 89.8274 35.0298 3619.51 1043.68 4788.26 4788.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 460 6.4e-05 2048 0.048 6160 240640 89.6592 35.0189 2525.59 1044.11 3694.58 3694.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 6.4e-05 2048 0.048 6160 242688 89.8883 35.0576 3429.46 1046.48 4601.09 4601.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 460 6.4e-05 2048 0.048 6160 239616 89.4156 34.9493 2412.88 1038.9 3576.34 3576.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 6.4e-05 2048 0.048 6160 243200 90.1818 35.2132 3583.21 1048.2 4757.01 4757.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 6.4e-05 2048 0.048 6160 243200 90.101 35.1636 2520.23 1048.68 3694.37 3694.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 6.4e-05 2048 0.048 6160 240128 89.3691 35.0161 4507.93 1039.5 5672.01 5672.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 460 6.4e-05 2048 0.048 6160 236544 89.842 34.8674 2891.54 1039.78 4056.23 4056.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 6.4e-05 2048 0.048 6160 238080 90.1425 35.0284 4278 1041.47 5444.84 5445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 460 6.4e-05 2048 0.048 6160 230400 90.7315 34.7552 2804.91 1030.61 3961.21 3961.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 6.4e-05 2048 0.048 6160 241664 89.6782 35.017 4218.89 1044.04 5387.82 5387.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 460 6.4e-05 2048 0.048 6160 237568 89.4772 34.8412 2788.68 1034.16 3947.36 3947.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 460 6.4e-05 2048 0.048 6160 239616 89.4369 34.9235 3665.48 1039.49 4829.52 4829.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 460 6.4e-05 2048 0.048 6160 233472 88.6519 34.2753 2504.63 1023.51 3651.27 3651.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 6.4e-05 2048 0.048 6160 243200 90.1397 35.1991 3855.23 1048.42 5029.19 5029.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 460 6.4e-05 2048 0.048 6160 230400 90.8644 34.7292 2630.29 1031.93 3788.01 3788.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 460 6.4e-05 2048 0.048 6168 242688 90.0133 35.0573 2854.37 1046.55 4026.19 4026.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 6.4e-05 2048 0.048 6168 243200 90.3678 35.1404 3015.62 1048.25 4189.58 4189.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 6.4e-05 2048 0.048 6168 242688 90.0566 35.1811 2962.55 1047.56 4135.55 4135.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 6.4e-05 2048 0.048 6168 242688 89.9367 35.0663 1935.26 1046.43 3106.91 3107.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 6.4e-05 2048 0.048 6168 241920 89.8444 35.0811 3400.83 1043.92 4569.88 4570.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 460 6.4e-05 2048 0.048 6168 240128 89.3849 34.9737 2141.17 1038.43 3304.17 3304.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 6.4e-05 2048 0.048 6168 241664 89.7078 35.0433 3135.22 1044.79 4304.96 4305.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 6.4e-05 2048 0.048 6168 241664 89.6613 34.992 2019.72 1043.89 3188.47 3188.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 6.4e-05 2048 0.048 6168 241920 89.9646 35.1109 3626.01 1045.47 4796.75 4796.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 460 6.4e-05 2048 0.048 6168 239616 89.501 35.1068 2512.5 1038.76 3676.06 3676.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 6.4e-05 2048 0.048 6168 240640 89.814 35.1094 3426.34 1043.92 4595.38 4595.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 460 6.4e-05 2048 0.048 6168 240640 89.6386 34.9964 2447.31 1045.13 3617.28 3617.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 6.4e-05 2048 0.048 6168 242688 89.8438 35.1545 4426.09 1046.44 5597.73 5597.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 460 6.4e-05 2048 0.048 6168 239616 89.4358 34.9949 2782.91 1038.52 3946.07 3946.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 6.4e-05 2048 0.048 6168 243200 90.1717 35.1974 4357.51 1048.3 5531.37 5531.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 460 6.4e-05 2048 0.048 6168 243200 90.1439 35.1572 2953.63 1047.66 4126.78 4126.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 460 6.4e-05 2048 0.048 6168 240128 89.3851 34.933 4216.98 1039.48 5380.97 5381.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 460 6.4e-05 2048 0.048 6168 236544 89.8438 34.8491 2748.07 1038.71 3911.67 3911.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 6.4e-05 2048 0.048 6168 238080 90.1434 35.0477 4061.85 1041.46 5228.7 5228.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 460 6.4e-05 2048 0.048 6168 230400 90.7956 34.7665 2535.64 1030.75 3692.15 3692.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 6.4e-05 2048 0.048 6168 241664 89.6764 35.021 3941.42 1044.55 5110.87 5111.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 460 6.4e-05 2048 0.048 6168 237568 89.4956 34.7893 2606.1 1033.52 3764.11 3764.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 460 6.4e-05 2048 0.048 6150 240640 90.2921 35.0988 3199.47 1046.69 4371.77 4371.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 6.4e-05 2048 0.048 6150 240640 90.6424 35.2358 2862.68 1048.01 4036.76 4036.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 460 6.4e-05 2048 0.048 6150 238080 90.5101 35.0966 1851.34 1044.79 3021.94 3022.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 6.4e-05 2048 0.048 6150 239616 90.5166 35.1533 3028.01 1046.3 4200.18 4200.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 6.4e-05 2048 0.048 6150 239616 90.4537 35.0994 1981.22 1046.86 3153.83 3153.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 6.4e-05 2048 0.048 6150 238336 90.4844 35.0847 3235.89 1043.36 4405.02 4405.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 460 6.4e-05 2048 0.048 6150 236544 89.9224 34.9158 2025.4 1039.48 3189.9 3190.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 6.4e-05 2048 0.048 6150 239616 90.0714 35.0031 3257.1 1044.73 4427.1 4427.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 460 6.4e-05 2048 0.048 6150 237568 90.5831 35.1983 2056.16 1044.69 3226.83 3226.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 6.4e-05 2048 0.048 6150 239616 90.4059 35.0781 3583.76 1044.77 4754.21 4754.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 460 6.4e-05 2048 0.048 6150 235008 90.421 34.9553 2521.47 1038.37 3685.42 3685.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 6.4e-05 2048 0.048 6150 238080 90.4006 35.1683 3458.37 1044.79 4628.93 4629.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 460 6.4e-05 2048 0.048 6150 235520 91.2158 34.9998 2401.4 1044.12 3571.94 3572.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 6.4e-05 2048 0.048 6150 239616 90.364 35.1043 4230.56 1047.59 5403.82 5404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 460 6.4e-05 2048 0.048 6150 233472 90.9391 34.8636 2764.45 1039.04 3929.49 3929.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 6.4e-05 2048 0.048 6150 240000 90.7815 35.336 4241.09 1047.41 5414.83 5414.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 460 6.4e-05 2048 0.048 6150 236800 91.6129 35.2197 2811.45 1048.53 3987.01 3987.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 460 6.4e-05 2048 0.048 6150 236544 89.9671 34.8933 4056.79 1039.5 5221.35 5221.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 460 6.4e-05 2048 0.048 6150 236544 89.8447 34.9594 2666.19 1038.83 3830.01 3830.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 6.4e-05 2048 0.048 6150 238080 90.1176 35.052 3960.44 1041.3 5127.1 5127.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 460 6.4e-05 2048 0.048 6150 230400 90.761 34.9173 2535.43 1030.6 3691.91 3692.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 460 6.4e-05 2048 0.048 6150 237568 90.5785 35.0212 3776.95 1045.07 4947.82 4947.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 460 6.4e-05 2048 0.048 6150 229376 91.2995 34.7689 2573.26 1034.38 3733.92 3734.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 460 6.4e-05 2048 0.048 6176 240640 90.2334 35.0608 2814.02 1046.55 3986.06 3986.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 460 6.4e-05 2048 0.048 6176 239616 90.1628 34.9923 1818.1 1044.84 2988.3 2988.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 6.4e-05 2048 0.048 6176 240640 90.6162 35.1539 2861.3 1048.23 4035.5 4035.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 460 6.4e-05 2048 0.048 6176 238080 90.4821 35.0289 1846.05 1043.93 3015.7 3015.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 6.4e-05 2048 0.048 6176 241152 90.2305 35.1068 3098.96 1047.28 4271.79 4271.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 460 6.4e-05 2048 0.048 6176 239616 90.3449 35.0986 1978.01 1046.87 3150.52 3150.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 6.4e-05 2048 0.048 6176 238336 90.5124 35.1027 3023.02 1043.15 4191.99 4192.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 460 6.4e-05 2048 0.048 6176 236544 89.9802 34.9312 1917.65 1039.68 3082.45 3082.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 460 6.4e-05 2048 0.048 6176 236544 90.089 34.9692 1570.24 1038.67 2734.17 2734.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 6.4e-05 2048 0.048 6176 239616 90.0915 35.0019 2949.5 1043.87 4118.68 4118.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 460 6.4e-05 2048 0.048 6176 237568 90.5601 35.0428 1881.8 1044.04 3051.64 3051.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 460 6.4e-05 2048 0.048 6176 233472 90.9393 34.9612 1546.3 1038.72 2711.12 2711.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 460 6.4e-05 2048 0.048 6176 239616 90.3618 35.0645 4389.78 1045.35 5560.76 5560.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 460 6.4e-05 2048 0.048 6176 235008 90.3759 34.943 2716.96 1038.63 3881.1 3881.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 460 6.4e-05 2048 0.048 6176 235008 90.5392 34.9937 2243.38 1039.76 3408.87 3409.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 6.4e-05 2048 0.048 6176 238080 90.3986 35.0523 4059.41 1044.64 5229.7 5229.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 460 6.4e-05 2048 0.048 6176 235520 91.1642 34.9901 2709.37 1044.99 3880.72 3880.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 460 6.4e-05 2048 0.048 6176 230400 90.773 34.7608 2215.91 1031.49 3373.13 3373.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 460 6.4e-05 2048 0.048 6176 239616 90.368 35.0599 3881.07 1046.57 5053.27 5053.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 460 6.4e-05 2048 0.048 6176 233472 90.9373 34.9487 2446.73 1039.44 3612.27 3612.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 460 6.4e-05 2048 0.048 6176 230400 91.3378 34.8737 2109.42 1038.89 3274.72 3274.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 6.4e-05 2048 0.048 6176 240000 90.7776 35.2072 3827.77 1047.16 5001.12 5001.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 460 6.4e-05 2048 0.048 6176 236800 91.6751 35.1947 2624.73 1048.38 3800.18 3800.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 460 6.4e-05 2048 0.048 6176 230400 91.1042 34.8822 2121.24 1040.68 3288.12 3288.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 460 6.4e-05 2048 0.048 6176 236544 89.9597 34.9327 3667.63 1039.48 4832.21 4832.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 460 6.4e-05 2048 0.048 6176 236544 89.8601 34.8701 2555.85 1038.68 3719.46 3719.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 460 6.4e-05 2048 0.048 6176 236544 90.1117 34.9056 2104.62 1040.06 3269.9 3270.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 460 6.4e-05 2048 0.048 6176 238080 90.1187 34.9887 3622.83 1040.57 4788.71 4788.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 460 6.4e-05 2048 0.048 6176 230400 90.7264 34.8498 2507.99 1031.49 3665.25 3665.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 460 6.4e-05 2048 0.048 6176 230400 89.1913 34.3574 2072.99 1021.51 3218.25 3218.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 460 6.4e-05 2048 0.048 6176 237568 90.593 35.0165 3633.88 1045.06 4804.75 4804.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 460 6.4e-05 2048 0.048 6176 229376 91.2703 34.7877 2375.18 1033.4 3534.84 3534.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 460 6.4e-05 2048 0.048 6176 221184 91.5456 34.4158 2073.01 1023.6 3222.77 3222.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 460 6.4e-05 2048 0.048 6160 238592 90.7715 35.3219 2831.77 1046.53 4004.6 4004.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 460 6.4e-05 2048 0.048 6160 237568 90.5527 35.0265 1825.52 1043.88 2995.18 2995.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 460 6.4e-05 2048 0.048 6160 239360 90.9215 35.1744 3201.54 1048.26 4376.09 4376.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 460 6.4e-05 2048 0.048 6160 238080 90.4411 35.0474 2055.27 1044.66 3225.62 3225.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 460 6.4e-05 2048 0.048 6160 234240 91.4283 34.9966 1660.72 1041.38 2828.72 2828.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 460 6.4e-05 2048 0.048 6160 238080 91.0105 35.0902 2942.53 1046.75 4115.58 4115.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 460 6.4e-05 2048 0.048 6160 236544 91.3762 35.0587 1913.48 1046.79 3086.9 3087.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 460 6.4e-05 2048 0.048 6160 235008 90.4508 35.0922 1582.59 1038.76 2747.09 2747.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 460 6.4e-05 2048 0.048 6160 236544 90.8831 35.1217 4188.87 1042.93 5358.01 5358.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 460 6.4e-05 2048 0.048 6160 232960 91.1553 34.8938 2594.42 1038.65 3759.32 3759.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 460 6.4e-05 2048 0.048 6160 231168 91.5369 34.9209 2092.51 1038.82 3257.98 3258.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 460 6.4e-05 2048 0.048 6160 237568 90.4993 34.9935 3872.94 1043.82 5042.45 5042.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 460 6.4e-05 2048 0.048 6160 237568 90.5638 35.0369 2373.22 1044.9 3543.92 3544.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 460 6.4e-05 2048 0.048 6160 233472 90.9096 34.8611 1923.59 1039.47 3089.02 3089.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 460 6.4e-05 2048 0.048 6160 237312 90.9843 35.0792 4014.92 1044.32 5185.5 5185.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 460 6.4e-05 2048 0.048 6160 235008 90.3782 34.9286 2582.06 1039.34 3746.9 3747.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 460 6.4e-05 2048 0.048 6160 235008 90.588 34.9831 2277.49 1039.76 3443.02 3443.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 460 6.4e-05 2048 0.048 6160 230400 91.3732 34.8933 1988.29 1038.85 3153.6 3153.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 460 6.4e-05 2048 0.048 6160 238080 90.4339 35.136 3772.84 1044.91 4943.52 4943.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 460 6.4e-05 2048 0.048 6160 235520 91.2147 35.0398 2533.02 1044.13 3703.6 3703.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 460 6.4e-05 2048 0.048 6160 230400 90.7789 34.6942 2081.04 1030.63 3237.34 3237.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 460 6.4e-05 2048 0.048 6160 235520 91.3935 35.0109 2090.8 1044.66 3262.06 3262.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 460 6.4e-05 2048 0.048 6160 236544 91.3418 35.0621 3537.87 1047.45 4711.93 4712.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 460 6.4e-05 2048 0.048 6160 233472 90.9447 34.9219 2483.47 1048.69 3658.23 3658.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 460 6.4e-05 2048 0.048 6160 230400 91.358 34.9065 2020.91 1038.97 3186.35 3186.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 460 6.4e-05 2048 0.048 6160 221184 91.5333 34.3255 1825.22 1022.9 2974.17 2974.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 460 6.4e-05 2048 0.048 6160 236800 91.6984 35.2387 3669.95 1048.17 4845.25 4845.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 460 6.4e-05 2048 0.048 6160 236800 91.6326 35.1519 2498.49 1048.69 3674.16 3674.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 460 6.4e-05 2048 0.048 6160 230400 91.1133 34.8668 2110.78 1030.93 3267.9 3268.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 460 6.4e-05 2048 0.048 6160 230400 90.8779 34.7465 1934.38 1031.05 3091.26 3091.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 460 6.4e-05 2048 0.048 6192 240640 90.2298 35.1023 3071.69 1047.52 4244.74 4244.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 460 6.4e-05 2048 0.048 6192 239616 90.0748 34.9965 1988.78 1044.02 3158.07 3158.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 460 6.4e-05 2048 0.048 6192 239616 90.3359 35.1062 1654.24 1046.48 2826.36 2826.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 460 6.4e-05 2048 0.048 6192 240640 90.5455 35.1462 2975.41 1047.25 4148.56 4148.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 460 6.4e-05 2048 0.048 6192 238080 90.4794 35.0256 1950.28 1043.7 3119.69 3119.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 460 6.4e-05 2048 0.048 6192 238080 90.1524 35.0257 1596.23 1041.59 2763.21 2763.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 460 6.4e-05 2048 0.048 6192 241152 90.1646 35.1419 4161.2 1047.54 5334.25 5334.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 460 6.4e-05 2048 0.048 6192 239616 90.3284 35.2633 2601.37 1046.63 3773.78 3773.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 460 6.4e-05 2048 0.048 6192 235008 90.3491 34.9006 2058.1 1039.47 3223.03 3223.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 460 6.4e-05 2048 0.048 6192 233472 90.9417 34.9 1767.92 1039.71 2933.68 2933.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 460 6.4e-05 2048 0.048 6192 238336 90.4689 35.0722 3803.69 1044.11 4973.54 4973.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 460 6.4e-05 2048 0.048 6192 236544 89.9253 34.92 2382.42 1038.66 3546.14 3546.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 460 6.4e-05 2048 0.048 6192 236544 90.0773 34.9162 1960.9 1038.66 3124.75 3124.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 460 6.4e-05 2048 0.048 6192 236544 89.8594 34.8734 1765.49 1039.68 2930.1 2930.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 460 6.4e-05 2048 0.048 6192 239616 90.063 35.0107 3603.12 1044.76 4773.14 4773.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 460 6.4e-05 2048 0.048 6192 237568 90.5484 35.0031 2260.57 1044.02 3430.33 3430.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 460 6.4e-05 2048 0.048 6192 233472 90.9339 34.859 1827.57 1038.75 2992.3 2992.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 460 6.4e-05 2048 0.048 6192 229376 91.272 34.9416 1591.73 1033.37 2751.52 2751.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 460 6.4e-05 2048 0.048 6192 239616 90.4029 35.1212 3634.12 1045.38 4805.22 4805.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 460 6.4e-05 2048 0.048 6192 235008 90.3763 34.9117 2474.64 1039.59 3639.71 3639.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 460 6.4e-05 2048 0.048 6192 235008 90.5694 34.945 2097.67 1038.95 3262.33 3262.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 460 6.4e-05 2048 0.048 6192 230400 91.3784 34.9673 2064.44 1039.87 3230.85 3231.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 460 6.4e-05 2048 0.048 6192 238080 90.4332 35.1001 3575.45 1044.8 4745.99 4746.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 460 6.4e-05 2048 0.048 6192 235520 91.2248 34.9889 2529.67 1044.14 3700.23 3700.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 460 6.4e-05 2048 0.048 6192 230400 90.7699 34.7484 2041.36 1030.49 3197.56 3197.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 460 6.4e-05 2048 0.048 6192 235520 91.3843 35.0389 1951.97 1044.58 3123.17 3123.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 460 6.4e-05 2048 0.048 6150 238592 90.7038 35.0722 3134.73 1046.3 4307 4307.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 460 6.4e-05 2048 0.048 6150 237568 90.5328 35.0719 2031.72 1045.02 3202.54 3202.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 460 6.4e-05 2048 0.048 6150 236544 91.4339 35.091 1667.49 1046.86 2841.08 2841.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 460 6.4e-05 2048 0.048 6150 238080 91.2171 35.1441 2948.54 1048.22 4123.32 4123.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 460 6.4e-05 2048 0.048 6150 235520 91.3545 35.164 1895.89 1044.86 3067.46 3067.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 460 6.4e-05 2048 0.048 6150 234240 91.4518 35.1601 1573.94 1041.44 2742.18 2742.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 460 6.4e-05 2048 0.048 6150 235520 91.2526 35.0868 1366.74 1044.27 2537.55 2537.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 460 6.4e-05 2048 0.048 6150 238080 90.9168 35.1633 4026.19 1047.44 5199.9 5200.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 460 6.4e-05 2048 0.048 6150 236544 91.3276 35.0995 2488.16 1047.7 3662.48 3662.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 460 6.4e-05 2048 0.048 6150 235008 90.3176 34.9515 2015.92 1038.59 3179.98 3180.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 460 6.4e-05 2048 0.048 6150 233472 90.9239 34.8529 1741.85 1039.72 2907.54 2907.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 460 6.4e-05 2048 0.048 6150 236544 90.8696 35.0966 3671.45 1043.29 4840.91 4841.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 460 6.4e-05 2048 0.048 6150 232960 91.1333 35.0085 2293.45 1038.41 3458.2 3458.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 460 6.4e-05 2048 0.048 6150 231168 91.5631 34.9434 1868.51 1038.64 3033.85 3034.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 460 6.4e-05 2048 0.048 6150 229376 91.5287 34.8452 1668.64 1039.5 2834.71 2834.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 460 6.4e-05 2048 0.048 6150 237568 90.5282 34.984 3558.06 1043.63 4727.39 4727.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 460 6.4e-05 2048 0.048 6150 237568 90.5572 35.0398 2311.74 1044.84 3482.37 3482.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 460 6.4e-05 2048 0.048 6150 233472 90.9643 34.8556 1868.11 1039.57 3033.69 3033.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 460 6.4e-05 2048 0.048 6150 229376 91.2673 34.7474 1607.27 1033.11 2766.59 2766.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 460 6.4e-05 2048 0.048 6150 237312 90.9463 35.1211 3735.66 1045.56 4907.49 4907.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 460 6.4e-05 2048 0.048 6150 235008 90.4248 34.9757 2635.65 1039.48 3800.74 3800.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 460 6.4e-05 2048 0.048 6150 235008 90.5728 34.9266 2169.22 1038.77 3333.68 3333.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 460 6.4e-05 2048 0.048 6150 230400 91.3225 34.8836 2020.09 1039.95 3186.44 3186.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 460 6.4e-05 2048 0.048 6150 218880 91.9728 34.2763 1756.72 1021.49 2904.66 2904.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 460 6.4e-05 2048 0.048 6150 235520 91.3573 35.0942 3591.63 1044.93 4763.21 4763.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 460 6.4e-05 2048 0.048 6150 235520 91.2186 35.0512 2474.67 1044.25 3645.4 3645.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 460 6.4e-05 2048 0.048 6150 230400 90.7555 34.7076 2054.38 1031.81 3211.85 3212.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 460 6.4e-05 2048 0.048 6150 235520 91.4294 35.1577 1938.65 1045.52 3110.96 3111.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 460 6.4e-05 2048 0.048 6150 230400 90.8736 34.7407 1820.4 1031.76 2977.98 2978.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 460 6.4e-05 2048 0.048 6180 235520 91.5051 35.0658 2916.96 1046.27 4090.01 4090.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 460 6.4e-05 2048 0.048 6180 233472 91.5595 34.9916 1908.09 1044.87 3079.71 3079.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 460 6.4e-05 2048 0.048 6180 233472 92.0181 35.0964 1549.1 1046.73 2723.15 2723.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 460 6.4e-05 2048 0.048 6180 233472 91.619 35.0843 1410.72 1044.8 2582.43 2582.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 460 6.4e-05 2048 0.048 6180 235520 91.7767 35.1846 4010.48 1048.23 5185.87 5186.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 460 6.4e-05 2048 0.048 6180 232960 91.5555 35.0676 2468.24 1043.75 3638.82 3638.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 460 6.4e-05 2048 0.048 6180 230400 91.9025 35.093 2025.65 1040.59 3193.44 3193.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 460 6.4e-05 2048 0.048 6180 230400 92.198 35.0105 1726.39 1044.13 2897.93 2898.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 460 6.4e-05 2048 0.048 6180 235008 91.6499 35.0863 3676.06 1047.43 4850.43 4850.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 460 6.4e-05 2048 0.048 6180 233472 91.9128 35.1164 2291.84 1046.53 3465.6 3465.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 460 6.4e-05 2048 0.048 6180 230400 91.4869 34.9573 1857.71 1039.48 3023.84 3023.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 460 6.4e-05 2048 0.048 6180 227328 92.1958 34.8551 1654.79 1038.45 2820.49 2820.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 460 6.4e-05 2048 0.048 6180 222720 92.4451 34.7136 1435.26 1031.58 2594.19 2594.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 460 6.4e-05 2048 0.048 6180 234752 91.6348 35.0594 3504.28 1043.88 4675.05 4675.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 460 6.4e-05 2048 0.048 6180 232960 91.112 34.8732 2210.03 1038.49 3374.7 3374.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 460 6.4e-05 2048 0.048 6180 231168 91.5892 35.172 1837.74 1048.63 3013.33 3013.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 460 6.4e-05 2048 0.048 6180 229376 91.534 34.9428 1604.31 1039.75 2770.73 2770.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 460 6.4e-05 2048 0.048 6180 224000 92.7796 34.8512 1383.61 1035.12 2546.56 2546.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 460 6.4e-05 2048 0.048 6180 233472 91.4785 34.9835 3191.03 1044.77 4362.46 4362.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 460 6.4e-05 2048 0.048 6180 233472 91.4605 34.9842 2126.52 1044.25 3297.41 3297.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 460 6.4e-05 2048 0.048 6180 227328 92.1511 34.9177 1714.1 1039.71 2881.08 2881.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 460 6.4e-05 2048 0.048 6180 229376 91.2668 34.7379 1549.33 1034.4 2709.93 2710.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 460 6.4e-05 2048 0.048 6180 225280 93.7021 35.0003 1400.48 1044.7 2574.09 2574.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 460 6.4e-05 2048 0.048 6208 234496 149.163 49.3753 2878.14 1465.67 4542.73 4543.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 460 6.4e-05 2048 0.048 6208 233472 91.5212 35.0245 1850.31 1045.04 3022.1 3022.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 460 6.4e-05 2048 0.048 6208 233472 149.612 49.489 1529.81 1468.79 3198.09 3198.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 460 6.4e-05 2048 0.048 6208 233472 91.5615 35.1142 1327.73 1044 2498.6 2498.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 460 6.4e-05 2048 0.048 6208 235520 149.439 49.4635 3880.19 1462.92 5542.41 5542.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 460 6.4e-05 2048 0.048 6208 232960 91.5208 35.1119 2344.52 1044.91 3516.27 3516.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 460 6.4e-05 2048 0.048 6208 230400 91.8967 34.9821 1946.6 1041.35 3115.03 3115.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 460 6.4e-05 2048 0.048 6208 230400 92.1698 35.0344 1678.99 1044.13 2850.52 2850.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 460 6.4e-05 2048 0.048 6208 230400 152.634 49.9465 1537.13 1478.54 3218.65 3218.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 460 6.4e-05 2048 0.048 6208 235008 149.108 49.4166 3573.42 1462.79 5235.14 5235.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 460 6.4e-05 2048 0.048 6208 233472 149.5 49.3858 2220.55 1467.29 3887.1 3887.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 460 6.4e-05 2048 0.048 6208 230400 91.466 34.9143 1798.73 1039.3 2964.6 2964.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 460 6.4e-05 2048 0.048 6208 227328 92.1697 34.8574 1578.61 1038.86 2744.71 2744.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 460 6.4e-05 2048 0.048 6208 222720 92.451 34.7996 1387.35 1031.34 2546.15 2546.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 460 6.4e-05 2048 0.048 6208 232960 91.7008 35.0536 3328.07 1044.06 4499.08 4499.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 460 6.4e-05 2048 0.048 6208 229376 91.6366 34.8736 2075.04 1039.39 3241.14 3241.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 460 6.4e-05 2048 0.048 6208 231168 91.5662 34.951 1771.02 1039.54 2937.28 2937.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 460 6.4e-05 2048 0.048 6208 229376 91.5621 34.8727 1545.94 1038.79 2711.37 2711.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 460 6.4e-05 2048 0.048 6208 224000 92.7602 34.8426 1337.68 1034.83 2500.31 2500.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 460 6.4e-05 2048 0.048 6208 233472 91.4962 34.996 3193.08 1043.85 4363.62 4363.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 460 6.4e-05 2048 0.048 6208 233472 91.4773 35.0696 2079.38 1044.75 3250.87 3251.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 460 6.4e-05 2048 0.048 6208 227328 92.1632 34.8796 1668.64 1039.62 2835.5 2835.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 460 6.4e-05 2048 0.048 6208 229376 91.2978 34.8692 1512.58 1034.4 2673.35 2673.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 460 6.4e-05 2048 0.048 6208 225280 93.7164 35.0545 1369.11 1044.73 2542.81 2542.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 460 6.4e-05 2048 0.048 6208 221184 91.5598 34.3634 1238.59 1023.75 2388.46 2388.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 460 6.4e-05 2048 0.048 6272 235008 149.433 49.3734 2927.78 1462.89 4589.86 4590.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 460 6.4e-05 2048 0.048 6272 234496 149.247 49.3494 3250.28 1465.54 4914.81 4915.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 460 6.4e-05 2048 0.048 6272 233472 149.324 49.4782 2106.47 1462.87 3768.52 3768.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 460 6.4e-05 2048 0.048 6272 233472 149.798 49.4545 1718.93 1468.49 3387.06 3387.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 460 6.4e-05 2048 0.048 6272 233472 149.424 49.2875 1543.93 1463.37 3206.4 3206.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 460 6.4e-05 2048 0.048 6272 230400 151.025 49.4899 1402.32 1470.36 3073.58 3073.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 460 6.4e-05 2048 0.048 6272 227328 151.589 49.4999 1281.34 1467.82 2950.63 2950.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 460 6.4e-05 2048 0.048 6272 229376 150.207 49.2894 1217.93 1462.44 2880.25 2880.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 460 6.4e-05 2048 0.048 6272 229376 91.2972 35.0167 1155.86 1033.11 2315.48 2315.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 460 6.4e-05 2048 0.048 6180 229376 91.6467 34.9852 1175.13 1039.68 2341.64 2341.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 460 6.4e-05 2048 0.048 6208 229376 91.6336 34.8426 1154.54 1039.18 2320.4 2320.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 460 6.4e-05 2048 0.048 6150 232960 90.7197 34.9428 1191.88 1035.25 2352.99 2353.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 460 6.4e-05 2048 0.048 6192 232960 90.7313 34.859 1190.43 1035.03 2351.24 2351.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 460 6.4e-05 2048 0.048 6176 237568 90.7087 35.002 1368.97 1044.07 2538.95 2539.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 460 6.4e-05 2048 0.048 6176 230400 90.763 34.763 2010.46 1031.25 3167.43 3167.59
