 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_160b
Version: K-2015.06-SP2
Date   : Sat Mar 22 16:43:42 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_158_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_158_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_158_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_131_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_131_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_131_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_130_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_130_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_130_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_129_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_129_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_129_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_128_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_128_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_128_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_127_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_127_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_127_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_126_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_126_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_126_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_125_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_125_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_125_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_124_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_124_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_124_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_123_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_123_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_123_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_122_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_122_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_122_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_121_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_121_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_121_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_120_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_120_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_120_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_116_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_116_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_116_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_112_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_112_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_112_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_108_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_108_/E (EDFQD1)                      0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_108_/CP (EDFQD1)                               0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_94_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_94_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_94_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_88_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_88_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_88_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_75_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_75_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_75_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_72_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_72_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_72_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_69_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_69_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_69_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_66_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_66_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_66_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_63_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_63_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_63_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_57_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_57_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_57_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_55_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_55_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_55_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_45_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_45_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_45_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_40_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_40_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_40_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_34_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_34_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_30_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_30_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_27_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_27_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_24_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_24_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_22_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_22_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_21_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_21_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_20_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_20_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_18_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_18_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_15_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_15_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_12_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_12_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_9_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_9_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1997/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n2658 (net)                   26        0.021               0.000      0.512 r
  U1998/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N286 (net)                    13        0.021               0.000      0.792 r
  U2040/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3468 (net)                   39        0.074               0.000      1.072 r
  memory10_reg_5_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_5_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_88_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_88_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_88_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_75_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_75_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_75_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_72_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_72_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_72_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_69_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_69_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_69_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_66_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_66_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_66_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_63_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_63_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_63_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_57_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_57_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_57_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_55_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_55_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_55_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_45_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_45_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_45_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_40_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_40_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_40_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_34_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_34_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_30_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_30_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_27_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_27_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_24_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_24_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_22_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_22_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_21_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_21_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_20_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_20_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_18_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_18_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_15_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_15_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_12_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_12_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_9_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_9_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory14_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U1991/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U1996/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1798 (net)                    4        0.003               0.000      0.253 f
  U2000/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3343 (net)                   26        0.021               0.000      0.512 r
  U2001/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N294 (net)                    13        0.021               0.000      0.792 r
  U2041/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3452 (net)                   39        0.074               0.000      1.072 r
  memory14_reg_5_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory14_reg_5_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_158_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_158_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_158_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_131_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_131_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_131_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_130_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_130_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_130_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_129_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_129_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_129_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_128_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_128_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_128_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_127_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_127_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_127_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_126_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_126_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_126_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_125_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_125_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_125_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_124_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_124_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_124_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_123_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_123_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_123_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_122_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_122_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_122_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_121_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_121_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_121_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_120_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_120_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_120_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_116_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_116_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_116_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_112_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_112_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_112_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_108_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_108_/E (EDFQD1)                       0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_108_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_94_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_94_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_94_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_88_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_88_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_88_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_75_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_75_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_75_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_72_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_72_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_72_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_69_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_69_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_69_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_66_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_66_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_66_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_63_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_63_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_63_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_57_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_57_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_57_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_55_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_55_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_55_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_45_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_45_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_45_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_40_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_40_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_40_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_34_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_34_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_30_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_30_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_27_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_27_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_24_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_24_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_22_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_22_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_21_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_21_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_20_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_20_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_18_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_18_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_15_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_15_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_12_/E (EDFQD1)                        0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_12_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_9_/E (EDFQD1)                         0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_9_/CP (EDFQD1)                                  0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_160b      ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U1958/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U1966/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1796 (net)                    4        0.003               0.000      0.253 f
  U1993/ZN (NR2D0)                                  0.452     0.260      0.512 r
  n3278 (net)                   26        0.021               0.000      0.512 r
  U1994/ZN (INR2D0)                                 0.441     0.279      0.792 r
  N282 (net)                    13        0.021               0.000      0.792 r
  U2039/Z (BUFFD1)                                  0.449     0.280      1.072 r
  n3476 (net)                   39        0.074               0.000      1.072 r
  memory8_reg_5_/E (EDFQD1)                         0.449     0.000      1.072 r
  data arrival time                                                      1.072

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_5_/CP (EDFQD1)                                  0.000     50.000 r
  library setup time                                         -0.091     49.909
  data required time                                                    49.909
  -------------------------------------------------------------------------------
  data required time                                                    49.909
  data arrival time                                                     -1.072
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.837


1
