;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 17, <170
	SUB #16, @20
	SPL 0, <402
	ADD -207, <-130
	SUB @124, 106
	ADD @121, 107
	DJN 23, <12
	JMP @42, #200
	SUB @416, @10
	SLT 20, @12
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	DJN <224, @407
	SUB @124, 106
	SUB @416, @10
	ADD -207, <-130
	SUB @121, 103
	ADD -207, <-130
	SUB @121, 103
	CMP @416, @10
	SLT 20, @12
	SLT 20, @10
	SUB #172, @260
	ADD 710, 39
	SUB 1, @17
	SUB -17, <-126
	SUB <-127, 100
	ADD 30, 9
	SUB -17, <-126
	SUB <-27, @0
	SUB @127, 106
	SUB <-27, @0
	MOV @-127, @100
	MOV @-127, @100
	SPL <-127, <100
	SPL 0, <402
	ADD 30, 9
	SUB 17, <170
	SUB #270, <1
	SPL 800, #-2
	CMP -207, <-130
	SUB #172, @260
	MOV -1, <-20
	CMP -207, <-130
	MOV -1, <-20
