<bibdata type="standard">
  <title type="title-intro" format="text/plain">IEEE Standard for the Functional Verification Language e</title>
  <title type="title-main" format="text/plain">Redline</title>
  <title type="main" format="text/plain">IEEE Standard for the Functional Verification Language e - Redline</title>
  <uri type="src">https://ieeexplore.ieee.org/document/8906261</uri>
  <docidentifier type="IEEE">IEEE Std 1647-2019 (Revision of IEEE Std 1647-2016) - Redline</docidentifier>
  <docidentifier type="ISBN">978-1-5044-6271-6</docidentifier>
  <docnumber>1647-2019</docnumber>
  <date type="created">
    <on>2019-08-09</on>
  </date>
  <date type="published">
    <on>2019-11-19</on>
  </date>
  <date type="issued">
    <on>2019-06-13</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city>New York</city>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">The e functional verification language is an application-specific programming language, aimed at automating the task of verifying a hardware or software design with respect to its specification. Verification environments written in e provide a model of the environment in which the design is expected to function, including the kinds of erroneous conditions the design needs to withstand. A typical verification environment is capable of generating user-controlled test inputs with statistically interesting characteristics. Such an environment can check the validity of the design responses. Functional coverage metrics are used to control the verification effort and gauge the quality of the design. e verification environments can be used throughout the design cycle, from a high-level architectural model to a fully realized system. A definition of the e language syntax and semantics and how tool developers and verification engineers should use them are contained in this standard.</abstract>
  <copyright>
    <from>2019</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <relation type="updates">
    <description format="text/plain" language="en" script="Latn">revises</description>
    <bibitem>
      <formattedref format="text/plain">IEEE Std 1647-2016 (Revision of IEEE Std 1647-2011)</formattedref>
    </bibitem>
  </relation>
  <keyword>IEEE Standards</keyword>
  <keyword>Concurrent programming</keyword>
  <keyword>System verification</keyword>
  <keyword>Simulation</keyword>
  <keyword>Test generation</keyword>
  <keyword>assertion</keyword>
  <keyword>concurrent programming</keyword>
  <keyword>constraint</keyword>
  <keyword>dynamic verification</keyword>
  <keyword>functional coverage</keyword>
  <keyword>functional verification</keyword>
  <keyword>IEEE 1647</keyword>
  <keyword>simulation</keyword>
  <keyword>temporal logic</keyword>
  <keyword>test generation</keyword>
</bibdata>