TimeQuest Timing Analyzer report for neural
Mon Dec 05 18:52:31 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'main_clk_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'main_clk_50'
 17. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'main_clk_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Slow 1200mV 85C Model Metastability Summary
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'main_clk_50'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'main_clk_50'
 41. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 43. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'main_clk_50'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Slow 1200mV 0C Model Metastability Summary
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'main_clk_50'
 63. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Hold: 'main_clk_50'
 66. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 67. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Removal: 'main_clk_50'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Fast 1200mV 0C Model Metastability Summary
 81. Multicorner Timing Analysis Summary
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Board Trace Model Assignments
 87. Input Transition Times
 88. Signal Integrity Metrics (Slow 1200mv 0c Model)
 89. Signal Integrity Metrics (Slow 1200mv 85c Model)
 90. Signal Integrity Metrics (Fast 1200mv 0c Model)
 91. Setup Transfers
 92. Hold Transfers
 93. Recovery Transfers
 94. Removal Transfers
 95. Report TCCS
 96. Report RSKM
 97. Unconstrained Paths
 98. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name      ; neural                                                            ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------+
; SDC File List                                                                                       ;
+-----------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                   ; Status ; Read at                  ;
+-----------------------------------------------------------------+--------+--------------------------+
; neural.sdc                                                      ; OK     ; Mon Dec 05 18:51:25 2016 ;
; neural_soc/synthesis/submodules/altera_reset_controller.sdc     ; OK     ; Mon Dec 05 18:51:25 2016 ;
; neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.sdc ; OK     ; Mon Dec 05 18:51:26 2016 ;
+-----------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; main_clk_50         ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 3.43 MHz   ; 3.43 MHz        ; main_clk_50         ;      ;
; 169.09 MHz ; 169.09 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary            ;
+---------------------+----------+---------------+
; Clock               ; Slack    ; End Point TNS ;
+---------------------+----------+---------------+
; main_clk_50         ; -271.176 ; -15011.078    ;
; altera_reserved_tck ; 47.043   ; 0.000         ;
+---------------------+----------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.401 ; 0.000         ;
; main_clk_50         ; 0.401 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 14.400 ; 0.000         ;
; altera_reserved_tck ; 47.632 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.000 ; 0.000         ;
; main_clk_50         ; 2.938 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; main_clk_50         ; 9.493  ; 0.000              ;
; altera_reserved_tck ; 49.624 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                         ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -271.176 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 291.503    ;
; -271.037 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.262      ; 291.317    ;
; -270.680 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.306      ; 291.004    ;
; -270.615 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.312      ; 290.945    ;
; -270.541 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 290.818    ;
; -270.540 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 290.867    ;
; -270.528 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.305      ; 290.851    ;
; -270.466 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 290.793    ;
; -270.412 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 290.739    ;
; -270.401 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.262      ; 290.681    ;
; -270.389 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.258      ; 290.665    ;
; -270.385 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 290.279    ;
; -270.363 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.319      ; 290.700    ;
; -270.333 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.242      ; 290.593    ;
; -270.333 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.304      ; 290.655    ;
; -270.327 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.262      ; 290.607    ;
; -270.273 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.262      ; 290.553    ;
; -270.266 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.305      ; 290.589    ;
; -270.255 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.304      ; 290.577    ;
; -270.243 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.304      ; 290.565    ;
; -270.224 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.272      ; 290.514    ;
; -270.222 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.242      ; 290.482    ;
; -270.220 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.319      ; 290.557    ;
; -270.215 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 290.483    ;
; -270.208 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 290.535    ;
; -270.194 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.257      ; 290.469    ;
; -270.171 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.319      ; 290.508    ;
; -270.147 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 290.474    ;
; -270.145 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.319      ; 290.482    ;
; -270.127 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.258      ; 290.403    ;
; -270.119 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 290.446    ;
; -270.116 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.257      ; 290.391    ;
; -270.104 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.257      ; 290.379    ;
; -270.081 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.272      ; 290.371    ;
; -270.079 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[2]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.319      ; 290.416    ;
; -270.069 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.262      ; 290.349    ;
; -270.067 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.304      ; 290.389    ;
; -270.032 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.272      ; 290.322    ;
; -270.019 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.319      ; 290.356    ;
; -270.008 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.262      ; 290.288    ;
; -270.006 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.272      ; 290.296    ;
; -270.004 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.319      ; 290.341    ;
; -269.979 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.312      ; 290.309    ;
; -269.967 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.308      ; 290.293    ;
; -269.940 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[2]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.272      ; 290.230    ;
; -269.928 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.257      ; 290.203    ;
; -269.905 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.304      ; 290.227    ;
; -269.905 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.312      ; 290.235    ;
; -269.889 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 289.780    ;
; -269.880 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.272      ; 290.170    ;
; -269.872 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.319      ; 290.209    ;
; -269.867 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 289.768    ;
; -269.865 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.272      ; 290.155    ;
; -269.851 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.312      ; 290.181    ;
; -269.839 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[0]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.305      ; 290.162    ;
; -269.837 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.239      ; 290.094    ;
; -269.830 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 290.157    ;
; -269.802 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.322      ; 290.142    ;
; -269.784 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 290.111    ;
; -269.772 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 290.097    ;
; -269.766 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.257      ; 290.041    ;
; -269.764 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[1]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.305      ; 290.087    ;
; -269.749 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.283      ; 290.050    ;
; -269.749 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 289.643    ;
; -269.743 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.280      ; 290.041    ;
; -269.737 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 289.627    ;
; -269.733 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.272      ; 290.023    ;
; -269.732 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.304      ; 290.054    ;
; -269.726 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.239      ; 289.983    ;
; -269.719 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 289.984    ;
; -269.709 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.304      ; 290.031    ;
; -269.705 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.308      ; 290.031    ;
; -269.700 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[0]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.258      ; 289.976    ;
; -269.697 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.242      ; 289.957    ;
; -269.694 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 290.019    ;
; -269.691 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.262      ; 289.971    ;
; -269.685 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.238      ; 289.941    ;
; -269.682 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 290.007    ;
; -269.675 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 289.569    ;
; -269.659 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.322      ; 289.999    ;
; -269.647 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.312      ; 289.977    ;
; -269.628 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.319      ; 289.965    ;
; -269.625 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[1]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.258      ; 289.901    ;
; -269.623 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.242      ; 289.883    ;
; -269.621 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 289.515    ;
; -269.610 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.322      ; 289.950    ;
; -269.593 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.257      ; 289.868    ;
; -269.586 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.312      ; 289.916    ;
; -269.586 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.242      ; 289.846    ;
; -269.584 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.322      ; 289.924    ;
; -269.579 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 289.847    ;
; -269.574 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.238      ; 289.830    ;
; -269.572 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 289.476    ;
; -269.570 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.257      ; 289.845    ;
; -269.569 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.242      ; 289.829    ;
; -269.567 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.246      ; 289.831    ;
; -269.549 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[14] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.319      ; 289.886    ;
; -269.542 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 289.431    ;
; -269.520 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 289.790    ;
; -269.518 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[2]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.322      ; 289.858    ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.043 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 3.047      ;
; 47.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 2.989      ;
; 47.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 2.925      ;
; 47.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.903      ;
; 47.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 2.809      ;
; 47.343 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.748      ;
; 47.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.748      ;
; 47.382 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.723      ;
; 47.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.708      ;
; 47.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.693      ;
; 47.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.684      ;
; 47.447 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 2.620      ;
; 47.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 2.578      ;
; 47.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 2.455      ;
; 47.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.158      ;
; 48.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.004      ;
; 48.321 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 1.770      ;
; 48.836 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 1.267      ;
; 94.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 5.362      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 5.114      ;
; 94.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.065      ;
; 94.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.059      ;
; 94.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.059      ;
; 94.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.043      ;
; 94.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.013      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.012      ;
; 94.894 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.008      ;
; 94.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.006      ;
; 94.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.006      ;
; 95.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.854      ;
; 95.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.848      ;
; 95.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.848      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.845      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.842      ;
; 95.061 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.841      ;
; 95.061 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.841      ;
; 95.069 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.832      ;
; 95.099 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.802      ;
; 95.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.801      ;
; 95.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.797      ;
; 95.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.790      ;
; 95.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.790      ;
; 95.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.659      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.654      ;
; 95.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.653      ;
; 95.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.646      ;
; 95.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.648      ;
; 95.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.643      ;
; 95.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.642      ;
; 95.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.635      ;
; 95.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.634      ;
; 95.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.631      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.630      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.630      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.630      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.630      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.593      ;
; 95.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.592      ;
; 95.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.589      ;
; 95.318 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.582      ;
; 95.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.581      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.578      ;
; 95.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.586      ;
; 95.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.586      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.454      ;
; 95.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.451      ;
; 95.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.450      ;
; 95.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.450      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.446      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.446      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.446      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.446      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.446      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.446      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.446      ;
; 95.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.443      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.440      ;
; 95.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.439      ;
; 95.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.439      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 4.385      ;
; 95.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.374      ;
; 95.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.321      ;
; 95.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.321      ;
; 95.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.321      ;
; 95.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.321      ;
; 95.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.321      ;
; 95.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.321      ;
; 95.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.321      ;
; 95.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.299      ;
; 95.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.253      ;
; 95.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.253      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.208      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.194      ;
; 95.691 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.206      ;
; 95.693 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.233      ;
; 95.693 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.233      ;
; 95.693 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.233      ;
; 95.693 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.233      ;
; 95.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.184      ;
; 95.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.184      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.411 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.696      ;
; 0.421 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.706      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.706      ;
; 0.439 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.710      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.711      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.720      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.724      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.732      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.743      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.561 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.563 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.829      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.838      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.841      ;
; 0.575 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.577 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.843      ;
; 0.581 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.866      ;
; 0.581 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.866      ;
; 0.583 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.850      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.859      ;
; 0.596 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.863      ;
; 0.596 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.863      ;
; 0.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.872      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.875      ;
; 0.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.878      ;
; 0.611 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.878      ;
; 0.617 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.885      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.890      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.891      ;
; 0.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.895      ;
; 0.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.903      ;
; 0.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.903      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.905      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.906      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.643 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.915      ;
; 0.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.918      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.919      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.923      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.924      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.927      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[33]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[32]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[31]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[30]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[29]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[28]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[27]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[26]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[25]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[24]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[23]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[22]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[21]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[20]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[19]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[18]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[17]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[16]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[15]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[14]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[13]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[12]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[11]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[10]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[9]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[8]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[7]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[6]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[5]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[4]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.400 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[3]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.159      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[12]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[11]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[10]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[9]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[8]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[7]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[6]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[5]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[4]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[3]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[2]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[1]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.405 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[0]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.249     ; 5.142      ;
; 14.427 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.132      ;
; 14.427 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.132      ;
; 14.427 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.132      ;
; 14.427 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.132      ;
; 14.427 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.132      ;
; 14.427 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.132      ;
; 14.427 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.132      ;
; 14.427 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.132      ;
; 14.427 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.237     ; 5.132      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.632 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.459      ;
; 47.921 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 2.169      ;
; 48.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 1.548      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.468      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.468      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.468      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.468      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.468      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.468      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.468      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.468      ;
; 97.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.459      ;
; 97.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.459      ;
; 97.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.459      ;
; 97.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.459      ;
; 97.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.459      ;
; 97.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.459      ;
; 97.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.459      ;
; 97.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.459      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.247      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.247      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.247      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.247      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.247      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.247      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.247      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.247      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.201      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.201      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.201      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.201      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.201      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.201      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.201      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.201      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.201      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.201      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.201      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.201      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.193      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.193      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.193      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.193      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.169      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.162      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.162      ;
; 98.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.845      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.758      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.758      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.758      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.758      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.758      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.758      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.660      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.660      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.660      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.660      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.660      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.660      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.660      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.660      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.660      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.660      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.660      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.660      ;
; 98.530 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.407      ;
; 98.530 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.407      ;
; 98.530 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.407      ;
; 98.530 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.407      ;
; 98.530 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.407      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.000  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.267      ;
; 1.000  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.267      ;
; 1.000  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.267      ;
; 1.000  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.267      ;
; 1.000  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.267      ;
; 1.249  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.517      ;
; 1.249  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.517      ;
; 1.249  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.517      ;
; 1.249  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.517      ;
; 1.249  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.517      ;
; 1.249  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.517      ;
; 1.249  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.517      ;
; 1.249  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.517      ;
; 1.249  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.517      ;
; 1.249  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.517      ;
; 1.249  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.517      ;
; 1.249  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.517      ;
; 1.386  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.652      ;
; 1.386  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.652      ;
; 1.386  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.652      ;
; 1.386  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.652      ;
; 1.386  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.652      ;
; 1.386  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.652      ;
; 1.440  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.705      ;
; 1.749  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.051      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.072      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.072      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.072      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.072      ;
; 1.773  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.040      ;
; 1.773  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.040      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.079      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.079      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.079      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.079      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.079      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.079      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.079      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.079      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.079      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.079      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.079      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.079      ;
; 1.809  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.112      ;
; 1.809  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.112      ;
; 1.809  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.112      ;
; 1.809  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.112      ;
; 1.809  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.112      ;
; 1.809  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.112      ;
; 1.809  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.112      ;
; 1.809  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.112      ;
; 2.026  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.330      ;
; 2.026  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.330      ;
; 2.026  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.330      ;
; 2.026  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.330      ;
; 2.026  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.330      ;
; 2.026  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.330      ;
; 2.026  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.330      ;
; 2.026  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.330      ;
; 2.036  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.338      ;
; 2.036  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.338      ;
; 2.036  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.338      ;
; 2.036  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.338      ;
; 2.036  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.338      ;
; 2.036  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.338      ;
; 2.036  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.338      ;
; 2.036  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.338      ;
; 50.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.251      ; 1.418      ;
; 51.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.284      ; 2.051      ;
; 51.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.286      ; 2.330      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.938 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.545      ; 3.669      ;
; 2.938 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.545      ; 3.669      ;
; 2.938 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.545      ; 3.669      ;
; 2.938 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.545      ; 3.669      ;
; 2.938 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.545      ; 3.669      ;
; 3.008 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.500      ; 3.694      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 3.664      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 3.664      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.670      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.670      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.670      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.670      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.670      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 3.664      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.670      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 3.664      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.660      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.660      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.660      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.660      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.660      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 3.664      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.670      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.657      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.657      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.657      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.657      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.657      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[0]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.656      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[1]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.656      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.656      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.656      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.654      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.654      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.667      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.667      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.667      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.667      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.667      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.667      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.667      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.667      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.654      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.669      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.669      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.670      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.644      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.669      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.648      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.670      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.644      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.670      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.656      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.654      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.669      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.669      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.669      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.669      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.644      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.670      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.650      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.650      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.659      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.663      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 3.645      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 3.651      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.663      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.663      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.663      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.663      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 3.651      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 3.651      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.646      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 3.651      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.656      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.648      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.654      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.654      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.654      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.654      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.654      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.650      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.650      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.669      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.669      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.669      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.669      ;
; 3.396 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.668      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[10]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[11]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[12]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[13]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[14]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[15]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[16]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[17]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[18]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[19]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[20]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[21]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[22]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[23]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[24]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[25]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[26]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[27]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[28]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[29]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[30]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[31]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[32]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[33]                         ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[3]                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[4]                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[5]                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[6]                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[7]                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[8]                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[9]                          ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                          ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                          ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                          ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                          ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                          ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                          ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[0]                                       ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[10]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[11]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[12]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[13]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[14]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[1]                                       ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[2]                                       ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[3]                                       ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[4]                                       ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[5]                                       ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[6]                                       ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[7]                                       ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[8]                                       ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[9]                                       ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[0]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[10]                                     ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[11]                                     ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[12]                                     ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[13]                                     ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[14]                                     ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[1]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[2]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[3]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[4]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[5]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[6]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[7]                                      ;
; 9.495 ; 9.846        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[8]                                      ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.624 ; 49.844       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                             ;
; 49.625 ; 49.845       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                                 ;
; 49.626 ; 49.846       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                         ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                     ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                     ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                                  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                                              ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                            ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                            ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                   ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.384 ; 1.488 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.336 ; 1.440 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.332 ; 1.436 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.321 ; 1.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.346 ; 1.450 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.311 ; 1.415 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.334 ; 1.438 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.344 ; 1.448 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.315 ; 1.419 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.329 ; 1.433 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.339 ; 1.443 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.357 ; 1.461 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.358 ; 1.462 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.337 ; 1.441 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.384 ; 1.488 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.366 ; 1.470 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.359 ; 1.463 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.297 ; 1.401 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.308 ; 1.412 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.323 ; 1.427 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.331 ; 1.435 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.321 ; 1.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.349 ; 1.453 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.307 ; 1.411 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.294 ; 1.398 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.299 ; 1.403 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.262 ; 1.366 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.292 ; 1.396 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.292 ; 1.396 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.285 ; 1.389 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.285 ; 1.389 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.315 ; 1.419 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.329 ; 1.433 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; 2.783 ; 3.253 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; 2.783 ; 3.253 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; 2.552 ; 3.028 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; 2.417 ; 2.900 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; 2.586 ; 3.031 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; 3.155 ; 3.660 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; 3.155 ; 3.647 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; 3.019 ; 3.487 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; 2.984 ; 3.481 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; 3.138 ; 3.660 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; 2.722 ; 3.203 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; 3.018 ; 3.547 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; 3.013 ; 3.524 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; 2.936 ; 3.441 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.628 ; -0.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.703 ; -0.807 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.698 ; -0.802 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.687 ; -0.791 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.713 ; -0.817 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.677 ; -0.781 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.700 ; -0.804 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.710 ; -0.814 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.681 ; -0.785 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.695 ; -0.799 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.705 ; -0.809 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.724 ; -0.828 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.726 ; -0.830 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.704 ; -0.808 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.751 ; -0.855 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.733 ; -0.837 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.725 ; -0.829 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.663 ; -0.767 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.674 ; -0.778 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.690 ; -0.794 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.698 ; -0.802 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.688 ; -0.792 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.717 ; -0.821 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.673 ; -0.777 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.660 ; -0.764 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.665 ; -0.769 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.628 ; -0.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.658 ; -0.762 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.658 ; -0.762 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.651 ; -0.755 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.651 ; -0.755 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.681 ; -0.785 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.695 ; -0.799 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; -1.908 ; -2.363 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; -2.112 ; -2.569 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; -2.055 ; -2.504 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; -1.908 ; -2.363 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; -2.090 ; -2.508 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; -2.220 ; -2.672 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; -2.638 ; -3.101 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; -2.507 ; -2.947 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; -2.474 ; -2.942 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; -2.623 ; -3.114 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; -2.220 ; -2.672 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; -2.506 ; -3.005 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; -2.502 ; -2.984 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; -2.425 ; -2.901 ; Rise       ; main_clk_50     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 3.361  ; 3.334  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.338  ; 3.311  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.283  ; 3.256  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.183  ; 3.153  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.361  ; 3.334  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.293  ; 3.266  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.308  ; 3.281  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.220  ; 3.190  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.244  ; 3.214  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.312  ; 3.285  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.306  ; 3.279  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.256  ; 3.226  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.334  ; 3.307  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.318  ; 3.291  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.349  ; 3.322  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.193  ; 3.163  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.349  ; 3.322  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.300  ; 3.273  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.811  ; 0.904  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.369  ; 3.342  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.395  ; 3.368  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.316  ; 3.289  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 3.361  ; 3.334  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.372  ; 3.345  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 3.366  ; 3.339  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 3.379  ; 3.352  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.389  ; 3.362  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 3.378  ; 3.351  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.344  ; 3.317  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.354  ; 3.327  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 3.395  ; 3.368  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 3.313  ; 3.286  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 3.375  ; 3.348  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.388  ; 3.361  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 3.254  ; 3.224  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 3.374  ; 3.347  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.336  ; 3.309  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 3.325  ; 3.298  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 3.349  ; 3.322  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 3.341  ; 3.314  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 3.331  ; 3.304  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 3.302  ; 3.275  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 3.346  ; 3.319  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 3.319  ; 3.292  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 3.314  ; 3.287  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 3.351  ; 3.324  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 3.381  ; 3.354  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 3.381  ; 3.354  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 3.348  ; 3.321  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 3.348  ; 3.321  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 3.378  ; 3.351  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 3.384  ; 3.357  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 3.374  ; 3.347  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 3.374  ; 3.347  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 3.310  ; 3.283  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 3.345  ; 3.318  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 3.229  ; 3.199  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.316  ; 3.289  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.295  ; 3.268  ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 12.246 ; 12.343 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 12.246 ; 12.343 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 11.695 ; 11.773 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.811  ; 0.904  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 2.702  ; 2.673  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 2.854  ; 2.828  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 2.801  ; 2.775  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.702  ; 2.673  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 2.878  ; 2.852  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 2.811  ; 2.785  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 2.825  ; 2.799  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.737  ; 2.708  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.761  ; 2.732  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 2.829  ; 2.803  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 2.823  ; 2.797  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.772  ; 2.743  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 2.850  ; 2.824  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 2.835  ; 2.809  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 2.712  ; 2.683  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.712  ; 2.683  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 2.864  ; 2.838  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 2.817  ; 2.791  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.354  ; 0.444  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 2.884  ; 2.858  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 2.771  ; 2.742  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 2.833  ; 2.807  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 2.877  ; 2.851  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 2.888  ; 2.862  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 2.883  ; 2.857  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 2.878  ; 2.852  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 2.895  ; 2.869  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 2.905  ; 2.879  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 2.894  ; 2.868  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 2.860  ; 2.834  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 2.870  ; 2.844  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 2.912  ; 2.886  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 2.831  ; 2.805  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 2.892  ; 2.866  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 2.905  ; 2.879  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 2.771  ; 2.742  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 2.890  ; 2.864  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 2.852  ; 2.826  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 2.841  ; 2.815  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 2.866  ; 2.840  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 2.858  ; 2.832  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 2.848  ; 2.822  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 2.820  ; 2.794  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 2.862  ; 2.836  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 2.835  ; 2.809  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 2.830  ; 2.804  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 2.867  ; 2.841  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 2.897  ; 2.871  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 2.897  ; 2.871  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 2.864  ; 2.838  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 2.864  ; 2.838  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 2.894  ; 2.868  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 2.900  ; 2.874  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 2.746  ; 2.717  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 2.890  ; 2.864  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 2.827  ; 2.801  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 2.861  ; 2.835  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 2.746  ; 2.717  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 2.833  ; 2.807  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 2.814  ; 2.788  ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 11.276 ; 11.349 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 11.802 ; 11.894 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 11.276 ; 11.349 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.354  ; 0.444  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 3.105 ; 3.023 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 3.195 ; 3.118 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 3.220 ; 3.143 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 3.231 ; 3.154 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 3.215 ; 3.138 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 3.231 ; 3.154 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 3.228 ; 3.151 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 3.228 ; 3.151 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 3.237 ; 3.160 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 3.213 ; 3.136 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 3.213 ; 3.136 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 3.224 ; 3.147 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 3.182 ; 3.105 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 3.224 ; 3.147 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 3.207 ; 3.130 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 3.105 ; 3.023 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 3.213 ; 3.136 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 3.225 ; 3.148 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 3.214 ; 3.137 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 3.218 ; 3.141 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 3.210 ; 3.133 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 3.210 ; 3.133 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 3.181 ; 3.104 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 3.225 ; 3.148 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 3.218 ; 3.141 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 3.213 ; 3.136 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 3.250 ; 3.173 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 3.250 ; 3.173 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 3.250 ; 3.173 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 3.237 ; 3.160 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 3.237 ; 3.160 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 3.237 ; 3.160 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 3.233 ; 3.156 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.624 ; 2.542 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.714 ; 2.637 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.738 ; 2.661 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.749 ; 2.672 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.734 ; 2.657 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.749 ; 2.672 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.746 ; 2.669 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.746 ; 2.669 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.755 ; 2.678 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.731 ; 2.654 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.731 ; 2.654 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.743 ; 2.666 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.702 ; 2.625 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.743 ; 2.666 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.726 ; 2.649 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.624 ; 2.542 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.731 ; 2.654 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.743 ; 2.666 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.732 ; 2.655 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.737 ; 2.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.729 ; 2.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.729 ; 2.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.701 ; 2.624 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.743 ; 2.666 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.736 ; 2.659 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.731 ; 2.654 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.768 ; 2.691 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.768 ; 2.691 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.768 ; 2.691 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.755 ; 2.678 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.755 ; 2.678 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.755 ; 2.678 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.751 ; 2.674 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 3.091     ; 3.173     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 3.186     ; 3.263     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 3.211     ; 3.288     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 3.222     ; 3.299     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 3.206     ; 3.283     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 3.222     ; 3.299     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 3.219     ; 3.296     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 3.219     ; 3.296     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 3.228     ; 3.305     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 3.204     ; 3.281     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 3.204     ; 3.281     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 3.215     ; 3.292     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 3.173     ; 3.250     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 3.215     ; 3.292     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 3.198     ; 3.275     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 3.091     ; 3.173     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 3.204     ; 3.281     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 3.216     ; 3.293     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 3.205     ; 3.282     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 3.209     ; 3.286     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 3.201     ; 3.278     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 3.201     ; 3.278     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 3.172     ; 3.249     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 3.216     ; 3.293     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 3.209     ; 3.286     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 3.204     ; 3.281     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 3.241     ; 3.318     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 3.241     ; 3.318     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 3.241     ; 3.318     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 3.228     ; 3.305     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 3.228     ; 3.305     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 3.228     ; 3.305     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 3.224     ; 3.301     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.608     ; 2.690     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.703     ; 2.780     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.727     ; 2.804     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.738     ; 2.815     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.723     ; 2.800     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.738     ; 2.815     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.735     ; 2.812     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.735     ; 2.812     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.744     ; 2.821     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.720     ; 2.797     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.720     ; 2.797     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.732     ; 2.809     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.691     ; 2.768     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.732     ; 2.809     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.715     ; 2.792     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.608     ; 2.690     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.720     ; 2.797     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.732     ; 2.809     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.721     ; 2.798     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.726     ; 2.803     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.718     ; 2.795     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.718     ; 2.795     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.690     ; 2.767     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.732     ; 2.809     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.725     ; 2.802     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.720     ; 2.797     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.757     ; 2.834     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.757     ; 2.834     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.757     ; 2.834     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.744     ; 2.821     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.744     ; 2.821     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.744     ; 2.821     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.740     ; 2.817     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 31.148 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 3.81 MHz   ; 3.81 MHz        ; main_clk_50         ;      ;
; 191.06 MHz ; 191.06 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary             ;
+---------------------+----------+---------------+
; Clock               ; Slack    ; End Point TNS ;
+---------------------+----------+---------------+
; main_clk_50         ; -242.626 ; -13405.766    ;
; altera_reserved_tck ; 47.383   ; 0.000         ;
+---------------------+----------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.352 ; 0.000         ;
; altera_reserved_tck ; 0.353 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 14.974 ; 0.000         ;
; altera_reserved_tck ; 47.934 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.905 ; 0.000         ;
; main_clk_50         ; 2.611 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.531  ; 0.000             ;
; altera_reserved_tck ; 49.566 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                          ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -242.626 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 262.930    ;
; -242.466 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 262.722    ;
; -242.210 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 262.514    ;
; -242.136 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.287      ; 262.442    ;
; -242.050 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 262.306    ;
; -242.037 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 262.341    ;
; -242.025 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.284      ; 262.328    ;
; -241.961 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 262.265    ;
; -241.924 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 262.228    ;
; -241.923 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.296      ; 262.238    ;
; -241.904 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 261.807    ;
; -241.877 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 262.133    ;
; -241.865 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.236      ; 262.120    ;
; -241.806 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.284      ; 262.109    ;
; -241.801 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 262.057    ;
; -241.782 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.216      ; 262.017    ;
; -241.778 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.283      ; 262.080    ;
; -241.764 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 262.020    ;
; -241.763 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.248      ; 262.030    ;
; -241.763 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.283      ; 262.065    ;
; -241.757 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.224      ; 262.000    ;
; -241.751 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.296      ; 262.066    ;
; -241.746 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.216      ; 261.981    ;
; -241.733 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 262.049    ;
; -241.720 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.287      ; 262.026    ;
; -241.705 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.294      ; 262.018    ;
; -241.702 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.283      ; 262.004    ;
; -241.655 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[2]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.296      ; 261.970    ;
; -241.646 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.236      ; 261.901    ;
; -241.629 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 261.933    ;
; -241.624 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 261.928    ;
; -241.618 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.235      ; 261.872    ;
; -241.603 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.235      ; 261.857    ;
; -241.599 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.296      ; 261.914    ;
; -241.593 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.283      ; 261.895    ;
; -241.592 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.294      ; 261.905    ;
; -241.591 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.248      ; 261.858    ;
; -241.573 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.249      ; 261.841    ;
; -241.547 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.287      ; 261.853    ;
; -241.545 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.246      ; 261.810    ;
; -241.542 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.235      ; 261.796    ;
; -241.535 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.286      ; 261.840    ;
; -241.495 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[2]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.248      ; 261.762    ;
; -241.488 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 261.391    ;
; -241.471 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.287      ; 261.777    ;
; -241.469 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 261.725    ;
; -241.464 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 261.720    ;
; -241.439 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.248      ; 261.706    ;
; -241.434 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.287      ; 261.740    ;
; -241.433 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.298      ; 261.750    ;
; -241.433 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.235      ; 261.687    ;
; -241.432 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.246      ; 261.697    ;
; -241.389 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 261.705    ;
; -241.366 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.216      ; 261.601    ;
; -241.358 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 261.630    ;
; -241.355 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.283      ; 261.657    ;
; -241.348 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 261.257    ;
; -241.345 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 261.649    ;
; -241.341 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.224      ; 261.584    ;
; -241.330 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.216      ; 261.565    ;
; -241.328 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.283      ; 261.630    ;
; -241.316 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.286      ; 261.621    ;
; -241.315 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 261.218    ;
; -241.306 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[0]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.284      ; 261.609    ;
; -241.305 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 261.609    ;
; -241.303 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 261.205    ;
; -241.299 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.283      ; 261.601    ;
; -241.288 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 261.592    ;
; -241.273 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 261.577    ;
; -241.261 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.298      ; 261.578    ;
; -241.255 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[1]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.284      ; 261.558    ;
; -241.244 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 261.560    ;
; -241.243 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.299      ; 261.561    ;
; -241.239 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 261.142    ;
; -241.229 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.249      ; 261.497    ;
; -241.215 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.296      ; 261.530    ;
; -241.212 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 261.516    ;
; -241.202 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 261.105    ;
; -241.201 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 261.115    ;
; -241.195 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.235      ; 261.449    ;
; -241.193 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.216      ; 261.428    ;
; -241.181 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.215      ; 261.415    ;
; -241.173 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.257      ; 261.449    ;
; -241.168 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.235      ; 261.422    ;
; -241.168 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.224      ; 261.411    ;
; -241.165 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[2]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.298      ; 261.482    ;
; -241.157 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.216      ; 261.392    ;
; -241.156 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.223      ; 261.398    ;
; -241.146 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[0]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.236      ; 261.401    ;
; -241.145 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 261.401    ;
; -241.145 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.215      ; 261.379    ;
; -241.144 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[14] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 261.460    ;
; -241.139 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.235      ; 261.393    ;
; -241.139 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.287      ; 261.445    ;
; -241.134 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.287      ; 261.440    ;
; -241.124 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 261.440    ;
; -241.117 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.216      ; 261.352    ;
; -241.109 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.298      ; 261.426    ;
; -241.103 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 261.407    ;
; -241.102 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.296      ; 261.417    ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.383 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.779      ;
; 47.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.719      ;
; 47.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.655      ;
; 47.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.625      ;
; 47.621 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.551      ;
; 47.667 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.495      ;
; 47.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.464      ;
; 47.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.454      ;
; 47.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.447      ;
; 47.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.443      ;
; 47.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.406      ;
; 47.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.357      ;
; 47.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.355      ;
; 47.953 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.211      ;
; 48.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.941      ;
; 48.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.820      ;
; 48.559 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 1.604      ;
; 49.027 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 1.144      ;
; 94.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.912      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.704      ;
; 95.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.670      ;
; 95.251 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.664      ;
; 95.251 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.664      ;
; 95.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.660      ;
; 95.307 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.608      ;
; 95.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.607      ;
; 95.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.604      ;
; 95.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.571      ;
; 95.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.571      ;
; 95.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.485      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.481      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.481      ;
; 95.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.480      ;
; 95.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.448      ;
; 95.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.448      ;
; 95.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.426      ;
; 95.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.420      ;
; 95.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.420      ;
; 95.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.416      ;
; 95.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.364      ;
; 95.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.363      ;
; 95.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.360      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.274      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.268      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.268      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.264      ;
; 95.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.277      ;
; 95.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.277      ;
; 95.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.241      ;
; 95.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.226      ;
; 95.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.237      ;
; 95.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.237      ;
; 95.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.236      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.220      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.220      ;
; 95.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.216      ;
; 95.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.212      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.211      ;
; 95.705 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.208      ;
; 95.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.164      ;
; 95.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.163      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.160      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.170      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.170      ;
; 95.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.089      ;
; 95.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.085      ;
; 95.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.085      ;
; 95.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.084      ;
; 95.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.057      ;
; 95.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.057      ;
; 95.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.057      ;
; 95.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.057      ;
; 95.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.057      ;
; 95.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.057      ;
; 95.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.057      ;
; 95.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.041      ;
; 95.865 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.037      ;
; 95.865 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.037      ;
; 95.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.036      ;
; 95.869 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.032      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 3.987      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.947      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.947      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.947      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.947      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.947      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.947      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.947      ;
; 95.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.939      ;
; 96.007 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.007 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.897      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.897      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.897      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.897      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.897      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.897      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.897      ;
; 96.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.881      ;
; 96.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.881      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.379 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.639      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.648      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.407 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.653      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.654      ;
; 0.415 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.662      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.664      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.664      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.670      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.681      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.750      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.514 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.516 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.767      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.770      ;
; 0.527 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.530 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.791      ;
; 0.531 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.791      ;
; 0.540 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.783      ;
; 0.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.786      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.795      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.796      ;
; 0.554 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.566 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.809      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.811      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.812      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.813      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.813      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.825      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.826      ;
; 0.584 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.834      ;
; 0.593 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.836      ;
; 0.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.840      ;
; 0.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.840      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.845      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[33]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[32]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[31]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[30]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[29]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[28]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[27]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[26]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[25]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[24]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[23]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[22]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[21]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[20]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[19]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[18]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[17]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[16]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[15]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[14]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[13]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[12]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[11]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[10]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[9]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[8]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[7]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[6]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[5]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[4]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.974 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[3]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 4.613      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[12]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[11]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[10]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[9]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[8]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[7]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[6]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[5]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[4]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[3]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[2]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[1]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.976 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[0]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.234     ; 4.601      ;
; 14.996 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.226     ; 4.589      ;
; 14.996 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.226     ; 4.589      ;
; 14.996 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.226     ; 4.589      ;
; 14.996 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.226     ; 4.589      ;
; 14.996 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.226     ; 4.589      ;
; 14.996 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.226     ; 4.589      ;
; 14.996 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.226     ; 4.589      ;
; 14.996 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.226     ; 4.589      ;
; 14.996 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.226     ; 4.589      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.934 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.229      ;
; 48.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 1.962      ;
; 48.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.390      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.243      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.243      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.243      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.243      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.243      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.243      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.243      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.243      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.229      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.229      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.229      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.229      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.229      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.229      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.229      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.229      ;
; 97.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.023      ;
; 97.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.023      ;
; 97.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.023      ;
; 97.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.023      ;
; 97.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.023      ;
; 97.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.023      ;
; 97.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.023      ;
; 97.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.023      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.982      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.982      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.982      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.982      ;
; 97.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.962      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.951      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.951      ;
; 98.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.675      ;
; 98.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.582      ;
; 98.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.582      ;
; 98.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.582      ;
; 98.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.582      ;
; 98.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.582      ;
; 98.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.582      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.495      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.495      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.495      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.495      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.495      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.495      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.495      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.495      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.495      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.495      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.495      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.495      ;
; 98.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.272      ;
; 98.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.272      ;
; 98.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.272      ;
; 98.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.272      ;
; 98.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.272      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.905  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.148      ;
; 0.905  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.148      ;
; 0.905  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.148      ;
; 0.905  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.148      ;
; 0.905  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.148      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.395      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.395      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.395      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.395      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.395      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.395      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.395      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.395      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.395      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.395      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.395      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.395      ;
; 1.271  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.271  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.271  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.271  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.271  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.271  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.312  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.553      ;
; 1.599  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.875      ;
; 1.621  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.897      ;
; 1.621  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.897      ;
; 1.621  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.897      ;
; 1.621  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.897      ;
; 1.621  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.864      ;
; 1.621  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.864      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.904      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.904      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.904      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.904      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.904      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.904      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.904      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.904      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.904      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.904      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.904      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.904      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.937      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.937      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.937      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.937      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.937      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.937      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.937      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.937      ;
; 1.845  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.122      ;
; 1.845  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.122      ;
; 1.845  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.122      ;
; 1.845  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.122      ;
; 1.845  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.122      ;
; 1.845  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.122      ;
; 1.845  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.122      ;
; 1.845  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.122      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.133      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.133      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.133      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.133      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.133      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.133      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.133      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.133      ;
; 50.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.306      ; 1.297      ;
; 51.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.336      ; 1.875      ;
; 51.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.337      ; 2.122      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.611 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.499      ; 3.281      ;
; 2.611 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.499      ; 3.281      ;
; 2.611 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.499      ; 3.281      ;
; 2.611 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.499      ; 3.281      ;
; 2.611 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.499      ; 3.281      ;
; 2.673 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.458      ; 3.302      ;
; 3.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.269      ;
; 3.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.269      ;
; 3.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.269      ;
; 3.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.269      ;
; 3.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.269      ;
; 3.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_addr[12]                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.267      ;
; 3.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.267      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 3.265      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 3.265      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 3.265      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 3.265      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 3.265      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.263      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.263      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.263      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 3.265      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.263      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.263      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.263      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.263      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.263      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.263      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.263      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 3.265      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.266      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.266      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.266      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.266      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.263      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 3.265      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.266      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.266      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.266      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 3.265      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.266      ;
; 3.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 3.265      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.273      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.273      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.273      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.273      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.273      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[0]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.265      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|packet_in_progress                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.264      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[1]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.265      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.265      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.265      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.257      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.259      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.259      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.253      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.253      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.253      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 3.255      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.253      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.265      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.253      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.257      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.253      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.259      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.259      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.253      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 3.255      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 3.255      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 3.255      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 3.255      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.257      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 3.255      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.259      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.265      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.265      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.265      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.265      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.265      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 3.244      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 3.244      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 3.255      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 3.255      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 3.255      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 3.248      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 3.248      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 3.246      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.265      ;
; 3.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.259      ;
; 3.033 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.257      ;
; 3.033 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.257      ;
; 3.033 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.257      ;
; 3.033 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.254      ;
; 3.033 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.257      ;
; 3.033 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.257      ;
; 3.033 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 3.245      ;
; 3.033 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.253      ;
; 3.033 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 3.252      ;
; 3.033 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.258      ;
; 3.033 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.257      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9   ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[11]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[12]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[13]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[14]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[15]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[16]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[17]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[18]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[19]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[20]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[21]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[22]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[23]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[10]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[11]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[12]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[13]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[14]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[15]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[16]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[17]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[18]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[19]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[20]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[21]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[22]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[23]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[24]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[25]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[26]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[27]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[28]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[29]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[30]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[31]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[32]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[33]                         ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[3]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[4]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[5]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[6]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[7]                          ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.566 ; 49.784       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ;
; 49.568 ; 49.786       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ;
; 49.568 ; 49.786       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                           ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                      ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                      ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                      ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                           ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                           ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                           ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                             ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                               ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                               ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                               ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                               ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                               ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                               ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                               ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                      ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                        ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                       ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                       ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                       ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                       ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                       ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                       ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                        ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                        ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                        ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                        ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                       ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                       ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                        ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                        ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                      ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                      ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                      ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                      ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                      ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                      ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                      ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                      ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                      ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                      ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                      ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                         ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                  ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                               ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                        ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.207 ; 1.290 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.159 ; 1.242 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.154 ; 1.237 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.144 ; 1.227 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.168 ; 1.251 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.134 ; 1.217 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.157 ; 1.240 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.167 ; 1.250 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.136 ; 1.219 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.152 ; 1.235 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.162 ; 1.245 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.180 ; 1.263 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.182 ; 1.265 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.160 ; 1.243 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.207 ; 1.290 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.189 ; 1.272 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.182 ; 1.265 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.119 ; 1.202 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.131 ; 1.214 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.144 ; 1.227 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.153 ; 1.236 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.143 ; 1.226 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.171 ; 1.254 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.129 ; 1.212 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.116 ; 1.199 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.122 ; 1.205 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.085 ; 1.168 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.115 ; 1.198 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.115 ; 1.198 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.106 ; 1.189 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.108 ; 1.191 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.136 ; 1.219 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.152 ; 1.235 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; 2.497 ; 2.776 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; 2.497 ; 2.776 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; 2.285 ; 2.578 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; 2.151 ; 2.461 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; 2.314 ; 2.584 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; 2.847 ; 3.151 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; 2.847 ; 3.148 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; 2.720 ; 3.000 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; 2.690 ; 2.985 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; 2.833 ; 3.151 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; 2.436 ; 2.741 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; 2.714 ; 3.042 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; 2.722 ; 3.028 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; 2.641 ; 2.944 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.518 ; -0.601 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.594 ; -0.677 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.588 ; -0.671 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.578 ; -0.661 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.602 ; -0.685 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.568 ; -0.651 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.591 ; -0.674 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.601 ; -0.684 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.569 ; -0.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.586 ; -0.669 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.596 ; -0.679 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.614 ; -0.697 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.617 ; -0.700 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.594 ; -0.677 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.641 ; -0.724 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.624 ; -0.707 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.616 ; -0.699 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.553 ; -0.636 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.565 ; -0.648 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.578 ; -0.661 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.587 ; -0.670 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.577 ; -0.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.607 ; -0.690 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.563 ; -0.646 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.550 ; -0.633 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.556 ; -0.639 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.518 ; -0.601 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.548 ; -0.631 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.548 ; -0.631 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.539 ; -0.622 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.542 ; -0.625 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.569 ; -0.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.586 ; -0.669 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; -1.690 ; -1.985 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; -1.895 ; -2.170 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; -1.839 ; -2.113 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; -1.690 ; -1.985 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; -1.870 ; -2.120 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; -1.987 ; -2.270 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; -2.382 ; -2.663 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; -2.261 ; -2.521 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; -2.232 ; -2.506 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; -2.370 ; -2.667 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; -1.987 ; -2.270 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; -2.254 ; -2.561 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; -2.264 ; -2.548 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; -2.184 ; -2.465 ; Rise       ; main_clk_50     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 3.081  ; 3.054  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.058  ; 3.031  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.000  ; 2.973  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.886  ; 2.882  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.081  ; 3.054  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.010  ; 2.983  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.026  ; 2.999  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.923  ; 2.919  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.949  ; 2.945  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.029  ; 3.002  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.023  ; 2.996  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.959  ; 2.955  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.051  ; 3.024  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.036  ; 3.009  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.068  ; 3.041  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.896  ; 2.892  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.068  ; 3.041  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.017  ; 2.990  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827  ; 0.941  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.088  ; 3.061  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.113  ; 3.086  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.033  ; 3.006  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 3.079  ; 3.052  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.089  ; 3.062  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 3.085  ; 3.058  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 3.079  ; 3.052  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 3.096  ; 3.069  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.106  ; 3.079  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 3.098  ; 3.071  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.061  ; 3.034  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.071  ; 3.044  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 3.113  ; 3.086  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 3.030  ; 3.003  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 3.093  ; 3.066  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.106  ; 3.079  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 2.957  ; 2.953  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 3.091  ; 3.064  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.054  ; 3.027  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 3.042  ; 3.015  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 3.069  ; 3.042  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 3.060  ; 3.033  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 3.050  ; 3.023  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 3.020  ; 2.993  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 3.064  ; 3.037  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 3.037  ; 3.010  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 3.031  ; 3.004  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 3.069  ; 3.042  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 3.099  ; 3.072  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 3.099  ; 3.072  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 3.068  ; 3.041  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 3.065  ; 3.038  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 3.098  ; 3.071  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 3.101  ; 3.074  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 3.091  ; 3.064  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 3.091  ; 3.064  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 3.027  ; 3.000  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 3.062  ; 3.035  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 2.935  ; 2.931  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.035  ; 3.008  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.012  ; 2.985  ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 11.219 ; 11.090 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 11.219 ; 11.090 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 10.699 ; 10.589 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827  ; 0.941  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 2.461  ; 2.456  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 2.630  ; 2.602  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 2.574  ; 2.546  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.461  ; 2.456  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 2.654  ; 2.626  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 2.584  ; 2.556  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 2.599  ; 2.571  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.497  ; 2.492  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.522  ; 2.517  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 2.603  ; 2.575  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 2.597  ; 2.569  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.532  ; 2.527  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 2.624  ; 2.596  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 2.609  ; 2.581  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 2.471  ; 2.466  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.471  ; 2.466  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 2.639  ; 2.611  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 2.591  ; 2.563  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.404  ; 0.516  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 2.659  ; 2.631  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 2.531  ; 2.526  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 2.607  ; 2.579  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 2.652  ; 2.624  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 2.662  ; 2.634  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 2.658  ; 2.630  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 2.652  ; 2.624  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 2.669  ; 2.641  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 2.679  ; 2.651  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 2.670  ; 2.642  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 2.634  ; 2.606  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 2.644  ; 2.616  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 2.686  ; 2.658  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 2.604  ; 2.576  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 2.666  ; 2.638  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 2.679  ; 2.651  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 2.531  ; 2.526  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 2.664  ; 2.636  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 2.627  ; 2.599  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 2.615  ; 2.587  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 2.642  ; 2.614  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 2.633  ; 2.605  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 2.623  ; 2.595  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 2.595  ; 2.567  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 2.637  ; 2.609  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 2.610  ; 2.582  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 2.604  ; 2.576  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 2.641  ; 2.613  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 2.671  ; 2.643  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 2.671  ; 2.643  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 2.640  ; 2.612  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 2.638  ; 2.610  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 2.670  ; 2.642  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 2.674  ; 2.646  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 2.508  ; 2.503  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 2.664  ; 2.636  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 2.601  ; 2.573  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 2.635  ; 2.607  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 2.508  ; 2.503  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 2.608  ; 2.580  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 2.587  ; 2.559  ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 10.299 ; 10.193 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 10.796 ; 10.671 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 10.299 ; 10.193 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.404  ; 0.516  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.819 ; 2.764 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.924 ; 2.836 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.950 ; 2.862 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.960 ; 2.872 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.946 ; 2.858 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.960 ; 2.872 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.957 ; 2.869 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.957 ; 2.869 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.969 ; 2.881 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.942 ; 2.854 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.942 ; 2.854 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.954 ; 2.866 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.911 ; 2.823 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.954 ; 2.866 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.937 ; 2.849 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.819 ; 2.764 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.942 ; 2.854 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.955 ; 2.867 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.943 ; 2.855 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.950 ; 2.862 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.941 ; 2.853 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.941 ; 2.853 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.911 ; 2.823 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.955 ; 2.867 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.948 ; 2.860 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.942 ; 2.854 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.980 ; 2.892 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.980 ; 2.892 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.980 ; 2.892 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.969 ; 2.881 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.966 ; 2.878 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.969 ; 2.881 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.962 ; 2.874 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.396 ; 2.341 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.501 ; 2.413 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.526 ; 2.438 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.536 ; 2.448 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.522 ; 2.434 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.536 ; 2.448 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.533 ; 2.445 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.533 ; 2.445 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.544 ; 2.456 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.518 ; 2.430 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.518 ; 2.430 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.530 ; 2.442 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.488 ; 2.400 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.530 ; 2.442 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.513 ; 2.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.396 ; 2.341 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.518 ; 2.430 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.531 ; 2.443 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.519 ; 2.431 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.526 ; 2.438 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.517 ; 2.429 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.517 ; 2.429 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.489 ; 2.401 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.531 ; 2.443 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.524 ; 2.436 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.518 ; 2.430 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.555 ; 2.467 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.555 ; 2.467 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.555 ; 2.467 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.544 ; 2.456 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.542 ; 2.454 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.544 ; 2.456 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.538 ; 2.450 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.831     ; 2.886     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.903     ; 2.991     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.929     ; 3.017     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.939     ; 3.027     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.925     ; 3.013     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.939     ; 3.027     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.936     ; 3.024     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.936     ; 3.024     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.948     ; 3.036     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.921     ; 3.009     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.921     ; 3.009     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.933     ; 3.021     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.890     ; 2.978     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.933     ; 3.021     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.916     ; 3.004     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.831     ; 2.886     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.921     ; 3.009     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.934     ; 3.022     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.922     ; 3.010     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.929     ; 3.017     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.920     ; 3.008     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.920     ; 3.008     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.890     ; 2.978     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.934     ; 3.022     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.927     ; 3.015     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.921     ; 3.009     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.959     ; 3.047     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.959     ; 3.047     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.959     ; 3.047     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.948     ; 3.036     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.945     ; 3.033     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.948     ; 3.036     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.941     ; 3.029     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.405     ; 2.460     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.477     ; 2.565     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.502     ; 2.590     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.512     ; 2.600     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.498     ; 2.586     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.512     ; 2.600     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.509     ; 2.597     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.509     ; 2.597     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.520     ; 2.608     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.494     ; 2.582     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.494     ; 2.582     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.506     ; 2.594     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.464     ; 2.552     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.506     ; 2.594     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.489     ; 2.577     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.405     ; 2.460     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.494     ; 2.582     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.507     ; 2.595     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.495     ; 2.583     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.502     ; 2.590     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.493     ; 2.581     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.493     ; 2.581     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.465     ; 2.553     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.507     ; 2.595     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.500     ; 2.588     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.494     ; 2.582     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.531     ; 2.619     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.531     ; 2.619     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.531     ; 2.619     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.520     ; 2.608     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.518     ; 2.606     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.520     ; 2.608     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.514     ; 2.602     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 31.889 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary             ;
+---------------------+----------+---------------+
; Clock               ; Slack    ; End Point TNS ;
+---------------------+----------+---------------+
; main_clk_50         ; -125.226 ; -6905.497     ;
; altera_reserved_tck ; 48.786   ; 0.000         ;
+---------------------+----------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.180 ; 0.000         ;
; main_clk_50         ; 0.180 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 16.989 ; 0.000         ;
; altera_reserved_tck ; 48.996 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.487 ; 0.000         ;
; main_clk_50         ; 1.545 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.356  ; 0.000             ;
; altera_reserved_tck ; 49.475 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                          ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -125.226 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.137      ; 145.370    ;
; -125.139 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.110      ; 145.256    ;
; -125.049 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 145.192    ;
; -124.970 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 145.113    ;
; -124.964 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 145.112    ;
; -124.962 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.109      ; 145.078    ;
; -124.927 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.137      ; 145.071    ;
; -124.909 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.142      ; 145.058    ;
; -124.883 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.109      ; 144.999    ;
; -124.869 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.137      ; 145.013    ;
; -124.863 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 145.006    ;
; -124.861 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.134      ; 145.002    ;
; -124.850 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.134      ; 144.991    ;
; -124.840 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.110      ; 144.957    ;
; -124.827 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.088      ; 144.922    ;
; -124.823 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.134      ; 144.964    ;
; -124.822 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.115      ; 144.944    ;
; -124.815 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.142      ; 144.964    ;
; -124.810 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.143      ; 144.960    ;
; -124.801 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.091      ; 144.899    ;
; -124.796 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 144.729    ;
; -124.787 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.140      ; 144.934    ;
; -124.787 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.137      ; 144.931    ;
; -124.782 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.110      ; 144.899    ;
; -124.776 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.109      ; 144.892    ;
; -124.774 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[2]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.142      ; 144.923    ;
; -124.774 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 144.888    ;
; -124.763 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 144.877    ;
; -124.762 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.101      ; 144.870    ;
; -124.760 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 144.908    ;
; -124.736 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 144.850    ;
; -124.728 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.115      ; 144.850    ;
; -124.725 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.137      ; 144.869    ;
; -124.723 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.116      ; 144.846    ;
; -124.717 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.134      ; 144.858    ;
; -124.716 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.142      ; 144.865    ;
; -124.714 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 144.862    ;
; -124.708 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.140      ; 144.855    ;
; -124.700 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.110      ; 144.817    ;
; -124.687 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[2]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.115      ; 144.809    ;
; -124.673 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.114      ; 144.794    ;
; -124.665 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 144.813    ;
; -124.650 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.087      ; 144.744    ;
; -124.647 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.146      ; 144.800    ;
; -124.639 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.137      ; 144.783    ;
; -124.638 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.110      ; 144.755    ;
; -124.632 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.134      ; 144.773    ;
; -124.630 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 144.744    ;
; -124.629 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.115      ; 144.751    ;
; -124.627 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.114      ; 144.748    ;
; -124.624 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.090      ; 144.721    ;
; -124.619 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 144.551    ;
; -124.609 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.143      ; 144.759    ;
; -124.607 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 144.755    ;
; -124.601 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.140      ; 144.748    ;
; -124.599 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.138      ; 144.744    ;
; -124.591 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[0]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 144.734    ;
; -124.588 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.138      ; 144.733    ;
; -124.585 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 144.692    ;
; -124.572 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.134      ; 144.713    ;
; -124.571 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.087      ; 144.665    ;
; -124.562 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[1]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 144.705    ;
; -124.561 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.138      ; 144.706    ;
; -124.553 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.146      ; 144.706    ;
; -124.552 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.110      ; 144.669    ;
; -124.551 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 144.489    ;
; -124.548 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.147      ; 144.702    ;
; -124.545 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 144.659    ;
; -124.545 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.090      ; 144.642    ;
; -124.540 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 144.472    ;
; -124.534 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.134      ; 144.675    ;
; -124.528 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.088      ; 144.623    ;
; -124.525 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 144.673    ;
; -124.522 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.116      ; 144.645    ;
; -124.512 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.137      ; 144.656    ;
; -124.512 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[2]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.146      ; 144.665    ;
; -124.510 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.093      ; 144.610    ;
; -124.506 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 144.613    ;
; -124.504 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.110      ; 144.621    ;
; -124.504 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[0]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.109      ; 144.620    ;
; -124.502 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.091      ; 144.600    ;
; -124.501 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.137      ; 144.645    ;
; -124.498 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.145      ; 144.650    ;
; -124.497 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 144.430    ;
; -124.485 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 144.599    ;
; -124.484 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.096      ; 144.587    ;
; -124.481 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.143      ; 144.631    ;
; -124.479 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 144.417    ;
; -124.475 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[1]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.109      ; 144.591    ;
; -124.470 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.088      ; 144.565    ;
; -124.464 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.087      ; 144.558    ;
; -124.463 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.101      ; 144.571    ;
; -124.463 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 144.611    ;
; -124.462 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.085      ; 144.554    ;
; -124.460 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[14] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.143      ; 144.610    ;
; -124.456 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.143      ; 144.606    ;
; -124.455 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.138      ; 144.600    ;
; -124.454 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.146      ; 144.607    ;
; -124.452 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.145      ; 144.604    ;
; -124.451 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.085      ; 144.543    ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.786 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.483      ;
; 48.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.482      ;
; 48.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.453      ;
; 48.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.450      ;
; 48.887 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.381      ;
; 48.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.357      ;
; 48.930 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.346      ;
; 48.936 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.341      ;
; 48.954 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.323      ;
; 48.964 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.288      ;
; 48.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.310      ;
; 48.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.286      ;
; 48.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.280      ;
; 49.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.266      ;
; 49.243 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.034      ;
; 49.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.962      ;
; 49.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 0.892      ;
; 49.636 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 0.639      ;
; 97.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.670      ;
; 97.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.663      ;
; 97.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.654      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.657      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.657      ;
; 97.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.650      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.635      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.635      ;
; 97.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.631      ;
; 97.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.548      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.543      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.542      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.542      ;
; 97.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.540      ;
; 97.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.539      ;
; 97.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.538      ;
; 97.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.535      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.538      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.538      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.516      ;
; 97.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.428      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.425      ;
; 97.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.424      ;
; 97.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.423      ;
; 97.532 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.402      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.396      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.395      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.393      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.416      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.416      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.369      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.368      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.364      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.342      ;
; 97.606 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.336      ;
; 97.606 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.336      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.348      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.348      ;
; 97.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.329      ;
; 97.617 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.316      ;
; 97.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.314      ;
; 97.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.314      ;
; 97.632 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.310      ;
; 97.632 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.302      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.299      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.298      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.298      ;
; 97.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.299      ;
; 97.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.299      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.232      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.232      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.232      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.232      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.232      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.232      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.232      ;
; 97.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.222      ;
; 97.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.211      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.219      ;
; 97.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.218      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.217      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.205      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.178      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.177      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.171      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.170      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.154      ;
; 97.786 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.148      ;
; 97.786 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.148      ;
; 97.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.154      ;
; 97.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.154      ;
; 97.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.154      ;
; 97.793 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.141      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.133      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.133      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.133      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.133      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.133      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.133      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.133      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.185 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.320      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.328      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.330      ;
; 0.213 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.339      ;
; 0.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.340      ;
; 0.215 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.341      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.374      ;
; 0.248 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.375      ;
; 0.252 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.387      ;
; 0.253 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.254 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.393      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.396      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.396      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.400      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.401      ;
; 0.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.408      ;
; 0.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.408      ;
; 0.287 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.414      ;
; 0.288 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.415      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.416      ;
; 0.289 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.421      ;
; 0.294 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.422      ;
; 0.295 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.421      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.426      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[33]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[32]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[31]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[30]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[29]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[28]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[27]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[26]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[25]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[24]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[23]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[22]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[21]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[20]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[19]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[18]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[17]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[16]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[15]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[14]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[13]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[12]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[11]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[10]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[9]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[8]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[7]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[6]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[5]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[4]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[3]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 2.793      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[12]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[11]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[10]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[9]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[8]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[7]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[6]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[5]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[4]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[3]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[2]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[1]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 16.992 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[0]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 2.785      ;
; 17.006 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 2.777      ;
; 17.006 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 2.777      ;
; 17.006 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 2.777      ;
; 17.006 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 2.777      ;
; 17.006 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 2.777      ;
; 17.006 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 2.777      ;
; 17.006 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 2.777      ;
; 17.006 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 2.777      ;
; 17.006 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 2.777      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.273      ;
; 49.150 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.118      ;
; 49.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.763      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.289      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.289      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.289      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.289      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.289      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.289      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.289      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.289      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.273      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.273      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.273      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.273      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.273      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.273      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.273      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.273      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.160      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.160      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.160      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.160      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.160      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.160      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.160      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.160      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.130      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.130      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.130      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.130      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.130      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.130      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.130      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.130      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.130      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.130      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.130      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.130      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.123      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.123      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.123      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.123      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.118      ;
; 98.868 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.097      ;
; 98.868 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.097      ;
; 99.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.934      ;
; 99.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.873      ;
; 99.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.873      ;
; 99.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.873      ;
; 99.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.873      ;
; 99.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.873      ;
; 99.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.873      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.827      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.827      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.827      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.827      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.827      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.827      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.827      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.827      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.827      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.827      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.827      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.827      ;
; 99.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.686      ;
; 99.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.686      ;
; 99.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.686      ;
; 99.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.686      ;
; 99.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.686      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.487  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.487  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.487  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.487  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.487  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.581  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.707      ;
; 0.581  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.707      ;
; 0.581  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.707      ;
; 0.581  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.707      ;
; 0.581  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.707      ;
; 0.581  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.707      ;
; 0.581  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.707      ;
; 0.581  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.707      ;
; 0.581  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.707      ;
; 0.581  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.707      ;
; 0.581  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.707      ;
; 0.581  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.707      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.780      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.780      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.780      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.780      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.780      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.780      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.800      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.979      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.982      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.982      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.982      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.982      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.839  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.988      ;
; 0.839  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.988      ;
; 0.839  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.988      ;
; 0.839  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.988      ;
; 0.839  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.988      ;
; 0.839  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.988      ;
; 0.839  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.988      ;
; 0.839  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.988      ;
; 0.839  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.988      ;
; 0.839  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.988      ;
; 0.839  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.988      ;
; 0.839  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.988      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.004      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.004      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.004      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.004      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.004      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.004      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.004      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.004      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.100      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.100      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.100      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.100      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.100      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.100      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.100      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.100      ;
; 0.974  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.123      ;
; 0.974  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.123      ;
; 0.974  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.123      ;
; 0.974  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.123      ;
; 0.974  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.123      ;
; 0.974  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.123      ;
; 0.974  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.123      ;
; 0.974  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.123      ;
; 50.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.360      ; 0.676      ;
; 50.513 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.382      ; 0.979      ;
; 50.633 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.383      ; 1.100      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.545 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.251      ; 1.880      ;
; 1.545 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.251      ; 1.880      ;
; 1.545 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.251      ; 1.880      ;
; 1.545 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.251      ; 1.880      ;
; 1.545 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.251      ; 1.880      ;
; 1.582 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.230      ; 1.896      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.883      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.883      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.882      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.882      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.882      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.882      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.882      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.883      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.882      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.883      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 1.875      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 1.875      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 1.875      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 1.875      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 1.875      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.883      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.882      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.872      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.872      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.872      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.872      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.872      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[0]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.029      ; 1.871      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|packet_in_progress                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[1]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.029      ; 1.871      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.029      ; 1.871      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.029      ; 1.871      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_addr[12]                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.873      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.883      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.883      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.872      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 1.862      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.872      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.872      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.872      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.872      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 1.862      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 1.862      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 1.862      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.879      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.880      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.872      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.873      ;
; 1.758 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.870      ;
; 1.759 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.883      ;
; 1.759 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 1.855      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.356 ; 9.511        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                                                  ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                   ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                   ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                                   ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                                                                                        ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entry_1[19]                                                                                                                                                                                                                                                                                                                  ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entry_1[25]                                                                                                                                                                                                                                                                                                                  ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entry_1[27]                                                                                                                                                                                                                                                                                                                  ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entry_1[3]                                                                                                                                                                                                                                                                                                                   ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~64                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~65                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~66                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~67                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~68                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~69                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~70                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~82                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~85                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~87                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~88                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~89                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~90                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~91                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~92                                                                                                                                                                                                                                                                                                                           ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~93                                                                                                                                                                                                                                                                                                                           ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                                                                  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                              ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                                                    ;
; 9.373 ; 9.557        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~224                                                                                                                                                                                                                                                                                                                          ;
; 9.373 ; 9.557        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~242                                                                                                                                                                                                                                                                                                                          ;
; 9.373 ; 9.557        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~243                                                                                                                                                                                                                                                                                                                          ;
; 9.373 ; 9.557        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~244                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.475 ; 49.691       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                             ;
; 49.476 ; 49.692       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ;
; 49.476 ; 49.692       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                                 ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.494 ; 49.678       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.494 ; 49.678       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.494 ; 49.678       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.500 ; 49.684       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.500 ; 49.684       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.500 ; 49.684       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                               ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                         ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                         ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                            ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                            ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.742 ; 1.121 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.692 ; 1.071 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.688 ; 1.067 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.679 ; 1.058 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.702 ; 1.081 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.669 ; 1.048 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.691 ; 1.070 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.701 ; 1.080 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.671 ; 1.050 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.688 ; 1.067 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.698 ; 1.077 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.715 ; 1.094 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.716 ; 1.095 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.695 ; 1.074 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.742 ; 1.121 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.722 ; 1.101 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.718 ; 1.097 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.654 ; 1.033 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.665 ; 1.044 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.675 ; 1.054 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.684 ; 1.063 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.674 ; 1.053 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.702 ; 1.081 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.664 ; 1.043 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.651 ; 1.030 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.658 ; 1.037 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.625 ; 1.004 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.655 ; 1.034 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.655 ; 1.034 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.641 ; 1.020 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.643 ; 1.022 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.671 ; 1.050 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.687 ; 1.066 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; 1.325 ; 2.054 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; 1.325 ; 2.054 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; 1.211 ; 1.927 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; 1.139 ; 1.845 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; 1.248 ; 1.962 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; 1.552 ; 2.315 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; 1.552 ; 2.311 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; 1.496 ; 2.245 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; 1.471 ; 2.224 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; 1.550 ; 2.315 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; 1.340 ; 2.078 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; 1.467 ; 2.224 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; 1.504 ; 2.255 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; 1.436 ; 2.192 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.304 ; -0.683 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.373 ; -0.752 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.368 ; -0.747 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.358 ; -0.737 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.382 ; -0.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.348 ; -0.727 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.371 ; -0.750 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.381 ; -0.760 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.350 ; -0.729 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.368 ; -0.747 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.378 ; -0.757 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.395 ; -0.774 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.397 ; -0.776 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.375 ; -0.754 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.423 ; -0.802 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.403 ; -0.782 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.398 ; -0.777 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.334 ; -0.713 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.345 ; -0.724 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.355 ; -0.734 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.364 ; -0.743 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.354 ; -0.733 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.383 ; -0.762 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.344 ; -0.723 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.332 ; -0.711 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.338 ; -0.717 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.304 ; -0.683 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.334 ; -0.713 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.334 ; -0.713 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.320 ; -0.699 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.322 ; -0.701 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.350 ; -0.729 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.366 ; -0.745 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; -0.887 ; -1.570 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; -0.992 ; -1.705 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; -0.962 ; -1.659 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; -0.887 ; -1.570 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; -0.998 ; -1.694 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; -1.087 ; -1.805 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; -1.291 ; -2.030 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; -1.237 ; -1.966 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; -1.214 ; -1.947 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; -1.290 ; -2.035 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; -1.087 ; -1.805 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; -1.209 ; -1.945 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; -1.245 ; -1.976 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; -1.179 ; -1.914 ; Rise       ; main_clk_50     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.820 ; 1.839 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.793 ; 1.812 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.736 ; 1.755 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.674 ; 1.673 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.820 ; 1.839 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.746 ; 1.765 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.760 ; 1.779 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.711 ; 1.710 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.737 ; 1.736 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.765 ; 1.784 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.760 ; 1.779 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.747 ; 1.746 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.785 ; 1.804 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.770 ; 1.789 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.798 ; 1.817 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.684 ; 1.683 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.798 ; 1.817 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.753 ; 1.772 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.419 ; 0.850 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.818 ; 1.837 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.848 ; 1.867 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.770 ; 1.789 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.815 ; 1.834 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.825 ; 1.844 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.821 ; 1.840 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.815 ; 1.834 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.832 ; 1.851 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.842 ; 1.861 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.833 ; 1.852 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.795 ; 1.814 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.805 ; 1.824 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.848 ; 1.867 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.766 ; 1.785 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.828 ; 1.847 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.840 ; 1.859 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.746 ; 1.745 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.825 ; 1.844 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.789 ; 1.808 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.778 ; 1.797 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.808 ; 1.827 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.799 ; 1.818 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.789 ; 1.808 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.760 ; 1.779 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.799 ; 1.818 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.771 ; 1.790 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.765 ; 1.784 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.799 ; 1.818 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.829 ; 1.848 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.829 ; 1.848 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.803 ; 1.822 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.801 ; 1.820 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.833 ; 1.852 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.837 ; 1.856 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.827 ; 1.846 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.827 ; 1.846 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.763 ; 1.782 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.798 ; 1.817 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.726 ; 1.725 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.771 ; 1.790 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.748 ; 1.767 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 6.365 ; 6.824 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 6.365 ; 6.824 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 6.126 ; 6.541 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.419 ; 0.850 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.421 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.537 ; 1.557 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.482 ; 1.502 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.421 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.565 ; 1.585 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.492 ; 1.512 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.457 ; 1.457 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.482 ; 1.482 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.511 ; 1.531 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.491 ; 1.491 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.530 ; 1.550 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.431 ; 1.431 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.431 ; 1.431 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.542 ; 1.562 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.499 ; 1.519 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.609 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.562 ; 1.582 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.492 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.560 ; 1.580 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.569 ; 1.589 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.566 ; 1.586 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.559 ; 1.579 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.577 ; 1.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.587 ; 1.607 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.577 ; 1.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.540 ; 1.560 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.550 ; 1.570 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.593 ; 1.613 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.512 ; 1.532 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.573 ; 1.593 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.586 ; 1.606 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.492 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.570 ; 1.590 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.534 ; 1.554 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.523 ; 1.543 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.553 ; 1.573 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.544 ; 1.564 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.534 ; 1.554 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.544 ; 1.564 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.517 ; 1.537 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.510 ; 1.530 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.543 ; 1.563 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.573 ; 1.593 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.573 ; 1.593 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.547 ; 1.567 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.545 ; 1.565 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.577 ; 1.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.581 ; 1.601 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.471 ; 1.471 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.571 ; 1.591 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.509 ; 1.529 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.543 ; 1.563 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.471 ; 1.471 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.495 ; 1.515 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 5.910 ; 6.308 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 6.136 ; 6.577 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 5.910 ; 6.308 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.609 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.658 ; 1.645 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.713 ; 1.712 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.738 ; 1.737 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.748 ; 1.747 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.734 ; 1.733 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.748 ; 1.747 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.745 ; 1.744 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.745 ; 1.744 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.756 ; 1.755 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.728 ; 1.727 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.728 ; 1.727 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.741 ; 1.740 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.699 ; 1.698 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.741 ; 1.740 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.723 ; 1.722 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.658 ; 1.645 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.728 ; 1.727 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.742 ; 1.741 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.731 ; 1.730 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.741 ; 1.740 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.732 ; 1.731 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.732 ; 1.731 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.703 ; 1.702 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.742 ; 1.741 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.734 ; 1.733 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.728 ; 1.727 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.762 ; 1.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.762 ; 1.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.762 ; 1.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.756 ; 1.755 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.754 ; 1.753 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.756 ; 1.755 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.750 ; 1.749 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.405 ; 1.392 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.460 ; 1.459 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.484 ; 1.483 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.493 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.480 ; 1.479 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.493 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.491 ; 1.490 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.491 ; 1.490 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.501 ; 1.500 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.474 ; 1.473 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.474 ; 1.473 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.487 ; 1.486 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.446 ; 1.445 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.487 ; 1.486 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.470 ; 1.469 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.405 ; 1.392 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.474 ; 1.473 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.488 ; 1.487 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.477 ; 1.476 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.487 ; 1.486 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.478 ; 1.477 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.478 ; 1.477 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.450 ; 1.449 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.488 ; 1.487 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.481 ; 1.480 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.474 ; 1.473 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.507 ; 1.506 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.507 ; 1.506 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.507 ; 1.506 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.501 ; 1.500 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.499 ; 1.498 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.501 ; 1.500 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.495 ; 1.494 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.677     ; 1.690     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.744     ; 1.745     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.769     ; 1.770     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.779     ; 1.780     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.765     ; 1.766     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.779     ; 1.780     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.776     ; 1.777     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.776     ; 1.777     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.787     ; 1.788     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.759     ; 1.760     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.759     ; 1.760     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.772     ; 1.773     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.730     ; 1.731     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.772     ; 1.773     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.754     ; 1.755     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.677     ; 1.690     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.759     ; 1.760     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.773     ; 1.774     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.762     ; 1.763     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.772     ; 1.773     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.763     ; 1.764     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.763     ; 1.764     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.734     ; 1.735     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.773     ; 1.774     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.765     ; 1.766     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.759     ; 1.760     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.793     ; 1.794     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.793     ; 1.794     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.793     ; 1.794     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.787     ; 1.788     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.785     ; 1.786     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.787     ; 1.788     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.781     ; 1.782     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.423     ; 1.436     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.490     ; 1.491     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.514     ; 1.515     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.523     ; 1.524     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.510     ; 1.511     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.523     ; 1.524     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.521     ; 1.522     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.521     ; 1.522     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.531     ; 1.532     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.504     ; 1.505     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.504     ; 1.505     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.517     ; 1.518     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.476     ; 1.477     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.517     ; 1.518     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.500     ; 1.501     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.423     ; 1.436     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.504     ; 1.505     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.518     ; 1.519     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.507     ; 1.508     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.517     ; 1.518     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.508     ; 1.509     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.508     ; 1.509     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.480     ; 1.481     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.518     ; 1.519     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.511     ; 1.512     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.504     ; 1.505     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.537     ; 1.538     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.537     ; 1.538     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.537     ; 1.538     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.531     ; 1.532     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.529     ; 1.530     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.531     ; 1.532     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.525     ; 1.526     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 35.612 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+------------+-------+----------+---------+---------------------+
; Clock                ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -271.176   ; 0.180 ; 14.400   ; 0.487   ; 9.356               ;
;  altera_reserved_tck ; 47.043     ; 0.180 ; 47.632   ; 0.487   ; 49.475              ;
;  main_clk_50         ; -271.176   ; 0.180 ; 14.400   ; 1.545   ; 9.356               ;
; Design-wide TNS      ; -15011.078 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000      ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50         ; -15011.078 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+------------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.384 ; 1.488 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.336 ; 1.440 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.332 ; 1.436 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.321 ; 1.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.346 ; 1.450 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.311 ; 1.415 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.334 ; 1.438 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.344 ; 1.448 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.315 ; 1.419 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.329 ; 1.433 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.339 ; 1.443 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.357 ; 1.461 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.358 ; 1.462 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.337 ; 1.441 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.384 ; 1.488 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.366 ; 1.470 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.359 ; 1.463 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.297 ; 1.401 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.308 ; 1.412 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.323 ; 1.427 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.331 ; 1.435 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.321 ; 1.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.349 ; 1.453 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.307 ; 1.411 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.294 ; 1.398 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.299 ; 1.403 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.262 ; 1.366 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.292 ; 1.396 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.292 ; 1.396 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.285 ; 1.389 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.285 ; 1.389 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.315 ; 1.419 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.329 ; 1.433 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; 2.783 ; 3.253 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; 2.783 ; 3.253 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; 2.552 ; 3.028 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; 2.417 ; 2.900 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; 2.586 ; 3.031 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; 3.155 ; 3.660 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; 3.155 ; 3.647 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; 3.019 ; 3.487 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; 2.984 ; 3.481 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; 3.138 ; 3.660 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; 2.722 ; 3.203 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; 3.018 ; 3.547 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; 3.013 ; 3.524 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; 2.936 ; 3.441 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.304 ; -0.601 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.373 ; -0.677 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.368 ; -0.671 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.358 ; -0.661 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.382 ; -0.685 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.348 ; -0.651 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.371 ; -0.674 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.381 ; -0.684 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.350 ; -0.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.368 ; -0.669 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.378 ; -0.679 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.395 ; -0.697 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.397 ; -0.700 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.375 ; -0.677 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.423 ; -0.724 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.403 ; -0.707 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.398 ; -0.699 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.334 ; -0.636 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.345 ; -0.648 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.355 ; -0.661 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.364 ; -0.670 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.354 ; -0.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.383 ; -0.690 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.344 ; -0.646 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.332 ; -0.633 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.338 ; -0.639 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.304 ; -0.601 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.334 ; -0.631 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.334 ; -0.631 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.320 ; -0.622 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.322 ; -0.625 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.350 ; -0.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.366 ; -0.669 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; -0.887 ; -1.570 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; -0.992 ; -1.705 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; -0.962 ; -1.659 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; -0.887 ; -1.570 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; -0.998 ; -1.694 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; -1.087 ; -1.805 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; -1.291 ; -2.030 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; -1.237 ; -1.966 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; -1.214 ; -1.947 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; -1.290 ; -2.035 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; -1.087 ; -1.805 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; -1.209 ; -1.945 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; -1.245 ; -1.976 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; -1.179 ; -1.914 ; Rise       ; main_clk_50     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 3.361  ; 3.334  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.338  ; 3.311  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.283  ; 3.256  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.183  ; 3.153  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.361  ; 3.334  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.293  ; 3.266  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.308  ; 3.281  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.220  ; 3.190  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.244  ; 3.214  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.312  ; 3.285  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.306  ; 3.279  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.256  ; 3.226  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.334  ; 3.307  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.318  ; 3.291  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.349  ; 3.322  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.193  ; 3.163  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.349  ; 3.322  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.300  ; 3.273  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827  ; 0.941  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.369  ; 3.342  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.395  ; 3.368  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.316  ; 3.289  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 3.361  ; 3.334  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.372  ; 3.345  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 3.366  ; 3.339  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 3.379  ; 3.352  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.389  ; 3.362  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 3.378  ; 3.351  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.344  ; 3.317  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.354  ; 3.327  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 3.395  ; 3.368  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 3.313  ; 3.286  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 3.375  ; 3.348  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.388  ; 3.361  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 3.254  ; 3.224  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 3.374  ; 3.347  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.336  ; 3.309  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 3.325  ; 3.298  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 3.349  ; 3.322  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 3.341  ; 3.314  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 3.331  ; 3.304  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 3.302  ; 3.275  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 3.346  ; 3.319  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 3.319  ; 3.292  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 3.314  ; 3.287  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 3.351  ; 3.324  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 3.381  ; 3.354  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 3.381  ; 3.354  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 3.348  ; 3.321  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 3.348  ; 3.321  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 3.378  ; 3.351  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 3.384  ; 3.357  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 3.374  ; 3.347  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 3.374  ; 3.347  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 3.310  ; 3.283  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 3.345  ; 3.318  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 3.229  ; 3.199  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.316  ; 3.289  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.295  ; 3.268  ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 12.246 ; 12.343 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 12.246 ; 12.343 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 11.695 ; 11.773 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827  ; 0.941  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.421 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.537 ; 1.557 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.482 ; 1.502 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.421 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.565 ; 1.585 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.492 ; 1.512 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.457 ; 1.457 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.482 ; 1.482 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.511 ; 1.531 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.491 ; 1.491 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.530 ; 1.550 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.431 ; 1.431 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.431 ; 1.431 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.542 ; 1.562 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.499 ; 1.519 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.444 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.562 ; 1.582 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.492 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.560 ; 1.580 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.569 ; 1.589 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.566 ; 1.586 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.559 ; 1.579 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.577 ; 1.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.587 ; 1.607 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.577 ; 1.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.540 ; 1.560 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.550 ; 1.570 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.593 ; 1.613 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.512 ; 1.532 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.573 ; 1.593 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.586 ; 1.606 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.492 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.570 ; 1.590 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.534 ; 1.554 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.523 ; 1.543 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.553 ; 1.573 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.544 ; 1.564 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.534 ; 1.554 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.544 ; 1.564 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.517 ; 1.537 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.510 ; 1.530 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.543 ; 1.563 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.573 ; 1.593 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.573 ; 1.593 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.547 ; 1.567 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.545 ; 1.565 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.577 ; 1.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.581 ; 1.601 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.471 ; 1.471 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.571 ; 1.591 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.509 ; 1.529 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.543 ; 1.563 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.471 ; 1.471 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.495 ; 1.515 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 5.910 ; 6.308 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 6.136 ; 6.577 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 5.910 ; 6.308 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.444 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1525         ; 0          ; 32       ; 2        ;
; main_clk_50         ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path   ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1525         ; 0          ; 32       ; 2        ;
; main_clk_50         ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path   ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; main_clk_50         ; main_clk_50         ; 2401     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; main_clk_50         ; main_clk_50         ; 2401     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 88    ; 88   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Mon Dec 05 18:51:22 2016
Info: Command: quartus_sta neural -c neural
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'neural.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at neural.sdc(50): m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at neural.sdc(50): m_lab7_soc|sdram_pll|sd1|pll7|clk[0] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at neural.sdc(50): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]} -source [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 
Warning (332049): Ignored create_generated_clock at neural.sdc(50): Argument -source is an empty collection
Warning (332174): Ignored filter at neural.sdc(51): m_lab7_soc|sdram_pll|sd1|pll7|clk[1] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at neural.sdc(51): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]} -source [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]}] 
Warning (332049): Ignored create_generated_clock at neural.sdc(51): Argument -source is an empty collection
Warning (332174): Ignored filter at neural.sdc(70): m_lab7_soc|sdram_pll|sd1|pll7|clk[0] could not be matched with a clock
Warning (332049): Ignored set_input_delay at neural.sdc(70): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_input_delay at neural.sdc(71): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_input_delay at neural.sdc(72): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_input_delay at neural.sdc(73): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_input_delay at neural.sdc(74): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_input_delay at neural.sdc(75): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_input_delay at neural.sdc(76): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_input_delay at neural.sdc(77): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_input_delay at neural.sdc(78): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_input_delay at neural.sdc(79): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_input_delay at neural.sdc(80): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_input_delay at neural.sdc(81): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_input_delay at neural.sdc(82): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_input_delay at neural.sdc(83): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_input_delay at neural.sdc(84): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_input_delay at neural.sdc(85): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_input_delay at neural.sdc(86): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_input_delay at neural.sdc(87): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_input_delay at neural.sdc(88): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_input_delay at neural.sdc(89): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_input_delay at neural.sdc(90): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_input_delay at neural.sdc(91): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_input_delay at neural.sdc(92): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_input_delay at neural.sdc(93): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_input_delay at neural.sdc(94): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_input_delay at neural.sdc(95): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_input_delay at neural.sdc(96): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_input_delay at neural.sdc(97): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_input_delay at neural.sdc(98): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_input_delay at neural.sdc(99): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_input_delay at neural.sdc(100): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_input_delay at neural.sdc(101): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_input_delay at neural.sdc(102): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[16]}]
Warning (332049): Ignored set_input_delay at neural.sdc(103): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[16]}]
Warning (332049): Ignored set_input_delay at neural.sdc(104): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[17]}]
Warning (332049): Ignored set_input_delay at neural.sdc(105): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[17]}]
Warning (332049): Ignored set_input_delay at neural.sdc(106): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[18]}]
Warning (332049): Ignored set_input_delay at neural.sdc(107): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[18]}]
Warning (332049): Ignored set_input_delay at neural.sdc(108): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[19]}]
Warning (332049): Ignored set_input_delay at neural.sdc(109): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[19]}]
Warning (332049): Ignored set_input_delay at neural.sdc(110): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[20]}]
Warning (332049): Ignored set_input_delay at neural.sdc(111): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[20]}]
Warning (332049): Ignored set_input_delay at neural.sdc(112): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[21]}]
Warning (332049): Ignored set_input_delay at neural.sdc(113): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[21]}]
Warning (332049): Ignored set_input_delay at neural.sdc(114): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[22]}]
Warning (332049): Ignored set_input_delay at neural.sdc(115): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[22]}]
Warning (332049): Ignored set_input_delay at neural.sdc(116): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[23]}]
Warning (332049): Ignored set_input_delay at neural.sdc(117): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[23]}]
Warning (332049): Ignored set_input_delay at neural.sdc(118): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[24]}]
Warning (332049): Ignored set_input_delay at neural.sdc(119): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[24]}]
Warning (332049): Ignored set_input_delay at neural.sdc(120): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[25]}]
Warning (332049): Ignored set_input_delay at neural.sdc(121): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[25]}]
Warning (332049): Ignored set_input_delay at neural.sdc(122): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[26]}]
Warning (332049): Ignored set_input_delay at neural.sdc(123): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[26]}]
Warning (332049): Ignored set_input_delay at neural.sdc(124): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[27]}]
Warning (332049): Ignored set_input_delay at neural.sdc(125): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[27]}]
Warning (332049): Ignored set_input_delay at neural.sdc(126): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[28]}]
Warning (332049): Ignored set_input_delay at neural.sdc(127): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[28]}]
Warning (332049): Ignored set_input_delay at neural.sdc(128): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[29]}]
Warning (332049): Ignored set_input_delay at neural.sdc(129): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[29]}]
Warning (332049): Ignored set_input_delay at neural.sdc(130): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[30]}]
Warning (332049): Ignored set_input_delay at neural.sdc(131): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[30]}]
Warning (332049): Ignored set_input_delay at neural.sdc(132): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[31]}]
Warning (332049): Ignored set_input_delay at neural.sdc(133): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[31]}]
Warning (332049): Ignored set_output_delay at neural.sdc(173): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[0]}]
Warning (332049): Ignored set_output_delay at neural.sdc(174): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[1]}]
Warning (332049): Ignored set_output_delay at neural.sdc(175): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[2]}]
Warning (332049): Ignored set_output_delay at neural.sdc(176): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[3]}]
Warning (332049): Ignored set_output_delay at neural.sdc(177): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[4]}]
Warning (332049): Ignored set_output_delay at neural.sdc(178): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[5]}]
Warning (332049): Ignored set_output_delay at neural.sdc(179): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[6]}]
Warning (332049): Ignored set_output_delay at neural.sdc(180): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[7]}]
Warning (332049): Ignored set_output_delay at neural.sdc(181): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[8]}]
Warning (332049): Ignored set_output_delay at neural.sdc(182): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[9]}]
Warning (332049): Ignored set_output_delay at neural.sdc(183): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[10]}]
Warning (332049): Ignored set_output_delay at neural.sdc(184): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[11]}]
Warning (332049): Ignored set_output_delay at neural.sdc(185): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[12]}]
Warning (332049): Ignored set_output_delay at neural.sdc(186): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_BA[0]}]
Warning (332049): Ignored set_output_delay at neural.sdc(187): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_BA[1]}]
Warning (332049): Ignored set_output_delay at neural.sdc(188): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CAS_N}]
Warning (332049): Ignored set_output_delay at neural.sdc(189): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CKE}]
Warning (332049): Ignored set_output_delay at neural.sdc(190): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CS_N}]
Warning (332049): Ignored set_output_delay at neural.sdc(191): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[0]}]
Warning (332049): Ignored set_output_delay at neural.sdc(192): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[1]}]
Warning (332049): Ignored set_output_delay at neural.sdc(193): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[2]}]
Warning (332049): Ignored set_output_delay at neural.sdc(194): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[3]}]
Warning (332049): Ignored set_output_delay at neural.sdc(195): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_output_delay at neural.sdc(196): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_output_delay at neural.sdc(197): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_output_delay at neural.sdc(198): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_output_delay at neural.sdc(199): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_output_delay at neural.sdc(200): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_output_delay at neural.sdc(201): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_output_delay at neural.sdc(202): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_output_delay at neural.sdc(203): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_output_delay at neural.sdc(204): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_output_delay at neural.sdc(205): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_output_delay at neural.sdc(206): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_output_delay at neural.sdc(207): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_output_delay at neural.sdc(208): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_output_delay at neural.sdc(209): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_output_delay at neural.sdc(210): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_output_delay at neural.sdc(211): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[16]}]
Warning (332049): Ignored set_output_delay at neural.sdc(212): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[17]}]
Warning (332049): Ignored set_output_delay at neural.sdc(213): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[18]}]
Warning (332049): Ignored set_output_delay at neural.sdc(214): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[19]}]
Warning (332049): Ignored set_output_delay at neural.sdc(215): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[20]}]
Warning (332049): Ignored set_output_delay at neural.sdc(216): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[21]}]
Warning (332049): Ignored set_output_delay at neural.sdc(217): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[22]}]
Warning (332049): Ignored set_output_delay at neural.sdc(218): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[23]}]
Warning (332049): Ignored set_output_delay at neural.sdc(219): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[24]}]
Warning (332049): Ignored set_output_delay at neural.sdc(220): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[25]}]
Warning (332049): Ignored set_output_delay at neural.sdc(221): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[26]}]
Warning (332049): Ignored set_output_delay at neural.sdc(222): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[27]}]
Warning (332049): Ignored set_output_delay at neural.sdc(223): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[28]}]
Warning (332049): Ignored set_output_delay at neural.sdc(224): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[29]}]
Warning (332049): Ignored set_output_delay at neural.sdc(225): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[30]}]
Warning (332049): Ignored set_output_delay at neural.sdc(226): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[31]}]
Warning (332049): Ignored set_output_delay at neural.sdc(227): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_RAS_N}]
Warning (332049): Ignored set_output_delay at neural.sdc(228): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_WE_N}]
Warning (332049): Ignored set_output_delay at neural.sdc(229): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CLK}]
Warning (332174): Ignored filter at neural.sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at neural.sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(257): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at neural.sdc(257): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(258): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at neural.sdc(258): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(258): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}]
Warning (332049): Ignored set_false_path at neural.sdc(258): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(259): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at neural.sdc(259): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(259): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}]
Warning (332049): Ignored set_false_path at neural.sdc(259): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(260): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at neural.sdc(260): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(260): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}]
Warning (332049): Ignored set_false_path at neural.sdc(260): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(261): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(261): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at neural.sdc(261): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(262): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(262): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}]
Warning (332049): Ignored set_false_path at neural.sdc(262): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(263): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(263): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}]
Warning (332174): Ignored filter at neural.sdc(264): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(264): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}]
Info (332104): Reading SDC File: 'neural_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -271.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -271.176          -15011.078 main_clk_50 
    Info (332119):    47.043               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 altera_reserved_tck 
    Info (332119):     0.401               0.000 main_clk_50 
Info (332146): Worst-case recovery slack is 14.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.400               0.000 main_clk_50 
    Info (332119):    47.632               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 altera_reserved_tck 
    Info (332119):     2.938               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.493               0.000 main_clk_50 
    Info (332119):    49.624               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 31.148 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -242.626
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -242.626          -13405.766 main_clk_50 
    Info (332119):    47.383               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 main_clk_50 
    Info (332119):     0.353               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.974               0.000 main_clk_50 
    Info (332119):    47.934               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.905               0.000 altera_reserved_tck 
    Info (332119):     2.611               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.531
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.531               0.000 main_clk_50 
    Info (332119):    49.566               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 31.889 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -125.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -125.226           -6905.497 main_clk_50 
    Info (332119):    48.786               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 altera_reserved_tck 
    Info (332119):     0.180               0.000 main_clk_50 
Info (332146): Worst-case recovery slack is 16.989
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.989               0.000 main_clk_50 
    Info (332119):    48.996               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.487               0.000 altera_reserved_tck 
    Info (332119):     1.545               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.356               0.000 main_clk_50 
    Info (332119):    49.475               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 35.612 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 184 warnings
    Info: Peak virtual memory: 930 megabytes
    Info: Processing ended: Mon Dec 05 18:52:31 2016
    Info: Elapsed time: 00:01:09
    Info: Total CPU time (on all processors): 00:01:07


