Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep  5 16:51:06 2023
| Host         : A4338-27 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys_alu_timing_summary_routed.rpt -pb nexys_alu_timing_summary_routed.pb -rpx nexys_alu_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_alu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.050        0.000                      0                   71        0.197        0.000                      0                   71        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.050        0.000                      0                   71        0.197        0.000                      0                   71        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 ANreg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 1.488ns (21.564%)  route 5.413ns (78.436%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.618     5.221    CLK100_IBUF_BUFG
    SLICE_X56Y83         FDSE                                         r  ANreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDSE (Prop_fdse_C_Q)         0.518     5.739 r  ANreg_reg[5]/Q
                         net (fo=17, routed)          1.495     7.234    AN_OBUF[5]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.146     7.380 r  semseg[1]_i_61/O
                         net (fo=2, routed)           1.177     8.557    semseg[1]_i_61_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.328     8.885 f  semseg[2]_i_68/O
                         net (fo=1, routed)           0.301     9.186    semseg[2]_i_68_n_0
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.310 f  semseg[2]_i_34/O
                         net (fo=1, routed)           1.006    10.316    semseg[2]_i_34_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I3_O)        0.124    10.440 f  semseg[2]_i_13/O
                         net (fo=1, routed)           0.866    11.306    semseg[2]_i_13_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.124    11.430 r  semseg[2]_i_5/O
                         net (fo=1, routed)           0.567    11.997    semseg[2]_i_5_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.124    12.121 r  semseg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.121    semseg[2]
    SLICE_X52Y81         FDRE                                         r  semseg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.494    14.917    CLK100_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  semseg_reg[2]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X52Y81         FDRE (Setup_fdre_C_D)        0.031    15.171    semseg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 ANreg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 1.364ns (23.467%)  route 4.448ns (76.533%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.618     5.221    CLK100_IBUF_BUFG
    SLICE_X56Y83         FDSE                                         r  ANreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDSE (Prop_fdse_C_Q)         0.518     5.739 r  ANreg_reg[5]/Q
                         net (fo=17, routed)          1.495     7.234    AN_OBUF[5]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.146     7.380 r  semseg[1]_i_61/O
                         net (fo=2, routed)           1.180     8.560    semseg[1]_i_61_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.328     8.888 f  semseg[1]_i_32/O
                         net (fo=1, routed)           0.402     9.290    semseg[1]_i_32_n_0
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.414 r  semseg[1]_i_12/O
                         net (fo=1, routed)           1.017    10.431    semseg[1]_i_12_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.555 r  semseg[1]_i_5/O
                         net (fo=1, routed)           0.354    10.909    semseg[1]_i_5_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.033 r  semseg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.033    semseg[1]
    SLICE_X54Y83         FDRE                                         r  semseg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.497    14.920    CLK100_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  semseg_reg[1]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.077    15.220    semseg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.934ns (20.683%)  route 3.582ns (79.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.635     5.238    CLK100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.804     6.497    counter_reg[5]
    SLICE_X14Y81         LUT2 (Prop_lut2_I0_O)        0.150     6.647 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.469     7.117    ANreg[7]_i_2_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I0_O)        0.328     7.445 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          2.309     9.753    ANreg[7]_i_1_n_0
    SLICE_X52Y78         FDSE                                         r  ANreg_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.492    14.915    CLK100_IBUF_BUFG
    SLICE_X52Y78         FDSE                                         r  ANreg_reg[5]_lopt_replica/C
                         clock pessimism              0.187    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X52Y78         FDSE (Setup_fdse_C_CE)      -0.205    14.861    ANreg_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.934ns (21.081%)  route 3.497ns (78.919%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.635     5.238    CLK100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.804     6.497    counter_reg[5]
    SLICE_X14Y81         LUT2 (Prop_lut2_I0_O)        0.150     6.647 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.469     7.117    ANreg[7]_i_2_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I0_O)        0.328     7.445 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          2.224     9.668    ANreg[7]_i_1_n_0
    SLICE_X58Y86         FDSE                                         r  ANreg_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X58Y86         FDSE                                         r  ANreg_reg[6]_lopt_replica/C
                         clock pessimism              0.187    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y86         FDSE (Setup_fdse_C_CE)      -0.169    14.909    ANreg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.934ns (21.340%)  route 3.443ns (78.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.635     5.238    CLK100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.804     6.497    counter_reg[5]
    SLICE_X14Y81         LUT2 (Prop_lut2_I0_O)        0.150     6.647 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.469     7.117    ANreg[7]_i_2_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I0_O)        0.328     7.445 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          2.170     9.614    ANreg[7]_i_1_n_0
    SLICE_X54Y78         FDSE                                         r  ANreg_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.492    14.915    CLK100_IBUF_BUFG
    SLICE_X54Y78         FDSE                                         r  ANreg_reg[7]_lopt_replica/C
                         clock pessimism              0.187    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X54Y78         FDSE (Setup_fdse_C_CE)      -0.169    14.897    ANreg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.934ns (21.768%)  route 3.357ns (78.232%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.635     5.238    CLK100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.804     6.497    counter_reg[5]
    SLICE_X14Y81         LUT2 (Prop_lut2_I0_O)        0.150     6.647 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.469     7.117    ANreg[7]_i_2_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I0_O)        0.328     7.445 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          2.084     9.528    ANreg[7]_i_1_n_0
    SLICE_X58Y85         FDSE                                         r  ANreg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X58Y85         FDSE                                         r  ANreg_reg[6]/C
                         clock pessimism              0.187    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y85         FDSE (Setup_fdse_C_CE)      -0.169    14.909    ANreg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.934ns (21.768%)  route 3.357ns (78.232%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.635     5.238    CLK100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.804     6.497    counter_reg[5]
    SLICE_X14Y81         LUT2 (Prop_lut2_I0_O)        0.150     6.647 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.469     7.117    ANreg[7]_i_2_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I0_O)        0.328     7.445 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          2.084     9.528    ANreg[7]_i_1_n_0
    SLICE_X58Y85         FDSE                                         r  ANreg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X58Y85         FDSE                                         r  ANreg_reg[7]/C
                         clock pessimism              0.187    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y85         FDSE (Setup_fdse_C_CE)      -0.169    14.909    ANreg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 ANreg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.828ns (18.538%)  route 3.638ns (81.462%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.616     5.219    CLK100_IBUF_BUFG
    SLICE_X52Y82         FDSE                                         r  ANreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDSE (Prop_fdse_C_Q)         0.456     5.675 r  ANreg_reg[2]/Q
                         net (fo=14, routed)          1.546     7.221    AN_OBUF[2]
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.345 f  semseg[0]_i_10/O
                         net (fo=1, routed)           0.650     7.994    semseg[0]_i_10_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.118 f  semseg[0]_i_2/O
                         net (fo=1, routed)           1.443     9.561    semseg[0]_i_2_n_0
    SLICE_X53Y83         LUT5 (Prop_lut5_I0_O)        0.124     9.685 r  semseg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.685    semseg[0]
    SLICE_X53Y83         FDRE                                         r  semseg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.497    14.920    CLK100_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  semseg_reg[0]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.029    15.189    semseg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 ANreg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.138ns (25.772%)  route 3.278ns (74.228%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.618     5.221    CLK100_IBUF_BUFG
    SLICE_X56Y83         FDSE                                         r  ANreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDSE (Prop_fdse_C_Q)         0.518     5.739 f  ANreg_reg[5]/Q
                         net (fo=17, routed)          0.983     6.722    AN_OBUF[5]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.846 r  semseg[3]_i_118/O
                         net (fo=1, routed)           0.554     7.400    semseg[3]_i_118_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.524 r  semseg[3]_i_66/O
                         net (fo=1, routed)           0.292     7.817    semseg[3]_i_66_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.941 f  semseg[3]_i_25/O
                         net (fo=1, routed)           1.004     8.945    semseg[3]_i_25_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.069 r  semseg[3]_i_8/O
                         net (fo=1, routed)           0.443     9.512    semseg[3]_i_8_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.636 r  semseg[3]_i_2/O
                         net (fo=1, routed)           0.000     9.636    semseg[3]
    SLICE_X53Y81         FDRE                                         r  semseg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.494    14.917    CLK100_IBUF_BUFG
    SLICE_X53Y81         FDRE                                         r  semseg_reg[3]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X53Y81         FDRE (Setup_fdre_C_D)        0.029    15.169    semseg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.934ns (22.642%)  route 3.191ns (77.358%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.635     5.238    CLK100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.804     6.497    counter_reg[5]
    SLICE_X14Y81         LUT2 (Prop_lut2_I0_O)        0.150     6.647 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.469     7.117    ANreg[7]_i_2_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I0_O)        0.328     7.445 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          1.918     9.363    ANreg[7]_i_1_n_0
    SLICE_X56Y83         FDSE                                         r  ANreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.498    14.921    CLK100_IBUF_BUFG
    SLICE_X56Y83         FDSE                                         r  ANreg_reg[5]/C
                         clock pessimism              0.187    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X56Y83         FDSE (Setup_fdse_C_CE)      -0.169    14.903    ANreg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ANreg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    CLK100_IBUF_BUFG
    SLICE_X52Y82         FDSE                                         r  ANreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDSE (Prop_fdse_C_Q)         0.141     1.618 r  ANreg_reg[3]/Q
                         net (fo=11, routed)          0.140     1.759    AN_OBUF[3]
    SLICE_X55Y82         FDSE                                         r  ANreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.991    CLK100_IBUF_BUFG
    SLICE_X55Y82         FDSE                                         r  ANreg_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X55Y82         FDSE (Hold_fdse_C_D)         0.070     1.561    ANreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ANreg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.271%)  route 0.396ns (73.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    CLK100_IBUF_BUFG
    SLICE_X52Y82         FDSE                                         r  ANreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDSE (Prop_fdse_C_Q)         0.141     1.618 r  ANreg_reg[2]/Q
                         net (fo=14, routed)          0.396     2.014    AN_OBUF[2]
    SLICE_X34Y86         FDSE                                         r  ANreg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     2.001    CLK100_IBUF_BUFG
    SLICE_X34Y86         FDSE                                         r  ANreg_reg[3]_lopt_replica/C
                         clock pessimism             -0.250     1.750    
    SLICE_X34Y86         FDSE (Hold_fdse_C_D)         0.059     1.809    ANreg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.470%)  route 0.137ns (39.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.568     1.487    CLK100_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  counter_reg[6]/Q
                         net (fo=5, routed)           0.137     1.788    counter_reg[6]
    SLICE_X14Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.833 r  counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.833    p_0_in[9]
    SLICE_X14Y81         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     2.002    CLK100_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.121     1.608    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ANreg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.960%)  route 0.181ns (46.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.560     1.479    CLK100_IBUF_BUFG
    SLICE_X56Y83         FDSE                                         r  ANreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDSE (Prop_fdse_C_Q)         0.164     1.643 f  ANreg_reg[5]/Q
                         net (fo=17, routed)          0.181     1.824    AN_OBUF[5]
    SLICE_X54Y84         LUT4 (Prop_lut4_I1_O)        0.048     1.872 r  ANreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    p_9_out[0]
    SLICE_X54Y84         FDSE                                         r  ANreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.993    CLK100_IBUF_BUFG
    SLICE_X54Y84         FDSE                                         r  ANreg_reg[0]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X54Y84         FDSE (Hold_fdse_C_D)         0.133     1.646    ANreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ANreg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.035%)  route 0.140ns (45.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.560     1.479    CLK100_IBUF_BUFG
    SLICE_X54Y84         FDSE                                         r  ANreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDSE (Prop_fdse_C_Q)         0.164     1.643 r  ANreg_reg[0]/Q
                         net (fo=11, routed)          0.140     1.783    AN_OBUF[0]
    SLICE_X54Y84         FDSE                                         r  ANreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.993    CLK100_IBUF_BUFG
    SLICE_X54Y84         FDSE                                         r  ANreg_reg[1]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X54Y84         FDSE (Hold_fdse_C_D)         0.052     1.531    ANreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.188ns (46.861%)  route 0.213ns (53.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.568     1.487    CLK100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.213     1.842    counter_reg[5]
    SLICE_X14Y81         LUT5 (Prop_lut5_I3_O)        0.047     1.889 r  counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.889    p_0_in[8]
    SLICE_X14Y81         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     2.002    CLK100_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.131     1.632    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.568     1.487    CLK100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.163     1.792    counter_reg_n_0_[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    p_0_in[5]
    SLICE_X13Y81         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     2.002    CLK100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.092     1.579    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.568     1.487    CLK100_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  counter_reg[6]/Q
                         net (fo=5, routed)           0.174     1.825    counter_reg[6]
    SLICE_X14Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.870 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.870    p_0_in[6]
    SLICE_X14Y81         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     2.002    CLK100_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.120     1.607    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.595%)  route 0.213ns (53.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.568     1.487    CLK100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.213     1.842    counter_reg[5]
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.045     1.887 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.887    p_0_in[7]
    SLICE_X14Y81         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     2.002    CLK100_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.121     1.622    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ANreg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.257%)  route 0.209ns (59.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    CLK100_IBUF_BUFG
    SLICE_X52Y82         FDSE                                         r  ANreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDSE (Prop_fdse_C_Q)         0.141     1.618 r  ANreg_reg[2]/Q
                         net (fo=14, routed)          0.209     1.828    AN_OBUF[2]
    SLICE_X52Y82         FDSE                                         r  ANreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.991    CLK100_IBUF_BUFG
    SLICE_X52Y82         FDSE                                         r  ANreg_reg[3]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X52Y82         FDSE (Hold_fdse_C_D)         0.061     1.538    ANreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y84    ANreg_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y84    ANreg_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X52Y82    ANreg_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X14Y78    ANreg_reg[2]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X52Y82    ANreg_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X34Y86    ANreg_reg[3]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X55Y82    ANreg_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y83    ANreg_reg[4]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y83    ANreg_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84    ANreg_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84    ANreg_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y83    ANreg_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85    ANreg_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y86    ANreg_reg[6]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85    ANreg_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84    CAr_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84    CBr_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84    CCr_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84    CDr_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84    ANreg_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84    ANreg_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84    CAr_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84    CBr_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84    CCr_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84    CDr_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84    CEr_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84    CFr_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84    CGr_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y86    LEDr_reg[0]/C



