{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 17:13:45 2017 " "Info: Processing started: Mon May 08 17:13:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register unidadeControle:unidadeControle\|state.Decode register Banco_reg:BancoReg\|Reg13\[11\] 33.15 MHz 30.166 ns Internal " "Info: Clock \"clock\" has Internal fmax of 33.15 MHz between source register \"unidadeControle:unidadeControle\|state.Decode\" and destination register \"Banco_reg:BancoReg\|Reg13\[11\]\" (period= 30.166 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.978 ns + Longest register register " "Info: + Longest register to register delay is 29.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.Decode 1 REG LCFF_X41_Y36_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y36_N7; Fanout = 7; REG Node = 'unidadeControle:unidadeControle\|state.Decode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 1.496 ns unidadeControle:unidadeControle\|WideOr56~1 2 COMB LCCOMB_X47_Y39_N4 33 " "Info: 2: + IC(1.346 ns) + CELL(0.150 ns) = 1.496 ns; Loc. = LCCOMB_X47_Y39_N4; Fanout = 33; COMB Node = 'unidadeControle:unidadeControle\|WideOr56~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { unidadeControle:unidadeControle|state.Decode unidadeControle:unidadeControle|WideOr56~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.150 ns) 2.940 ns MuxB:MuxB\|Mux31~0 3 COMB LCCOMB_X41_Y36_N16 5 " "Info: 3: + IC(1.294 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X41_Y36_N16; Fanout = 5; COMB Node = 'MuxB:MuxB\|Mux31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { unidadeControle:unidadeControle|WideOr56~1 MuxB:MuxB|Mux31~0 } "NODE_NAME" } } { "Nossos Componentes/MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxB.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.275 ns) 3.690 ns Ula32:Ula\|carry_temp\[0\]~18 4 COMB LCCOMB_X41_Y35_N0 2 " "Info: 4: + IC(0.475 ns) + CELL(0.275 ns) = 3.690 ns; Loc. = LCCOMB_X41_Y35_N0; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 4.372 ns Ula32:Ula\|carry_temp\[1\]~20 5 COMB LCCOMB_X41_Y35_N26 3 " "Info: 5: + IC(0.262 ns) + CELL(0.420 ns) = 4.372 ns; Loc. = LCCOMB_X41_Y35_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { Ula32:Ula|carry_temp[0]~18 Ula32:Ula|carry_temp[1]~20 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 4.771 ns Ula32:Ula\|carry_temp\[3\]~21 6 COMB LCCOMB_X41_Y35_N28 1 " "Info: 6: + IC(0.249 ns) + CELL(0.150 ns) = 4.771 ns; Loc. = LCCOMB_X41_Y35_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:Ula|carry_temp[1]~20 Ula32:Ula|carry_temp[3]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 5.655 ns Ula32:Ula\|carry_temp\[3\]~48 7 COMB LCCOMB_X41_Y36_N30 3 " "Info: 7: + IC(0.734 ns) + CELL(0.150 ns) = 5.655 ns; Loc. = LCCOMB_X41_Y36_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { Ula32:Ula|carry_temp[3]~21 Ula32:Ula|carry_temp[3]~48 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.052 ns Ula32:Ula\|carry_temp\[5\]~22 8 COMB LCCOMB_X41_Y36_N26 1 " "Info: 8: + IC(0.247 ns) + CELL(0.150 ns) = 6.052 ns; Loc. = LCCOMB_X41_Y36_N26; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[3]~48 Ula32:Ula|carry_temp[5]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.150 ns) 7.168 ns Ula32:Ula\|carry_temp\[5\]~49 9 COMB LCCOMB_X45_Y39_N28 3 " "Info: 9: + IC(0.966 ns) + CELL(0.150 ns) = 7.168 ns; Loc. = LCCOMB_X45_Y39_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { Ula32:Ula|carry_temp[5]~22 Ula32:Ula|carry_temp[5]~49 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 7.588 ns Ula32:Ula\|carry_temp\[7\]~23 10 COMB LCCOMB_X45_Y39_N0 1 " "Info: 10: + IC(0.270 ns) + CELL(0.150 ns) = 7.588 ns; Loc. = LCCOMB_X45_Y39_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Ula32:Ula|carry_temp[5]~49 Ula32:Ula|carry_temp[7]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 7.980 ns Ula32:Ula\|carry_temp\[7\]~50 11 COMB LCCOMB_X45_Y39_N6 3 " "Info: 11: + IC(0.242 ns) + CELL(0.150 ns) = 7.980 ns; Loc. = LCCOMB_X45_Y39_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Ula32:Ula|carry_temp[7]~23 Ula32:Ula|carry_temp[7]~50 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.150 ns) 8.425 ns Ula32:Ula\|carry_temp\[9\]~24 12 COMB LCCOMB_X45_Y39_N18 1 " "Info: 12: + IC(0.295 ns) + CELL(0.150 ns) = 8.425 ns; Loc. = LCCOMB_X45_Y39_N18; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { Ula32:Ula|carry_temp[7]~50 Ula32:Ula|carry_temp[9]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.150 ns) 9.614 ns Ula32:Ula\|carry_temp\[9\]~51 13 COMB LCCOMB_X44_Y34_N18 3 " "Info: 13: + IC(1.039 ns) + CELL(0.150 ns) = 9.614 ns; Loc. = LCCOMB_X44_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { Ula32:Ula|carry_temp[9]~24 Ula32:Ula|carry_temp[9]~51 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 10.021 ns Ula32:Ula\|carry_temp\[11\]~25 14 COMB LCCOMB_X44_Y34_N28 1 " "Info: 14: + IC(0.257 ns) + CELL(0.150 ns) = 10.021 ns; Loc. = LCCOMB_X44_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[9]~51 Ula32:Ula|carry_temp[11]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 10.427 ns Ula32:Ula\|carry_temp\[11\]~52 15 COMB LCCOMB_X44_Y34_N12 3 " "Info: 15: + IC(0.256 ns) + CELL(0.150 ns) = 10.427 ns; Loc. = LCCOMB_X44_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:Ula|carry_temp[11]~25 Ula32:Ula|carry_temp[11]~52 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 10.824 ns Ula32:Ula\|carry_temp\[13\]~26 16 COMB LCCOMB_X44_Y34_N30 1 " "Info: 16: + IC(0.247 ns) + CELL(0.150 ns) = 10.824 ns; Loc. = LCCOMB_X44_Y34_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[11]~52 Ula32:Ula|carry_temp[13]~26 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.150 ns) 11.391 ns Ula32:Ula\|carry_temp\[13\]~53 17 COMB LCCOMB_X43_Y34_N18 3 " "Info: 17: + IC(0.417 ns) + CELL(0.150 ns) = 11.391 ns; Loc. = LCCOMB_X43_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Ula32:Ula|carry_temp[13]~26 Ula32:Ula|carry_temp[13]~53 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 11.807 ns Ula32:Ula\|carry_temp\[15\]~27 18 COMB LCCOMB_X43_Y34_N28 1 " "Info: 18: + IC(0.266 ns) + CELL(0.150 ns) = 11.807 ns; Loc. = LCCOMB_X43_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { Ula32:Ula|carry_temp[13]~53 Ula32:Ula|carry_temp[15]~27 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 12.200 ns Ula32:Ula\|carry_temp\[15\]~54 19 COMB LCCOMB_X43_Y34_N12 3 " "Info: 19: + IC(0.243 ns) + CELL(0.150 ns) = 12.200 ns; Loc. = LCCOMB_X43_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[15]~27 Ula32:Ula|carry_temp[15]~54 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 12.597 ns Ula32:Ula\|carry_temp\[17\]~28 20 COMB LCCOMB_X43_Y34_N22 1 " "Info: 20: + IC(0.247 ns) + CELL(0.150 ns) = 12.597 ns; Loc. = LCCOMB_X43_Y34_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[15]~54 Ula32:Ula|carry_temp[17]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.150 ns) 13.501 ns Ula32:Ula\|carry_temp\[17\]~55 21 COMB LCCOMB_X44_Y38_N12 3 " "Info: 21: + IC(0.754 ns) + CELL(0.150 ns) = 13.501 ns; Loc. = LCCOMB_X44_Y38_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Ula32:Ula|carry_temp[17]~28 Ula32:Ula|carry_temp[17]~55 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 13.908 ns Ula32:Ula\|carry_temp\[19\]~29 22 COMB LCCOMB_X44_Y38_N8 1 " "Info: 22: + IC(0.257 ns) + CELL(0.150 ns) = 13.908 ns; Loc. = LCCOMB_X44_Y38_N8; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[17]~55 Ula32:Ula|carry_temp[19]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 14.437 ns Ula32:Ula\|carry_temp\[19\]~56 23 COMB LCCOMB_X44_Y38_N6 3 " "Info: 23: + IC(0.254 ns) + CELL(0.275 ns) = 14.437 ns; Loc. = LCCOMB_X44_Y38_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Ula32:Ula|carry_temp[19]~29 Ula32:Ula|carry_temp[19]~56 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 14.846 ns Ula32:Ula\|carry_temp\[20\]~31 24 COMB LCCOMB_X44_Y38_N4 2 " "Info: 24: + IC(0.259 ns) + CELL(0.150 ns) = 14.846 ns; Loc. = LCCOMB_X44_Y38_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[19]~56 Ula32:Ula|carry_temp[20]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 15.384 ns Ula32:Ula\|carry_temp\[21\]~32 25 COMB LCCOMB_X44_Y38_N30 3 " "Info: 25: + IC(0.263 ns) + CELL(0.275 ns) = 15.384 ns; Loc. = LCCOMB_X44_Y38_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:Ula|carry_temp[20]~31 Ula32:Ula|carry_temp[21]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 15.803 ns Ula32:Ula\|carry_temp\[22\]~33 26 COMB LCCOMB_X44_Y38_N16 2 " "Info: 26: + IC(0.269 ns) + CELL(0.150 ns) = 15.803 ns; Loc. = LCCOMB_X44_Y38_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Ula32:Ula|carry_temp[21]~32 Ula32:Ula|carry_temp[22]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 16.341 ns Ula32:Ula\|carry_temp\[23\]~35 27 COMB LCCOMB_X44_Y38_N28 3 " "Info: 27: + IC(0.263 ns) + CELL(0.275 ns) = 16.341 ns; Loc. = LCCOMB_X44_Y38_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:Ula|carry_temp[22]~33 Ula32:Ula|carry_temp[23]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 16.760 ns Ula32:Ula\|carry_temp\[24\]~36 28 COMB LCCOMB_X44_Y38_N14 2 " "Info: 28: + IC(0.269 ns) + CELL(0.150 ns) = 16.760 ns; Loc. = LCCOMB_X44_Y38_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Ula32:Ula|carry_temp[23]~35 Ula32:Ula|carry_temp[24]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 17.298 ns Ula32:Ula\|carry_temp\[25\]~38 29 COMB LCCOMB_X44_Y38_N26 3 " "Info: 29: + IC(0.263 ns) + CELL(0.275 ns) = 17.298 ns; Loc. = LCCOMB_X44_Y38_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:Ula|carry_temp[24]~36 Ula32:Ula|carry_temp[25]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 17.716 ns Ula32:Ula\|carry_temp\[26\]~39 30 COMB LCCOMB_X44_Y38_N20 2 " "Info: 30: + IC(0.268 ns) + CELL(0.150 ns) = 17.716 ns; Loc. = LCCOMB_X44_Y38_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { Ula32:Ula|carry_temp[25]~38 Ula32:Ula|carry_temp[26]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 18.253 ns Ula32:Ula\|carry_temp\[27\]~41 31 COMB LCCOMB_X44_Y38_N24 3 " "Info: 31: + IC(0.262 ns) + CELL(0.275 ns) = 18.253 ns; Loc. = LCCOMB_X44_Y38_N24; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:Ula|carry_temp[26]~39 Ula32:Ula|carry_temp[27]~41 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 18.793 ns Ula32:Ula\|carry_temp\[28\]~42 32 COMB LCCOMB_X44_Y38_N2 2 " "Info: 32: + IC(0.265 ns) + CELL(0.275 ns) = 18.793 ns; Loc. = LCCOMB_X44_Y38_N2; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[28\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[27]~41 Ula32:Ula|carry_temp[28]~42 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.150 ns) 19.409 ns Ula32:Ula\|carry_temp\[29\]~44 33 COMB LCCOMB_X43_Y38_N18 3 " "Info: 33: + IC(0.466 ns) + CELL(0.150 ns) = 19.409 ns; Loc. = LCCOMB_X43_Y38_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Ula32:Ula|carry_temp[28]~42 Ula32:Ula|carry_temp[29]~44 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.150 ns) 20.561 ns Ula32:Ula\|carry_temp\[31\]~45 34 COMB LCCOMB_X47_Y35_N30 1 " "Info: 34: + IC(1.002 ns) + CELL(0.150 ns) = 20.561 ns; Loc. = LCCOMB_X47_Y35_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[31\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[31]~45 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 20.955 ns Ula32:Ula\|carry_temp\[31\]~46 35 COMB LCCOMB_X47_Y35_N0 2 " "Info: 35: + IC(0.244 ns) + CELL(0.150 ns) = 20.955 ns; Loc. = LCCOMB_X47_Y35_N0; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[31\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Ula32:Ula|carry_temp[31]~45 Ula32:Ula|carry_temp[31]~46 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 21.358 ns unidadeControle:unidadeControle\|Selector89~1 36 COMB LCCOMB_X47_Y35_N4 2 " "Info: 36: + IC(0.253 ns) + CELL(0.150 ns) = 21.358 ns; Loc. = LCCOMB_X47_Y35_N4; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle\|Selector89~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|carry_temp[31]~46 unidadeControle:unidadeControle|Selector89~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.150 ns) 22.490 ns unidadeControle:unidadeControle\|Selector89~2 37 COMB LCCOMB_X44_Y39_N0 21 " "Info: 37: + IC(0.982 ns) + CELL(0.150 ns) = 22.490 ns; Loc. = LCCOMB_X44_Y39_N0; Fanout = 21; COMB Node = 'unidadeControle:unidadeControle\|Selector89~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { unidadeControle:unidadeControle|Selector89~1 unidadeControle:unidadeControle|Selector89~2 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.271 ns) 23.563 ns MuxDataWrite:MuxDataWrite\|Mux21~4 38 COMB LCCOMB_X44_Y35_N28 16 " "Info: 38: + IC(0.802 ns) + CELL(0.271 ns) = 23.563 ns; Loc. = LCCOMB_X44_Y35_N28; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux21~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { unidadeControle:unidadeControle|Selector89~2 MuxDataWrite:MuxDataWrite|Mux21~4 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.420 ns) 24.456 ns MuxDataWrite:MuxDataWrite\|Mux20~2 39 COMB LCCOMB_X43_Y35_N8 1 " "Info: 39: + IC(0.473 ns) + CELL(0.420 ns) = 24.456 ns; Loc. = LCCOMB_X43_Y35_N8; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux20~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { MuxDataWrite:MuxDataWrite|Mux21~4 MuxDataWrite:MuxDataWrite|Mux20~2 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.420 ns) 25.121 ns MuxDataWrite:MuxDataWrite\|Mux20~3 40 COMB LCCOMB_X43_Y35_N22 1 " "Info: 40: + IC(0.245 ns) + CELL(0.420 ns) = 25.121 ns; Loc. = LCCOMB_X43_Y35_N22; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux20~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { MuxDataWrite:MuxDataWrite|Mux20~2 MuxDataWrite:MuxDataWrite|Mux20~3 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 25.525 ns MuxDataWrite:MuxDataWrite\|Mux20~4 41 COMB LCCOMB_X43_Y35_N2 33 " "Info: 41: + IC(0.254 ns) + CELL(0.150 ns) = 25.525 ns; Loc. = LCCOMB_X43_Y35_N2; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux20~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { MuxDataWrite:MuxDataWrite|Mux20~3 MuxDataWrite:MuxDataWrite|Mux20~4 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.087 ns) + CELL(0.366 ns) 29.978 ns Banco_reg:BancoReg\|Reg13\[11\] 42 REG LCFF_X47_Y34_N29 2 " "Info: 42: + IC(4.087 ns) + CELL(0.366 ns) = 29.978 ns; Loc. = LCFF_X47_Y34_N29; Fanout = 2; REG Node = 'Banco_reg:BancoReg\|Reg13\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { MuxDataWrite:MuxDataWrite|Mux20~4 Banco_reg:BancoReg|Reg13[11] } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.172 ns ( 27.26 % ) " "Info: Total cell delay = 8.172 ns ( 27.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.806 ns ( 72.74 % ) " "Info: Total interconnect delay = 21.806 ns ( 72.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.978 ns" { unidadeControle:unidadeControle|state.Decode unidadeControle:unidadeControle|WideOr56~1 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~18 Ula32:Ula|carry_temp[1]~20 Ula32:Ula|carry_temp[3]~21 Ula32:Ula|carry_temp[3]~48 Ula32:Ula|carry_temp[5]~22 Ula32:Ula|carry_temp[5]~49 Ula32:Ula|carry_temp[7]~23 Ula32:Ula|carry_temp[7]~50 Ula32:Ula|carry_temp[9]~24 Ula32:Ula|carry_temp[9]~51 Ula32:Ula|carry_temp[11]~25 Ula32:Ula|carry_temp[11]~52 Ula32:Ula|carry_temp[13]~26 Ula32:Ula|carry_temp[13]~53 Ula32:Ula|carry_temp[15]~27 Ula32:Ula|carry_temp[15]~54 Ula32:Ula|carry_temp[17]~28 Ula32:Ula|carry_temp[17]~55 Ula32:Ula|carry_temp[19]~29 Ula32:Ula|carry_temp[19]~56 Ula32:Ula|carry_temp[20]~31 Ula32:Ula|carry_temp[21]~32 Ula32:Ula|carry_temp[22]~33 Ula32:Ula|carry_temp[23]~35 Ula32:Ula|carry_temp[24]~36 Ula32:Ula|carry_temp[25]~38 Ula32:Ula|carry_temp[26]~39 Ula32:Ula|carry_temp[27]~41 Ula32:Ula|carry_temp[28]~42 Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[31]~45 Ula32:Ula|carry_temp[31]~46 unidadeControle:unidadeControle|Selector89~1 unidadeControle:unidadeControle|Selector89~2 MuxDataWrite:MuxDataWrite|Mux21~4 MuxDataWrite:MuxDataWrite|Mux20~2 MuxDataWrite:MuxDataWrite|Mux20~3 MuxDataWrite:MuxDataWrite|Mux20~4 Banco_reg:BancoReg|Reg13[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "29.978 ns" { unidadeControle:unidadeControle|state.Decode {} unidadeControle:unidadeControle|WideOr56~1 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~18 {} Ula32:Ula|carry_temp[1]~20 {} Ula32:Ula|carry_temp[3]~21 {} Ula32:Ula|carry_temp[3]~48 {} Ula32:Ula|carry_temp[5]~22 {} Ula32:Ula|carry_temp[5]~49 {} Ula32:Ula|carry_temp[7]~23 {} Ula32:Ula|carry_temp[7]~50 {} Ula32:Ula|carry_temp[9]~24 {} Ula32:Ula|carry_temp[9]~51 {} Ula32:Ula|carry_temp[11]~25 {} Ula32:Ula|carry_temp[11]~52 {} Ula32:Ula|carry_temp[13]~26 {} Ula32:Ula|carry_temp[13]~53 {} Ula32:Ula|carry_temp[15]~27 {} Ula32:Ula|carry_temp[15]~54 {} Ula32:Ula|carry_temp[17]~28 {} Ula32:Ula|carry_temp[17]~55 {} Ula32:Ula|carry_temp[19]~29 {} Ula32:Ula|carry_temp[19]~56 {} Ula32:Ula|carry_temp[20]~31 {} Ula32:Ula|carry_temp[21]~32 {} Ula32:Ula|carry_temp[22]~33 {} Ula32:Ula|carry_temp[23]~35 {} Ula32:Ula|carry_temp[24]~36 {} Ula32:Ula|carry_temp[25]~38 {} Ula32:Ula|carry_temp[26]~39 {} Ula32:Ula|carry_temp[27]~41 {} Ula32:Ula|carry_temp[28]~42 {} Ula32:Ula|carry_temp[29]~44 {} Ula32:Ula|carry_temp[31]~45 {} Ula32:Ula|carry_temp[31]~46 {} unidadeControle:unidadeControle|Selector89~1 {} unidadeControle:unidadeControle|Selector89~2 {} MuxDataWrite:MuxDataWrite|Mux21~4 {} MuxDataWrite:MuxDataWrite|Mux20~2 {} MuxDataWrite:MuxDataWrite|Mux20~3 {} MuxDataWrite:MuxDataWrite|Mux20~4 {} Banco_reg:BancoReg|Reg13[11] {} } { 0.000ns 1.346ns 1.294ns 0.475ns 0.262ns 0.249ns 0.734ns 0.247ns 0.966ns 0.270ns 0.242ns 0.295ns 1.039ns 0.257ns 0.256ns 0.247ns 0.417ns 0.266ns 0.243ns 0.247ns 0.754ns 0.257ns 0.254ns 0.259ns 0.263ns 0.269ns 0.263ns 0.269ns 0.263ns 0.268ns 0.262ns 0.265ns 0.466ns 1.002ns 0.244ns 0.253ns 0.982ns 0.802ns 0.473ns 0.245ns 0.254ns 4.087ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.420ns 0.420ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.026 ns - Smallest " "Info: - Smallest clock skew is 0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.866 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1417 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.537 ns) 2.866 ns Banco_reg:BancoReg\|Reg13\[11\] 3 REG LCFF_X47_Y34_N29 2 " "Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.866 ns; Loc. = LCFF_X47_Y34_N29; Fanout = 2; REG Node = 'Banco_reg:BancoReg\|Reg13\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { clock~clkctrl Banco_reg:BancoReg|Reg13[11] } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.24 % ) " "Info: Total cell delay = 1.526 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.340 ns ( 46.76 % ) " "Info: Total interconnect delay = 1.340 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg13[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg13[11] {} } { 0.000ns 0.000ns 0.114ns 1.226ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.840 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1417 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.537 ns) 2.840 ns unidadeControle:unidadeControle\|state.Decode 3 REG LCFF_X41_Y36_N7 7 " "Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 2.840 ns; Loc. = LCFF_X41_Y36_N7; Fanout = 7; REG Node = 'unidadeControle:unidadeControle\|state.Decode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.73 % ) " "Info: Total cell delay = 1.526 ns ( 53.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.314 ns ( 46.27 % ) " "Info: Total interconnect delay = 1.314 ns ( 46.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Decode {} } { 0.000ns 0.000ns 0.114ns 1.200ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg13[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg13[11] {} } { 0.000ns 0.000ns 0.114ns 1.226ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Decode {} } { 0.000ns 0.000ns 0.114ns 1.200ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 77 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.978 ns" { unidadeControle:unidadeControle|state.Decode unidadeControle:unidadeControle|WideOr56~1 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~18 Ula32:Ula|carry_temp[1]~20 Ula32:Ula|carry_temp[3]~21 Ula32:Ula|carry_temp[3]~48 Ula32:Ula|carry_temp[5]~22 Ula32:Ula|carry_temp[5]~49 Ula32:Ula|carry_temp[7]~23 Ula32:Ula|carry_temp[7]~50 Ula32:Ula|carry_temp[9]~24 Ula32:Ula|carry_temp[9]~51 Ula32:Ula|carry_temp[11]~25 Ula32:Ula|carry_temp[11]~52 Ula32:Ula|carry_temp[13]~26 Ula32:Ula|carry_temp[13]~53 Ula32:Ula|carry_temp[15]~27 Ula32:Ula|carry_temp[15]~54 Ula32:Ula|carry_temp[17]~28 Ula32:Ula|carry_temp[17]~55 Ula32:Ula|carry_temp[19]~29 Ula32:Ula|carry_temp[19]~56 Ula32:Ula|carry_temp[20]~31 Ula32:Ula|carry_temp[21]~32 Ula32:Ula|carry_temp[22]~33 Ula32:Ula|carry_temp[23]~35 Ula32:Ula|carry_temp[24]~36 Ula32:Ula|carry_temp[25]~38 Ula32:Ula|carry_temp[26]~39 Ula32:Ula|carry_temp[27]~41 Ula32:Ula|carry_temp[28]~42 Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[31]~45 Ula32:Ula|carry_temp[31]~46 unidadeControle:unidadeControle|Selector89~1 unidadeControle:unidadeControle|Selector89~2 MuxDataWrite:MuxDataWrite|Mux21~4 MuxDataWrite:MuxDataWrite|Mux20~2 MuxDataWrite:MuxDataWrite|Mux20~3 MuxDataWrite:MuxDataWrite|Mux20~4 Banco_reg:BancoReg|Reg13[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "29.978 ns" { unidadeControle:unidadeControle|state.Decode {} unidadeControle:unidadeControle|WideOr56~1 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~18 {} Ula32:Ula|carry_temp[1]~20 {} Ula32:Ula|carry_temp[3]~21 {} Ula32:Ula|carry_temp[3]~48 {} Ula32:Ula|carry_temp[5]~22 {} Ula32:Ula|carry_temp[5]~49 {} Ula32:Ula|carry_temp[7]~23 {} Ula32:Ula|carry_temp[7]~50 {} Ula32:Ula|carry_temp[9]~24 {} Ula32:Ula|carry_temp[9]~51 {} Ula32:Ula|carry_temp[11]~25 {} Ula32:Ula|carry_temp[11]~52 {} Ula32:Ula|carry_temp[13]~26 {} Ula32:Ula|carry_temp[13]~53 {} Ula32:Ula|carry_temp[15]~27 {} Ula32:Ula|carry_temp[15]~54 {} Ula32:Ula|carry_temp[17]~28 {} Ula32:Ula|carry_temp[17]~55 {} Ula32:Ula|carry_temp[19]~29 {} Ula32:Ula|carry_temp[19]~56 {} Ula32:Ula|carry_temp[20]~31 {} Ula32:Ula|carry_temp[21]~32 {} Ula32:Ula|carry_temp[22]~33 {} Ula32:Ula|carry_temp[23]~35 {} Ula32:Ula|carry_temp[24]~36 {} Ula32:Ula|carry_temp[25]~38 {} Ula32:Ula|carry_temp[26]~39 {} Ula32:Ula|carry_temp[27]~41 {} Ula32:Ula|carry_temp[28]~42 {} Ula32:Ula|carry_temp[29]~44 {} Ula32:Ula|carry_temp[31]~45 {} Ula32:Ula|carry_temp[31]~46 {} unidadeControle:unidadeControle|Selector89~1 {} unidadeControle:unidadeControle|Selector89~2 {} MuxDataWrite:MuxDataWrite|Mux21~4 {} MuxDataWrite:MuxDataWrite|Mux20~2 {} MuxDataWrite:MuxDataWrite|Mux20~3 {} MuxDataWrite:MuxDataWrite|Mux20~4 {} Banco_reg:BancoReg|Reg13[11] {} } { 0.000ns 1.346ns 1.294ns 0.475ns 0.262ns 0.249ns 0.734ns 0.247ns 0.966ns 0.270ns 0.242ns 0.295ns 1.039ns 0.257ns 0.256ns 0.247ns 0.417ns 0.266ns 0.243ns 0.247ns 0.754ns 0.257ns 0.254ns 0.259ns 0.263ns 0.269ns 0.263ns 0.269ns 0.263ns 0.268ns 0.262ns 0.265ns 0.466ns 1.002ns 0.244ns 0.253ns 0.982ns 0.802ns 0.473ns 0.245ns 0.254ns 4.087ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.420ns 0.420ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg13[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg13[11] {} } { 0.000ns 0.000ns 0.114ns 1.226ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Decode {} } { 0.000ns 0.000ns 0.114ns 1.200ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock WriteDataReg\[11\] unidadeControle:unidadeControle\|state.Decode 36.450 ns register " "Info: tco from clock \"clock\" to destination pin \"WriteDataReg\[11\]\" through register \"unidadeControle:unidadeControle\|state.Decode\" is 36.450 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.840 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1417 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.537 ns) 2.840 ns unidadeControle:unidadeControle\|state.Decode 3 REG LCFF_X41_Y36_N7 7 " "Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 2.840 ns; Loc. = LCFF_X41_Y36_N7; Fanout = 7; REG Node = 'unidadeControle:unidadeControle\|state.Decode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.73 % ) " "Info: Total cell delay = 1.526 ns ( 53.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.314 ns ( 46.27 % ) " "Info: Total interconnect delay = 1.314 ns ( 46.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Decode {} } { 0.000ns 0.000ns 0.114ns 1.200ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 77 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.360 ns + Longest register pin " "Info: + Longest register to pin delay is 33.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.Decode 1 REG LCFF_X41_Y36_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y36_N7; Fanout = 7; REG Node = 'unidadeControle:unidadeControle\|state.Decode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 1.496 ns unidadeControle:unidadeControle\|WideOr56~1 2 COMB LCCOMB_X47_Y39_N4 33 " "Info: 2: + IC(1.346 ns) + CELL(0.150 ns) = 1.496 ns; Loc. = LCCOMB_X47_Y39_N4; Fanout = 33; COMB Node = 'unidadeControle:unidadeControle\|WideOr56~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { unidadeControle:unidadeControle|state.Decode unidadeControle:unidadeControle|WideOr56~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.150 ns) 2.940 ns MuxB:MuxB\|Mux31~0 3 COMB LCCOMB_X41_Y36_N16 5 " "Info: 3: + IC(1.294 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X41_Y36_N16; Fanout = 5; COMB Node = 'MuxB:MuxB\|Mux31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { unidadeControle:unidadeControle|WideOr56~1 MuxB:MuxB|Mux31~0 } "NODE_NAME" } } { "Nossos Componentes/MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxB.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.275 ns) 3.690 ns Ula32:Ula\|carry_temp\[0\]~18 4 COMB LCCOMB_X41_Y35_N0 2 " "Info: 4: + IC(0.475 ns) + CELL(0.275 ns) = 3.690 ns; Loc. = LCCOMB_X41_Y35_N0; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 4.372 ns Ula32:Ula\|carry_temp\[1\]~20 5 COMB LCCOMB_X41_Y35_N26 3 " "Info: 5: + IC(0.262 ns) + CELL(0.420 ns) = 4.372 ns; Loc. = LCCOMB_X41_Y35_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { Ula32:Ula|carry_temp[0]~18 Ula32:Ula|carry_temp[1]~20 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 4.771 ns Ula32:Ula\|carry_temp\[3\]~21 6 COMB LCCOMB_X41_Y35_N28 1 " "Info: 6: + IC(0.249 ns) + CELL(0.150 ns) = 4.771 ns; Loc. = LCCOMB_X41_Y35_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:Ula|carry_temp[1]~20 Ula32:Ula|carry_temp[3]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 5.655 ns Ula32:Ula\|carry_temp\[3\]~48 7 COMB LCCOMB_X41_Y36_N30 3 " "Info: 7: + IC(0.734 ns) + CELL(0.150 ns) = 5.655 ns; Loc. = LCCOMB_X41_Y36_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { Ula32:Ula|carry_temp[3]~21 Ula32:Ula|carry_temp[3]~48 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.052 ns Ula32:Ula\|carry_temp\[5\]~22 8 COMB LCCOMB_X41_Y36_N26 1 " "Info: 8: + IC(0.247 ns) + CELL(0.150 ns) = 6.052 ns; Loc. = LCCOMB_X41_Y36_N26; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[3]~48 Ula32:Ula|carry_temp[5]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.150 ns) 7.168 ns Ula32:Ula\|carry_temp\[5\]~49 9 COMB LCCOMB_X45_Y39_N28 3 " "Info: 9: + IC(0.966 ns) + CELL(0.150 ns) = 7.168 ns; Loc. = LCCOMB_X45_Y39_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { Ula32:Ula|carry_temp[5]~22 Ula32:Ula|carry_temp[5]~49 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 7.588 ns Ula32:Ula\|carry_temp\[7\]~23 10 COMB LCCOMB_X45_Y39_N0 1 " "Info: 10: + IC(0.270 ns) + CELL(0.150 ns) = 7.588 ns; Loc. = LCCOMB_X45_Y39_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Ula32:Ula|carry_temp[5]~49 Ula32:Ula|carry_temp[7]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 7.980 ns Ula32:Ula\|carry_temp\[7\]~50 11 COMB LCCOMB_X45_Y39_N6 3 " "Info: 11: + IC(0.242 ns) + CELL(0.150 ns) = 7.980 ns; Loc. = LCCOMB_X45_Y39_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Ula32:Ula|carry_temp[7]~23 Ula32:Ula|carry_temp[7]~50 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.150 ns) 8.425 ns Ula32:Ula\|carry_temp\[9\]~24 12 COMB LCCOMB_X45_Y39_N18 1 " "Info: 12: + IC(0.295 ns) + CELL(0.150 ns) = 8.425 ns; Loc. = LCCOMB_X45_Y39_N18; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { Ula32:Ula|carry_temp[7]~50 Ula32:Ula|carry_temp[9]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.150 ns) 9.614 ns Ula32:Ula\|carry_temp\[9\]~51 13 COMB LCCOMB_X44_Y34_N18 3 " "Info: 13: + IC(1.039 ns) + CELL(0.150 ns) = 9.614 ns; Loc. = LCCOMB_X44_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { Ula32:Ula|carry_temp[9]~24 Ula32:Ula|carry_temp[9]~51 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 10.021 ns Ula32:Ula\|carry_temp\[11\]~25 14 COMB LCCOMB_X44_Y34_N28 1 " "Info: 14: + IC(0.257 ns) + CELL(0.150 ns) = 10.021 ns; Loc. = LCCOMB_X44_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[9]~51 Ula32:Ula|carry_temp[11]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 10.427 ns Ula32:Ula\|carry_temp\[11\]~52 15 COMB LCCOMB_X44_Y34_N12 3 " "Info: 15: + IC(0.256 ns) + CELL(0.150 ns) = 10.427 ns; Loc. = LCCOMB_X44_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:Ula|carry_temp[11]~25 Ula32:Ula|carry_temp[11]~52 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 10.824 ns Ula32:Ula\|carry_temp\[13\]~26 16 COMB LCCOMB_X44_Y34_N30 1 " "Info: 16: + IC(0.247 ns) + CELL(0.150 ns) = 10.824 ns; Loc. = LCCOMB_X44_Y34_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[11]~52 Ula32:Ula|carry_temp[13]~26 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.150 ns) 11.391 ns Ula32:Ula\|carry_temp\[13\]~53 17 COMB LCCOMB_X43_Y34_N18 3 " "Info: 17: + IC(0.417 ns) + CELL(0.150 ns) = 11.391 ns; Loc. = LCCOMB_X43_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Ula32:Ula|carry_temp[13]~26 Ula32:Ula|carry_temp[13]~53 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 11.807 ns Ula32:Ula\|carry_temp\[15\]~27 18 COMB LCCOMB_X43_Y34_N28 1 " "Info: 18: + IC(0.266 ns) + CELL(0.150 ns) = 11.807 ns; Loc. = LCCOMB_X43_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { Ula32:Ula|carry_temp[13]~53 Ula32:Ula|carry_temp[15]~27 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 12.200 ns Ula32:Ula\|carry_temp\[15\]~54 19 COMB LCCOMB_X43_Y34_N12 3 " "Info: 19: + IC(0.243 ns) + CELL(0.150 ns) = 12.200 ns; Loc. = LCCOMB_X43_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[15]~27 Ula32:Ula|carry_temp[15]~54 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 12.597 ns Ula32:Ula\|carry_temp\[17\]~28 20 COMB LCCOMB_X43_Y34_N22 1 " "Info: 20: + IC(0.247 ns) + CELL(0.150 ns) = 12.597 ns; Loc. = LCCOMB_X43_Y34_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[15]~54 Ula32:Ula|carry_temp[17]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.150 ns) 13.501 ns Ula32:Ula\|carry_temp\[17\]~55 21 COMB LCCOMB_X44_Y38_N12 3 " "Info: 21: + IC(0.754 ns) + CELL(0.150 ns) = 13.501 ns; Loc. = LCCOMB_X44_Y38_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Ula32:Ula|carry_temp[17]~28 Ula32:Ula|carry_temp[17]~55 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 13.908 ns Ula32:Ula\|carry_temp\[19\]~29 22 COMB LCCOMB_X44_Y38_N8 1 " "Info: 22: + IC(0.257 ns) + CELL(0.150 ns) = 13.908 ns; Loc. = LCCOMB_X44_Y38_N8; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[17]~55 Ula32:Ula|carry_temp[19]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 14.437 ns Ula32:Ula\|carry_temp\[19\]~56 23 COMB LCCOMB_X44_Y38_N6 3 " "Info: 23: + IC(0.254 ns) + CELL(0.275 ns) = 14.437 ns; Loc. = LCCOMB_X44_Y38_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Ula32:Ula|carry_temp[19]~29 Ula32:Ula|carry_temp[19]~56 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 14.846 ns Ula32:Ula\|carry_temp\[20\]~31 24 COMB LCCOMB_X44_Y38_N4 2 " "Info: 24: + IC(0.259 ns) + CELL(0.150 ns) = 14.846 ns; Loc. = LCCOMB_X44_Y38_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[19]~56 Ula32:Ula|carry_temp[20]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 15.384 ns Ula32:Ula\|carry_temp\[21\]~32 25 COMB LCCOMB_X44_Y38_N30 3 " "Info: 25: + IC(0.263 ns) + CELL(0.275 ns) = 15.384 ns; Loc. = LCCOMB_X44_Y38_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:Ula|carry_temp[20]~31 Ula32:Ula|carry_temp[21]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 15.803 ns Ula32:Ula\|carry_temp\[22\]~33 26 COMB LCCOMB_X44_Y38_N16 2 " "Info: 26: + IC(0.269 ns) + CELL(0.150 ns) = 15.803 ns; Loc. = LCCOMB_X44_Y38_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Ula32:Ula|carry_temp[21]~32 Ula32:Ula|carry_temp[22]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 16.341 ns Ula32:Ula\|carry_temp\[23\]~35 27 COMB LCCOMB_X44_Y38_N28 3 " "Info: 27: + IC(0.263 ns) + CELL(0.275 ns) = 16.341 ns; Loc. = LCCOMB_X44_Y38_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:Ula|carry_temp[22]~33 Ula32:Ula|carry_temp[23]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 16.760 ns Ula32:Ula\|carry_temp\[24\]~36 28 COMB LCCOMB_X44_Y38_N14 2 " "Info: 28: + IC(0.269 ns) + CELL(0.150 ns) = 16.760 ns; Loc. = LCCOMB_X44_Y38_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Ula32:Ula|carry_temp[23]~35 Ula32:Ula|carry_temp[24]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 17.298 ns Ula32:Ula\|carry_temp\[25\]~38 29 COMB LCCOMB_X44_Y38_N26 3 " "Info: 29: + IC(0.263 ns) + CELL(0.275 ns) = 17.298 ns; Loc. = LCCOMB_X44_Y38_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:Ula|carry_temp[24]~36 Ula32:Ula|carry_temp[25]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 17.716 ns Ula32:Ula\|carry_temp\[26\]~39 30 COMB LCCOMB_X44_Y38_N20 2 " "Info: 30: + IC(0.268 ns) + CELL(0.150 ns) = 17.716 ns; Loc. = LCCOMB_X44_Y38_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { Ula32:Ula|carry_temp[25]~38 Ula32:Ula|carry_temp[26]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 18.253 ns Ula32:Ula\|carry_temp\[27\]~41 31 COMB LCCOMB_X44_Y38_N24 3 " "Info: 31: + IC(0.262 ns) + CELL(0.275 ns) = 18.253 ns; Loc. = LCCOMB_X44_Y38_N24; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:Ula|carry_temp[26]~39 Ula32:Ula|carry_temp[27]~41 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 18.793 ns Ula32:Ula\|carry_temp\[28\]~42 32 COMB LCCOMB_X44_Y38_N2 2 " "Info: 32: + IC(0.265 ns) + CELL(0.275 ns) = 18.793 ns; Loc. = LCCOMB_X44_Y38_N2; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[28\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[27]~41 Ula32:Ula|carry_temp[28]~42 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.150 ns) 19.409 ns Ula32:Ula\|carry_temp\[29\]~44 33 COMB LCCOMB_X43_Y38_N18 3 " "Info: 33: + IC(0.466 ns) + CELL(0.150 ns) = 19.409 ns; Loc. = LCCOMB_X43_Y38_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Ula32:Ula|carry_temp[28]~42 Ula32:Ula|carry_temp[29]~44 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.150 ns) 20.561 ns Ula32:Ula\|carry_temp\[31\]~45 34 COMB LCCOMB_X47_Y35_N30 1 " "Info: 34: + IC(1.002 ns) + CELL(0.150 ns) = 20.561 ns; Loc. = LCCOMB_X47_Y35_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[31\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[31]~45 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 20.955 ns Ula32:Ula\|carry_temp\[31\]~46 35 COMB LCCOMB_X47_Y35_N0 2 " "Info: 35: + IC(0.244 ns) + CELL(0.150 ns) = 20.955 ns; Loc. = LCCOMB_X47_Y35_N0; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[31\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Ula32:Ula|carry_temp[31]~45 Ula32:Ula|carry_temp[31]~46 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 21.358 ns unidadeControle:unidadeControle\|Selector89~1 36 COMB LCCOMB_X47_Y35_N4 2 " "Info: 36: + IC(0.253 ns) + CELL(0.150 ns) = 21.358 ns; Loc. = LCCOMB_X47_Y35_N4; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle\|Selector89~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|carry_temp[31]~46 unidadeControle:unidadeControle|Selector89~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.150 ns) 22.490 ns unidadeControle:unidadeControle\|Selector89~2 37 COMB LCCOMB_X44_Y39_N0 21 " "Info: 37: + IC(0.982 ns) + CELL(0.150 ns) = 22.490 ns; Loc. = LCCOMB_X44_Y39_N0; Fanout = 21; COMB Node = 'unidadeControle:unidadeControle\|Selector89~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { unidadeControle:unidadeControle|Selector89~1 unidadeControle:unidadeControle|Selector89~2 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.271 ns) 23.563 ns MuxDataWrite:MuxDataWrite\|Mux21~4 38 COMB LCCOMB_X44_Y35_N28 16 " "Info: 38: + IC(0.802 ns) + CELL(0.271 ns) = 23.563 ns; Loc. = LCCOMB_X44_Y35_N28; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux21~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { unidadeControle:unidadeControle|Selector89~2 MuxDataWrite:MuxDataWrite|Mux21~4 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.420 ns) 24.456 ns MuxDataWrite:MuxDataWrite\|Mux20~2 39 COMB LCCOMB_X43_Y35_N8 1 " "Info: 39: + IC(0.473 ns) + CELL(0.420 ns) = 24.456 ns; Loc. = LCCOMB_X43_Y35_N8; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux20~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { MuxDataWrite:MuxDataWrite|Mux21~4 MuxDataWrite:MuxDataWrite|Mux20~2 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.420 ns) 25.121 ns MuxDataWrite:MuxDataWrite\|Mux20~3 40 COMB LCCOMB_X43_Y35_N22 1 " "Info: 40: + IC(0.245 ns) + CELL(0.420 ns) = 25.121 ns; Loc. = LCCOMB_X43_Y35_N22; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux20~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { MuxDataWrite:MuxDataWrite|Mux20~2 MuxDataWrite:MuxDataWrite|Mux20~3 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 25.525 ns MuxDataWrite:MuxDataWrite\|Mux20~4 41 COMB LCCOMB_X43_Y35_N2 33 " "Info: 41: + IC(0.254 ns) + CELL(0.150 ns) = 25.525 ns; Loc. = LCCOMB_X43_Y35_N2; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux20~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { MuxDataWrite:MuxDataWrite|Mux20~3 MuxDataWrite:MuxDataWrite|Mux20~4 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.047 ns) + CELL(2.788 ns) 33.360 ns WriteDataReg\[11\] 42 PIN PIN_C15 0 " "Info: 42: + IC(5.047 ns) + CELL(2.788 ns) = 33.360 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'WriteDataReg\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.835 ns" { MuxDataWrite:MuxDataWrite|Mux20~4 WriteDataReg[11] } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.594 ns ( 31.76 % ) " "Info: Total cell delay = 10.594 ns ( 31.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.766 ns ( 68.24 % ) " "Info: Total interconnect delay = 22.766 ns ( 68.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.360 ns" { unidadeControle:unidadeControle|state.Decode unidadeControle:unidadeControle|WideOr56~1 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~18 Ula32:Ula|carry_temp[1]~20 Ula32:Ula|carry_temp[3]~21 Ula32:Ula|carry_temp[3]~48 Ula32:Ula|carry_temp[5]~22 Ula32:Ula|carry_temp[5]~49 Ula32:Ula|carry_temp[7]~23 Ula32:Ula|carry_temp[7]~50 Ula32:Ula|carry_temp[9]~24 Ula32:Ula|carry_temp[9]~51 Ula32:Ula|carry_temp[11]~25 Ula32:Ula|carry_temp[11]~52 Ula32:Ula|carry_temp[13]~26 Ula32:Ula|carry_temp[13]~53 Ula32:Ula|carry_temp[15]~27 Ula32:Ula|carry_temp[15]~54 Ula32:Ula|carry_temp[17]~28 Ula32:Ula|carry_temp[17]~55 Ula32:Ula|carry_temp[19]~29 Ula32:Ula|carry_temp[19]~56 Ula32:Ula|carry_temp[20]~31 Ula32:Ula|carry_temp[21]~32 Ula32:Ula|carry_temp[22]~33 Ula32:Ula|carry_temp[23]~35 Ula32:Ula|carry_temp[24]~36 Ula32:Ula|carry_temp[25]~38 Ula32:Ula|carry_temp[26]~39 Ula32:Ula|carry_temp[27]~41 Ula32:Ula|carry_temp[28]~42 Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[31]~45 Ula32:Ula|carry_temp[31]~46 unidadeControle:unidadeControle|Selector89~1 unidadeControle:unidadeControle|Selector89~2 MuxDataWrite:MuxDataWrite|Mux21~4 MuxDataWrite:MuxDataWrite|Mux20~2 MuxDataWrite:MuxDataWrite|Mux20~3 MuxDataWrite:MuxDataWrite|Mux20~4 WriteDataReg[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "33.360 ns" { unidadeControle:unidadeControle|state.Decode {} unidadeControle:unidadeControle|WideOr56~1 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~18 {} Ula32:Ula|carry_temp[1]~20 {} Ula32:Ula|carry_temp[3]~21 {} Ula32:Ula|carry_temp[3]~48 {} Ula32:Ula|carry_temp[5]~22 {} Ula32:Ula|carry_temp[5]~49 {} Ula32:Ula|carry_temp[7]~23 {} Ula32:Ula|carry_temp[7]~50 {} Ula32:Ula|carry_temp[9]~24 {} Ula32:Ula|carry_temp[9]~51 {} Ula32:Ula|carry_temp[11]~25 {} Ula32:Ula|carry_temp[11]~52 {} Ula32:Ula|carry_temp[13]~26 {} Ula32:Ula|carry_temp[13]~53 {} Ula32:Ula|carry_temp[15]~27 {} Ula32:Ula|carry_temp[15]~54 {} Ula32:Ula|carry_temp[17]~28 {} Ula32:Ula|carry_temp[17]~55 {} Ula32:Ula|carry_temp[19]~29 {} Ula32:Ula|carry_temp[19]~56 {} Ula32:Ula|carry_temp[20]~31 {} Ula32:Ula|carry_temp[21]~32 {} Ula32:Ula|carry_temp[22]~33 {} Ula32:Ula|carry_temp[23]~35 {} Ula32:Ula|carry_temp[24]~36 {} Ula32:Ula|carry_temp[25]~38 {} Ula32:Ula|carry_temp[26]~39 {} Ula32:Ula|carry_temp[27]~41 {} Ula32:Ula|carry_temp[28]~42 {} Ula32:Ula|carry_temp[29]~44 {} Ula32:Ula|carry_temp[31]~45 {} Ula32:Ula|carry_temp[31]~46 {} unidadeControle:unidadeControle|Selector89~1 {} unidadeControle:unidadeControle|Selector89~2 {} MuxDataWrite:MuxDataWrite|Mux21~4 {} MuxDataWrite:MuxDataWrite|Mux20~2 {} MuxDataWrite:MuxDataWrite|Mux20~3 {} MuxDataWrite:MuxDataWrite|Mux20~4 {} WriteDataReg[11] {} } { 0.000ns 1.346ns 1.294ns 0.475ns 0.262ns 0.249ns 0.734ns 0.247ns 0.966ns 0.270ns 0.242ns 0.295ns 1.039ns 0.257ns 0.256ns 0.247ns 0.417ns 0.266ns 0.243ns 0.247ns 0.754ns 0.257ns 0.254ns 0.259ns 0.263ns 0.269ns 0.263ns 0.269ns 0.263ns 0.268ns 0.262ns 0.265ns 0.466ns 1.002ns 0.244ns 0.253ns 0.982ns 0.802ns 0.473ns 0.245ns 0.254ns 5.047ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.420ns 0.420ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Decode {} } { 0.000ns 0.000ns 0.114ns 1.200ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.360 ns" { unidadeControle:unidadeControle|state.Decode unidadeControle:unidadeControle|WideOr56~1 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~18 Ula32:Ula|carry_temp[1]~20 Ula32:Ula|carry_temp[3]~21 Ula32:Ula|carry_temp[3]~48 Ula32:Ula|carry_temp[5]~22 Ula32:Ula|carry_temp[5]~49 Ula32:Ula|carry_temp[7]~23 Ula32:Ula|carry_temp[7]~50 Ula32:Ula|carry_temp[9]~24 Ula32:Ula|carry_temp[9]~51 Ula32:Ula|carry_temp[11]~25 Ula32:Ula|carry_temp[11]~52 Ula32:Ula|carry_temp[13]~26 Ula32:Ula|carry_temp[13]~53 Ula32:Ula|carry_temp[15]~27 Ula32:Ula|carry_temp[15]~54 Ula32:Ula|carry_temp[17]~28 Ula32:Ula|carry_temp[17]~55 Ula32:Ula|carry_temp[19]~29 Ula32:Ula|carry_temp[19]~56 Ula32:Ula|carry_temp[20]~31 Ula32:Ula|carry_temp[21]~32 Ula32:Ula|carry_temp[22]~33 Ula32:Ula|carry_temp[23]~35 Ula32:Ula|carry_temp[24]~36 Ula32:Ula|carry_temp[25]~38 Ula32:Ula|carry_temp[26]~39 Ula32:Ula|carry_temp[27]~41 Ula32:Ula|carry_temp[28]~42 Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[31]~45 Ula32:Ula|carry_temp[31]~46 unidadeControle:unidadeControle|Selector89~1 unidadeControle:unidadeControle|Selector89~2 MuxDataWrite:MuxDataWrite|Mux21~4 MuxDataWrite:MuxDataWrite|Mux20~2 MuxDataWrite:MuxDataWrite|Mux20~3 MuxDataWrite:MuxDataWrite|Mux20~4 WriteDataReg[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "33.360 ns" { unidadeControle:unidadeControle|state.Decode {} unidadeControle:unidadeControle|WideOr56~1 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~18 {} Ula32:Ula|carry_temp[1]~20 {} Ula32:Ula|carry_temp[3]~21 {} Ula32:Ula|carry_temp[3]~48 {} Ula32:Ula|carry_temp[5]~22 {} Ula32:Ula|carry_temp[5]~49 {} Ula32:Ula|carry_temp[7]~23 {} Ula32:Ula|carry_temp[7]~50 {} Ula32:Ula|carry_temp[9]~24 {} Ula32:Ula|carry_temp[9]~51 {} Ula32:Ula|carry_temp[11]~25 {} Ula32:Ula|carry_temp[11]~52 {} Ula32:Ula|carry_temp[13]~26 {} Ula32:Ula|carry_temp[13]~53 {} Ula32:Ula|carry_temp[15]~27 {} Ula32:Ula|carry_temp[15]~54 {} Ula32:Ula|carry_temp[17]~28 {} Ula32:Ula|carry_temp[17]~55 {} Ula32:Ula|carry_temp[19]~29 {} Ula32:Ula|carry_temp[19]~56 {} Ula32:Ula|carry_temp[20]~31 {} Ula32:Ula|carry_temp[21]~32 {} Ula32:Ula|carry_temp[22]~33 {} Ula32:Ula|carry_temp[23]~35 {} Ula32:Ula|carry_temp[24]~36 {} Ula32:Ula|carry_temp[25]~38 {} Ula32:Ula|carry_temp[26]~39 {} Ula32:Ula|carry_temp[27]~41 {} Ula32:Ula|carry_temp[28]~42 {} Ula32:Ula|carry_temp[29]~44 {} Ula32:Ula|carry_temp[31]~45 {} Ula32:Ula|carry_temp[31]~46 {} unidadeControle:unidadeControle|Selector89~1 {} unidadeControle:unidadeControle|Selector89~2 {} MuxDataWrite:MuxDataWrite|Mux21~4 {} MuxDataWrite:MuxDataWrite|Mux20~2 {} MuxDataWrite:MuxDataWrite|Mux20~3 {} MuxDataWrite:MuxDataWrite|Mux20~4 {} WriteDataReg[11] {} } { 0.000ns 1.346ns 1.294ns 0.475ns 0.262ns 0.249ns 0.734ns 0.247ns 0.966ns 0.270ns 0.242ns 0.295ns 1.039ns 0.257ns 0.256ns 0.247ns 0.417ns 0.266ns 0.243ns 0.247ns 0.754ns 0.257ns 0.254ns 0.259ns 0.263ns 0.269ns 0.263ns 0.269ns 0.263ns 0.268ns 0.262ns 0.265ns 0.466ns 1.002ns 0.244ns 0.253ns 0.982ns 0.802ns 0.473ns 0.245ns 0.254ns 5.047ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.420ns 0.420ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 17:13:47 2017 " "Info: Processing ended: Mon May 08 17:13:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
