Reading timing models for corner nom_tt_025C_5v00…
Reading cell library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/06-yosys-synthesis/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012303    0.182107    0.750093    0.750093 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.182107    0.000000    0.750093 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.270789    0.199774    0.949867 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.270789    0.000000    0.949867 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.150659    0.131510    1.081377 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.150659    0.000000    1.081377 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.081377   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.134843    0.384843   library hold time
                                              0.384843   data required time
---------------------------------------------------------------------------------------------
                                              0.384843   data required time
                                             -1.081377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.696534   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011060    0.171223    0.741712    0.741712 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.171223    0.000000    0.741712 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004090    0.233072    0.190731    0.932443 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.233072    0.000000    0.932443 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.170972    0.164703    1.097146 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.170972    0.000000    1.097146 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.097146   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.130885    0.380885   library hold time
                                              0.380885   data required time
---------------------------------------------------------------------------------------------
                                              0.380885   data required time
                                             -1.097146   data arrival time
---------------------------------------------------------------------------------------------
                                              0.716261   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023158    0.458175    1.069574    1.069574 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.458175    0.000000    1.069574 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.167482    0.111389    1.180962 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.167482    0.000000    1.180962 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.180962   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.131565    0.381565   library hold time
                                              0.381565   data required time
---------------------------------------------------------------------------------------------
                                              0.381565   data required time
                                             -1.180962   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799397   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019088    0.241518    0.795842    0.795842 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.241518    0.000000    0.795842 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004243    0.266321    0.261228    1.057070 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.266321    0.000000    1.057070 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.150659    0.130918    1.187987 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.150659    0.000000    1.187987 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.187987   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.134843    0.384843   library hold time
                                              0.384843   data required time
---------------------------------------------------------------------------------------------
                                              0.384843   data required time
                                             -1.187987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803145   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012260    0.181731    0.749803    0.749803 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.181731    0.000000    0.749803 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.002854    0.145597    0.374033    1.123837 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.145597    0.000000    1.123837 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003009    0.112722    0.336591    1.460427 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.112722    0.000000    1.460427 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.460427   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.143283    0.393283   library hold time
                                              0.393283   data required time
---------------------------------------------------------------------------------------------
                                              0.393283   data required time
                                             -1.460427   data arrival time
---------------------------------------------------------------------------------------------
                                              1.067144   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004229    0.165337    0.880077    0.880077 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.165337    0.000000    0.880077 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004783    0.147755    0.135435    1.015512 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.147755    0.000000    1.015512 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.011669    0.363137    0.257428    1.272940 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.363137    0.000000    1.272940 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002789    0.149137    0.107645    1.380585 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.149137    0.000000    1.380585 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003009    0.098830    0.258082    1.638667 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.098830    0.000000    1.638667 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.638667   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.146458    0.396458   library hold time
                                              0.396458   data required time
---------------------------------------------------------------------------------------------
                                              0.396458   data required time
                                             -1.638667   data arrival time
---------------------------------------------------------------------------------------------
                                              1.242209   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.555206    0.805206   library removal time
                                              0.805206   data required time
---------------------------------------------------------------------------------------------
                                              0.805206   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                              6.497292   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.555206    0.805206   library removal time
                                              0.805206   data required time
---------------------------------------------------------------------------------------------
                                              0.805206   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                              6.497292   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.555206    0.805206   library removal time
                                              0.805206   data required time
---------------------------------------------------------------------------------------------
                                              0.805206   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                              6.497292   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.555206    0.805206   library removal time
                                              0.805206   data required time
---------------------------------------------------------------------------------------------
                                              0.805206   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                              6.497292   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.555206    0.805206   library removal time
                                              0.805206   data required time
---------------------------------------------------------------------------------------------
                                              0.805206   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                              6.497292   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.555206    0.805206   library removal time
                                              0.805206   data required time
---------------------------------------------------------------------------------------------
                                              0.805206   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                              6.497292   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.555206    0.805206   library removal time
                                              0.805206   data required time
---------------------------------------------------------------------------------------------
                                              0.805206   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                              6.497292   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.555206    0.805206   library removal time
                                              0.805206   data required time
---------------------------------------------------------------------------------------------
                                              0.805206   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                              6.497292   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.555206    0.805206   library removal time
                                              0.805206   data required time
---------------------------------------------------------------------------------------------
                                              0.805206   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                              6.497292   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.917824   17.832176   library recovery time
                                             17.832176   data required time
---------------------------------------------------------------------------------------------
                                             17.832176   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                             10.529678   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.917824   17.832176   library recovery time
                                             17.832176   data required time
---------------------------------------------------------------------------------------------
                                             17.832176   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                             10.529678   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.917824   17.832176   library recovery time
                                             17.832176   data required time
---------------------------------------------------------------------------------------------
                                             17.832176   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                             10.529678   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.917824   17.832176   library recovery time
                                             17.832176   data required time
---------------------------------------------------------------------------------------------
                                             17.832176   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                             10.529678   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.917824   17.832176   library recovery time
                                             17.832176   data required time
---------------------------------------------------------------------------------------------
                                             17.832176   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                             10.529678   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.917824   17.832176   library recovery time
                                             17.832176   data required time
---------------------------------------------------------------------------------------------
                                             17.832176   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                             10.529678   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.917824   17.832176   library recovery time
                                             17.832176   data required time
---------------------------------------------------------------------------------------------
                                             17.832176   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                             10.529678   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.917824   17.832176   library recovery time
                                             17.832176   data required time
---------------------------------------------------------------------------------------------
                                             17.832176   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                             10.529678   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.917824   17.832176   library recovery time
                                             17.832176   data required time
---------------------------------------------------------------------------------------------
                                             17.832176   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                             10.529678   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.320292    0.000000    4.339933 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.352033    0.257567    4.597500 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.352033    0.000000    4.597500 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.597500   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.338046   19.411955   library setup time
                                             19.411955   data required time
---------------------------------------------------------------------------------------------
                                             19.411955   data required time
                                             -4.597500   data arrival time
---------------------------------------------------------------------------------------------
                                             14.814455   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.320292    0.000000    4.339933 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.229750    0.204221    4.544154 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.229750    0.000000    4.544154 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.544154   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313332   19.436670   library setup time
                                             19.436670   data required time
---------------------------------------------------------------------------------------------
                                             19.436670   data required time
                                             -4.544154   data arrival time
---------------------------------------------------------------------------------------------
                                             14.892516   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.320292    0.000000    4.339933 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.229750    0.204221    4.544154 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.229750    0.000000    4.544154 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.544154   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313332   19.436670   library setup time
                                             19.436670   data required time
---------------------------------------------------------------------------------------------
                                             19.436670   data required time
                                             -4.544154   data arrival time
---------------------------------------------------------------------------------------------
                                             14.892516   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.320292    0.000000    4.339933 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.232740    0.199323    4.539256 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.232740    0.000000    4.539256 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.539256   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313980   19.436022   library setup time
                                             19.436022   data required time
---------------------------------------------------------------------------------------------
                                             19.436022   data required time
                                             -4.539256   data arrival time
---------------------------------------------------------------------------------------------
                                             14.896765   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003009    0.173215    0.439294    4.541613 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.173215    0.000000    4.541613 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.541613   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.301089   19.448912   library setup time
                                             19.448912   data required time
---------------------------------------------------------------------------------------------
                                             19.448912   data required time
                                             -4.541613   data arrival time
---------------------------------------------------------------------------------------------
                                             14.907301   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003009    0.133620    0.280585    4.382905 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.133620    0.000000    4.382905 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.382905   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.293131   19.456871   library setup time
                                             19.456871   data required time
---------------------------------------------------------------------------------------------
                                             19.456871   data required time
                                             -4.382905   data arrival time
---------------------------------------------------------------------------------------------
                                             15.073966   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.354131    5.894924    3.302498    7.302498 ^ rst_n (in)
                                                         rst_n (net)
                      5.894924    0.000000    7.302498 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.302498   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.917824   17.832176   library recovery time
                                             17.832176   data required time
---------------------------------------------------------------------------------------------
                                             17.832176   data required time
                                             -7.302498   data arrival time
---------------------------------------------------------------------------------------------
                                             10.529678   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.320292    0.000000    4.339933 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.352033    0.257567    4.597500 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.352033    0.000000    4.597500 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.597500   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.338046   19.411955   library setup time
                                             19.411955   data required time
---------------------------------------------------------------------------------------------
                                             19.411955   data required time
                                             -4.597500   data arrival time
---------------------------------------------------------------------------------------------
                                             14.814455   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
rst_n                                   3.000000    5.894924   -2.894924 (VIOLATED)
_341_/I                                 3.000000    5.894924   -2.894924 (VIOLATED)
_397_/A2                                3.000000    5.894924   -2.894924 (VIOLATED)
_398_/A2                                3.000000    5.894924   -2.894924 (VIOLATED)
_412_/C                                 3.000000    5.894924   -2.894924 (VIOLATED)
_420_/A1                                3.000000    5.894924   -2.894924 (VIOLATED)
_423_/A1                                3.000000    5.894924   -2.894924 (VIOLATED)
_424_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_426_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_430_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_432_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_434_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_437_/C                                 3.000000    5.894924   -2.894924 (VIOLATED)
_439_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_441_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_443_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_446_/C                                 3.000000    5.894924   -2.894924 (VIOLATED)
_447_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_581_/A1                                3.000000    5.894924   -2.894924 (VIOLATED)
_591_/C                                 3.000000    5.894924   -2.894924 (VIOLATED)
_608_/A2                                3.000000    5.894924   -2.894924 (VIOLATED)
_619_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_622_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_628_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_631_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_634_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_637_/B                                 3.000000    5.894924   -2.894924 (VIOLATED)
_641_/A1                                3.000000    5.894924   -2.894924 (VIOLATED)
_648_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_664_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_665_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_666_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_667_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_668_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_669_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_670_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_671_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_676_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_698_/D                                 3.000000    5.894924   -2.894924 (VIOLATED)
_699_/SETN                              3.000000    5.894924   -2.894924 (VIOLATED)
_700_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_701_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_702_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_703_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_704_/SETN                              3.000000    5.894924   -2.894924 (VIOLATED)
_705_/SETN                              3.000000    5.894924   -2.894924 (VIOLATED)
_706_/SETN                              3.000000    5.894924   -2.894924 (VIOLATED)
_707_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_708_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_709_/SETN                              3.000000    5.894924   -2.894924 (VIOLATED)
_710_/SETN                              3.000000    5.894924   -2.894924 (VIOLATED)
_711_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_712_/SETN                              3.000000    5.894924   -2.894924 (VIOLATED)
_715_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_716_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_717_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_718_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_719_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_720_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_721_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_722_/RN                                3.000000    5.894924   -2.894924 (VIOLATED)
_413_/A1                                3.000000    4.543698   -1.543699 (VIOLATED)
_643_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_644_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_645_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_646_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_647_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_648_/Q                                 3.000000    4.543698   -1.543699 (VIOLATED)
_649_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_650_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_651_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_652_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_653_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_654_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_655_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_656_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_657_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_658_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_659_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_660_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_661_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_662_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_663_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_672_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_673_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_674_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_675_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_676_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_677_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_678_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_679_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_680_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_681_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_682_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_683_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_684_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_685_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_686_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_687_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_688_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_689_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_690_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_691_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_692_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_693_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_694_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_695_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_696_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_697_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_698_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_699_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_700_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_701_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_702_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_703_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_704_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_705_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_706_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_707_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_708_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_709_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_710_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_711_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_712_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_713_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_714_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_715_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_716_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_717_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_718_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_719_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_720_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_721_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_722_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_723_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_724_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_725_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_726_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_727_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_728_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_729_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_730_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)
_731_/CLK                               3.000000    4.543698   -1.543699 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_648_/Q                                  10     81    -71 (VIOLATED)
rst_n                                    10     60    -50 (VIOLATED)
_647_/Q                                  10     16     -6 (VIOLATED)
_396_/ZN                                 10     13     -3 (VIOLATED)
_672_/Q                                  10     12     -2 (VIOLATED)
_674_/Q                                  10     11        (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.354131   -0.154131 (VIOLATED)
_648_/Q                                 0.200000    0.271060   -0.071060 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 424 unannotated drivers.
 address_in[0]
 address_in[1]
 address_in[2]
 clk
 data_in[0]
 data_in[1]
 data_in[2]
 data_in[3]
 data_in[4]
 ena
 rst_n
 write_strobe_in
 _323_/ZN
 _324_/ZN
 _325_/ZN
 _326_/ZN
 _327_/ZN
 _328_/ZN
 _329_/ZN
 _330_/ZN
 _331_/ZN
 _332_/ZN
 _333_/ZN
 _334_/ZN
 _335_/ZN
 _336_/ZN
 _337_/ZN
 _338_/ZN
 _339_/ZN
 _340_/ZN
 _341_/ZN
 _342_/ZN
 _343_/ZN
 _344_/ZN
 _345_/ZN
 _346_/ZN
 _347_/ZN
 _348_/ZN
 _349_/ZN
 _350_/ZN
 _351_/ZN
 _352_/ZN
 _353_/ZN
 _354_/ZN
 _355_/ZN
 _356_/ZN
 _357_/ZN
 _358_/ZN
 _359_/ZN
 _360_/Z
 _361_/ZN
 _362_/ZN
 _363_/ZN
 _364_/Z
 _365_/Z
 _366_/Z
 _367_/ZN
 _368_/ZN
 _369_/ZN
 _370_/ZN
 _371_/ZN
 _372_/ZN
 _373_/ZN
 _374_/ZN
 _375_/ZN
 _376_/ZN
 _377_/Z
 _378_/ZN
 _379_/Z
 _380_/ZN
 _381_/ZN
 _382_/Z
 _383_/ZN
 _384_/ZN
 _385_/Z
 _386_/ZN
 _387_/ZN
 _388_/Z
 _389_/ZN
 _390_/ZN
 _391_/ZN
 _392_/Z
 _393_/Z
 _394_/Z
 _395_/ZN
 _396_/ZN
 _397_/Z
 _398_/ZN
 _399_/ZN
 _400_/ZN
 _401_/ZN
 _402_/ZN
 _403_/ZN
 _404_/ZN
 _405_/ZN
 _406_/ZN
 _407_/ZN
 _408_/ZN
 _409_/ZN
 _410_/ZN
 _411_/ZN
 _412_/ZN
 _413_/Z
 _414_/Z
 _415_/ZN
 _416_/ZN
 _417_/ZN
 _418_/ZN
 _419_/ZN
 _420_/ZN
 _421_/ZN
 _422_/ZN
 _423_/ZN
 _424_/ZN
 _425_/ZN
 _426_/ZN
 _427_/ZN
 _428_/ZN
 _429_/ZN
 _430_/ZN
 _431_/ZN
 _432_/ZN
 _433_/ZN
 _434_/ZN
 _435_/ZN
 _436_/ZN
 _437_/ZN
 _438_/ZN
 _439_/ZN
 _440_/ZN
 _441_/ZN
 _442_/ZN
 _443_/ZN
 _444_/ZN
 _445_/ZN
 _446_/ZN
 _447_/ZN
 _448_/ZN
 _449_/ZN
 _450_/Z
 _451_/ZN
 _452_/ZN
 _453_/ZN
 _454_/ZN
 _455_/Z
 _456_/ZN
 _457_/ZN
 _458_/Z
 _459_/ZN
 _460_/ZN
 _461_/Z
 _462_/ZN
 _463_/ZN
 _464_/ZN
 _465_/ZN
 _466_/Z
 _467_/ZN
 _468_/ZN
 _469_/Z
 _470_/ZN
 _471_/ZN
 _472_/ZN
 _473_/ZN
 _474_/Z
 _475_/ZN
 _476_/ZN
 _477_/ZN
 _478_/ZN
 _479_/ZN
 _480_/Z
 _481_/ZN
 _482_/ZN
 _483_/Z
 _484_/ZN
 _485_/ZN
 _486_/Z
 _487_/Z
 _488_/Z
 _489_/Z
 _490_/Z
 _491_/Z
 _492_/Z
 _493_/ZN
 _494_/Z
 _495_/ZN
 _496_/ZN
 _497_/ZN
 _498_/Z
 _499_/Z
 _500_/ZN
 _501_/ZN
 _502_/ZN
 _503_/ZN
 _504_/ZN
 _505_/ZN
 _506_/ZN
 _507_/ZN
 _508_/ZN
 _509_/ZN
 _510_/ZN
 _511_/ZN
 _512_/Z
 _513_/ZN
 _514_/ZN
 _515_/Z
 _516_/ZN
 _517_/ZN
 _518_/Z
 _519_/ZN
 _520_/Z
 _521_/ZN
 _522_/ZN
 _523_/ZN
 _524_/ZN
 _525_/ZN
 _526_/ZN
 _527_/Z
 _528_/ZN
 _529_/Z
 _530_/Z
 _531_/ZN
 _532_/Z
 _533_/Z
 _534_/ZN
 _535_/ZN
 _536_/ZN
 _537_/ZN
 _538_/ZN
 _539_/ZN
 _540_/Z
 _541_/ZN
 _542_/ZN
 _543_/ZN
 _544_/ZN
 _545_/Z
 _546_/ZN
 _547_/ZN
 _548_/ZN
 _549_/ZN
 _550_/ZN
 _551_/ZN
 _552_/ZN
 _553_/ZN
 _554_/Z
 _555_/Z
 _556_/ZN
 _557_/ZN
 _558_/ZN
 _559_/ZN
 _560_/ZN
 _561_/ZN
 _562_/ZN
 _563_/ZN
 _564_/ZN
 _565_/ZN
 _566_/Z
 _567_/ZN
 _568_/ZN
 _569_/ZN
 _570_/ZN
 _571_/ZN
 _572_/Z
 _573_/ZN
 _574_/ZN
 _575_/ZN
 _576_/Z
 _577_/ZN
 _578_/Z
 _579_/Z
 _580_/Z
 _581_/ZN
 _582_/ZN
 _583_/ZN
 _584_/Z
 _585_/Z
 _586_/ZN
 _587_/ZN
 _588_/ZN
 _589_/ZN
 _590_/ZN
 _591_/ZN
 _592_/ZN
 _593_/Z
 _594_/Z
 _595_/ZN
 _596_/ZN
 _597_/ZN
 _598_/Z
 _599_/Z
 _600_/Z
 _601_/Z
 _602_/Z
 _603_/Z
 _604_/Z
 _605_/Z
 _606_/Z
 _607_/Z
 _608_/ZN
 _609_/Z
 _610_/ZN
 _611_/ZN
 _612_/ZN
 _613_/ZN
 _614_/ZN
 _615_/ZN
 _616_/ZN
 _617_/ZN
 _618_/ZN
 _619_/ZN
 _620_/ZN
 _621_/ZN
 _622_/ZN
 _623_/ZN
 _624_/ZN
 _625_/Z
 _626_/ZN
 _627_/Z
 _628_/ZN
 _629_/ZN
 _630_/Z
 _631_/ZN
 _632_/ZN
 _633_/Z
 _634_/ZN
 _635_/ZN
 _636_/ZN
 _637_/ZN
 _638_/ZN
 _639_/Z
 _640_/ZN
 _641_/ZN
 _642_/Z
 _643_/Q
 _644_/Q
 _645_/Q
 _646_/Q
 _647_/Q
 _648_/Q
 _649_/Q
 _650_/Q
 _651_/Q
 _652_/Q
 _653_/Q
 _654_/Q
 _655_/Q
 _656_/Q
 _657_/Q
 _658_/Q
 _659_/Q
 _660_/Q
 _661_/Q
 _662_/Q
 _663_/Q
 _664_/Q
 _665_/Q
 _666_/Q
 _667_/Q
 _668_/Q
 _669_/Q
 _670_/Q
 _671_/Q
 _672_/Q
 _673_/Q
 _674_/Q
 _675_/Q
 _676_/Q
 _677_/Q
 _678_/Q
 _679_/Q
 _680_/Q
 _681_/Q
 _682_/Q
 _683_/Q
 _684_/Q
 _685_/Q
 _686_/Q
 _687_/Q
 _688_/Q
 _689_/Q
 _690_/Q
 _691_/Q
 _692_/Q
 _693_/Q
 _694_/Q
 _695_/Q
 _696_/Q
 _697_/Q
 _698_/Q
 _699_/Q
 _700_/Q
 _701_/Q
 _702_/Q
 _703_/Q
 _704_/Q
 _705_/Q
 _706_/Q
 _707_/Q
 _708_/Q
 _709_/Q
 _710_/Q
 _711_/Q
 _712_/Q
 _713_/Q
 _714_/Q
 _715_/Q
 _716_/Q
 _717_/Q
 _718_/Q
 _719_/Q
 _720_/Q
 _721_/Q
 _722_/Q
 _723_/Q
 _724_/Q
 _725_/Q
 _726_/Q
 _727_/Q
 _728_/Q
 _729_/Q
 _730_/Q
 _731_/Q
 _732_/ZN
 _733_/ZN
 _734_/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 143
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_5v00 143
max fanout violation count 6
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_5v00 6
max cap violation count 2
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_5v00 2
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _646_/CLK
  _647_/CLK
  _649_/CLK
  _650_/CLK
  _651_/CLK
  _652_/CLK
  _653_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
  _714_/CLK
  _715_/CLK
  _716_/CLK
  _717_/CLK
  _718_/CLK
  _719_/CLK
  _720_/CLK
  _721_/CLK
  _722_/CLK
  _723_/CLK
  _724_/CLK
  _725_/CLK
  _726_/CLK
  _727_/CLK
  _728_/CLK
  _729_/CLK
  _730_/CLK
  _731_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _643_/D
  _644_/D
  _645_/D
  _646_/D
  _647_/D
  _649_/D
  _650_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
  _714_/D
  _715_/D
  _716_/D
  _717_/D
  _718_/D
  _719_/D
  _720_/D
  _721_/D
  _722_/D
  _723_/D
  _724_/D
  _725_/D
  _726_/D
  _727_/D
  _728_/D
  _729_/D
  _730_/D
  _731_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.274029e-03 3.414244e-04 3.438532e-08 1.615487e-03  90.6%
Combinational        1.264145e-04 4.019582e-05 3.733076e-08 1.666476e-04   9.4%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.400443e-03 3.816202e-04 7.171606e-08 1.782135e-03 100.0%
                            78.6%        21.4%         0.0%
%OL_METRIC_F power__internal__total 0.0014004431432113051
%OL_METRIC_F power__switching__total 0.00038162022246979177
%OL_METRIC_F power__leakage__total 7.171605886924226e-8
%OL_METRIC_F power__total 0.0017821351066231728

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_5v00 -0.25
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.076119 source latency _648_/CLK ^
-0.076119 target latency _648_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_5v00 0.25
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.076119 source latency _648_/CLK ^
-0.076119 target latency _648_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_5v00 0.6965342388904697
nom_tt_025C_5v00: 0.6965342388904697
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_5v00 10.529678760289409
nom_tt_025C_5v00: 10.529678760289409
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_5v00 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_5v00 0.696534
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.076119         network latency _648_/CLK
        3.376208 network latency _643_/CLK
---------------
0.076119 3.376208 latency
        3.300088 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.290902         network latency _643_/CLK
        2.290902 network latency _643_/CLK
---------------
2.290902 2.290902 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.046366         network latency _648_/CLK
        0.046366 network latency _648_/CLK
---------------
0.046366 0.046366 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 4.40 fmax = 227.09
%OL_END_REPORT
Writing SDF files for all corners…
