// Seed: 3259650285
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_5 = id_5[1'b0];
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    output wire id_3,
    output supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    inout supply1 id_8,
    input supply1 id_9,
    input wire id_10,
    input uwire id_11
    , id_13
);
  uwire id_14 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
