

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_L3'
================================================================
* Date:           Wed Jul 10 00:10:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      195|      195|  1.950 us|  1.950 us|  195|  195|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L3      |      193|      193|        15|          1|          1|   180|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     82|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    346|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     165|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     513|    473|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U21   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U20  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  206|    0|
    |uitofp_32ns_32_4_no_dsp_1_U22       |uitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_4_no_dsp_1_U23       |uitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  348|  346|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_120_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln17_1_fu_141_p2       |         +|   0|  0|  26|          19|          19|
    |add_ln17_fu_130_p2         |         +|   0|  0|  26|          19|          19|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_114_p2        |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  82|          56|          50|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k       |   9|          2|    8|         16|
    |k_1_fu_44                |   9|          2|    8|         16|
    |sum_stream_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv13_i_i_reg_216                 |  32|   0|   32|          0|
    |conv_i_i_reg_211                   |  32|   0|   32|          0|
    |diff_reg_221                       |  32|   0|   32|          0|
    |image_load_1_reg_196               |  16|   0|   16|          0|
    |image_load_reg_191                 |  16|   0|   16|          0|
    |k_1_fu_44                          |   8|   0|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 165|   0|  165|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L3|  return value|
|sum_stream_din     |  out|   32|     ap_fifo|                            sum_stream|       pointer|
|sum_stream_full_n  |   in|    1|     ap_fifo|                            sum_stream|       pointer|
|sum_stream_write   |  out|    1|     ap_fifo|                            sum_stream|       pointer|
|mul_ln17_1         |   in|   19|     ap_none|                            mul_ln17_1|        scalar|
|image_r_address0   |  out|   19|   ap_memory|                               image_r|         array|
|image_r_ce0        |  out|    1|   ap_memory|                               image_r|         array|
|image_r_q0         |   in|   16|   ap_memory|                               image_r|         array|
|image_r_address1   |  out|   19|   ap_memory|                               image_r|         array|
|image_r_ce1        |  out|    1|   ap_memory|                               image_r|         array|
|image_r_q1         |   in|   16|   ap_memory|                               image_r|         array|
|mul_ln17           |   in|   19|     ap_none|                              mul_ln17|        scalar|
+-------------------+-----+-----+------------+--------------------------------------+--------------+

