============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:19:28 pm
  Module:                 carry_select_adder_661010_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[23]
       Endpoint: (F) S[31]

                   Capture    Launch  
      Path Delay:+    2750         -  
      Drv Adjust:+       0         0  
         Arrival:=    2750            
                                      
   Required Time:=    2750            
       Data Path:-    2750            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2750            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags     Arc     Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------
  A[23]                                                     -       -         F     (arrival)                      1  6.1  1000     0       0    (-,-) 
  g283/Y                                                    -       A->Y      R     sky130_fd_sc_hd__clkinv_2      1  5.9   161   204     204    (-,-) 
  g282/Y                                                    -       A->Y      F     sky130_fd_sc_hd__inv_2         6 21.7    72    94     299    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g98__4319/Y    -       A->Y      R     sky130_fd_sc_hd__nor2_1        1  6.4   139   151     449    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g95__2398/Y    -       A1->Y     F     sky130_fd_sc_hd__o21ai_2       2 10.3    62    98     547    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g2/Y           -       B1->Y     R     sky130_fd_sc_hd__o21ai_2       1  3.7    94    59     606    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g60__5526/Y    -       A->Y      F     sky130_fd_sc_hd__nand2_1       2  9.0    76    93     699    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g61/Y          -       A->Y      R     sky130_fd_sc_hd__clkinv_1      1  6.0    47    67     766    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g57__5122/Y    -       A2->Y     F     sky130_fd_sc_hd__o21bai_2      2  8.4    69    69     835    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g59__7482/Y    -       A->Y      R     sky130_fd_sc_hd__nand2_1       1  3.7    53    70     904    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g57__1881/Y    -       A->Y      F     sky130_fd_sc_hd__nand2_1       2  8.4    69    76     980    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g59__2346/Y    -       A->Y      R     sky130_fd_sc_hd__nand2_1       1  3.8    56    70    1050    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g57__9945/Y    -       B->Y      F     sky130_fd_sc_hd__nand2b_1      2  8.4    79    84    1134    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g59__2398/Y    -       A->Y      R     sky130_fd_sc_hd__nand2_1       1  3.8    54    75    1209    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g57__6417/Y    -       B->Y      F     sky130_fd_sc_hd__nand2b_1      1  3.6    48    57    1266    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g57__4319/COUT -       CI->COUT  F     sky130_fd_sc_hd__fah_1         1  5.8    73   257    1523    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g57__8428/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    88   388    1911    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g57__5526/SUM  -       CIN->SUM  F     sky130_fd_sc_hd__fa_1          1  3.1    82   438    2349    (-,-) 
  g539__6161/X                                              -       A0->X     F     sky130_fd_sc_hd__mux2_2        1 51.3   158   401    2750    (-,-) 
  S[31]                                                     <<<     -         F     (port)                         -    -     -     0    2750    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------

