{
  "version": 3,
  "sources": ["../../../../../../node_modules/shiki/dist/langs/verilog.mjs"],
  "sourcesContent": ["const lang = Object.freeze({\n  \"displayName\": \"Verilog\",\n  \"fileTypes\": [\"v\", \"vh\"],\n  \"name\": \"verilog\",\n  \"patterns\": [{\n    \"include\": \"#comments\"\n  }, {\n    \"include\": \"#module_pattern\"\n  }, {\n    \"include\": \"#keywords\"\n  }, {\n    \"include\": \"#constants\"\n  }, {\n    \"include\": \"#strings\"\n  }, {\n    \"include\": \"#operators\"\n  }],\n  \"repository\": {\n    \"comments\": {\n      \"patterns\": [{\n        \"begin\": \"(^[ \\\\t]+)?(?=//)\",\n        \"beginCaptures\": {\n          \"1\": {\n            \"name\": \"punctuation.whitespace.comment.leading.verilog\"\n          }\n        },\n        \"end\": \"(?!\\\\G)\",\n        \"patterns\": [{\n          \"begin\": \"//\",\n          \"beginCaptures\": {\n            \"0\": {\n              \"name\": \"punctuation.definition.comment.verilog\"\n            }\n          },\n          \"end\": \"\\\\n\",\n          \"name\": \"comment.line.double-slash.verilog\"\n        }]\n      }, {\n        \"begin\": \"/\\\\*\",\n        \"end\": \"\\\\*/\",\n        \"name\": \"comment.block.c-style.verilog\"\n      }]\n    },\n    \"constants\": {\n      \"patterns\": [{\n        \"match\": \"`(?!(celldefine|endcelldefine|default_nettype|define|undef|ifdef|ifndef|else|endif|include|resetall|timescale|unconnected_drive|nounconnected_drive))[a-z_A-Z][a-zA-Z0-9_$]*\",\n        \"name\": \"variable.other.constant.verilog\"\n      }, {\n        \"match\": \"[0-9]*'[bBoOdDhH][a-fA-F0-9_xXzZ]+\\\\b\",\n        \"name\": \"constant.numeric.sized_integer.verilog\"\n      }, {\n        \"captures\": {\n          \"1\": {\n            \"name\": \"constant.numeric.integer.verilog\"\n          },\n          \"2\": {\n            \"name\": \"punctuation.separator.range.verilog\"\n          },\n          \"3\": {\n            \"name\": \"constant.numeric.integer.verilog\"\n          }\n        },\n        \"match\": \"\\\\b(\\\\d+)(:)(\\\\d+)\\\\b\",\n        \"name\": \"meta.block.numeric.range.verilog\"\n      }, {\n        \"match\": \"\\\\b\\\\d[\\\\d_]*(?i:e\\\\d+)?\\\\b\",\n        \"name\": \"constant.numeric.integer.verilog\"\n      }, {\n        \"match\": \"\\\\b\\\\d+\\\\.\\\\d+(?i:e\\\\d+)?\\\\b\",\n        \"name\": \"constant.numeric.real.verilog\"\n      }, {\n        \"match\": \"#\\\\d+\",\n        \"name\": \"constant.numeric.delay.verilog\"\n      }, {\n        \"match\": \"\\\\b[01xXzZ]+\\\\b\",\n        \"name\": \"constant.numeric.logic.verilog\"\n      }]\n    },\n    \"instantiation_patterns\": {\n      \"patterns\": [{\n        \"include\": \"#keywords\"\n      }, {\n        \"begin\": \"^\\\\s*([a-zA-Z][a-zA-Z0-9_]*)\\\\s+([a-zA-Z][a-zA-Z0-9_]*)(?<!begin|if)\\\\s*(?=\\\\(|$)\",\n        \"beginCaptures\": {\n          \"1\": {\n            \"name\": \"entity.name.tag.module.reference.verilog\"\n          },\n          \"2\": {\n            \"name\": \"entity.name.tag.module.identifier.verilog\"\n          }\n        },\n        \"end\": \";\",\n        \"endCaptures\": {\n          \"0\": {\n            \"name\": \"punctuation.terminator.expression.verilog\"\n          }\n        },\n        \"name\": \"meta.block.instantiation.parameterless.verilog\",\n        \"patterns\": [{\n          \"include\": \"#comments\"\n        }, {\n          \"include\": \"#constants\"\n        }, {\n          \"include\": \"#strings\"\n        }]\n      }, {\n        \"begin\": \"^\\\\s*([a-zA-Z][a-zA-Z0-9_]*)\\\\s*(#)(?=\\\\s*\\\\()\",\n        \"beginCaptures\": {\n          \"1\": {\n            \"name\": \"entity.name.tag.module.reference.verilog\"\n          }\n        },\n        \"end\": \";\",\n        \"endCaptures\": {\n          \"0\": {\n            \"name\": \"punctuation.terminator.expression.verilog\"\n          }\n        },\n        \"name\": \"meta.block.instantiation.with.parameters.verilog\",\n        \"patterns\": [{\n          \"include\": \"#parenthetical_list\"\n        }, {\n          \"match\": \"[a-zA-Z][a-zA-Z0-9_]*\",\n          \"name\": \"entity.name.tag.module.identifier.verilog\"\n        }]\n      }]\n    },\n    \"keywords\": {\n      \"patterns\": [{\n        \"match\": \"\\\\b(always|and|assign|attribute|begin|buf|bufif0|bufif1|case[xz]?|cmos|deassign|default|defparam|disable|edge|else|end(attribute|case|function|generate|module|primitive|specify|table|task)?|event|for|force|forever|fork|function|generate|genvar|highz(01)|if(none)?|initial|inout|input|integer|join|localparam|medium|module|large|macromodule|nand|negedge|nmos|nor|not|notif(01)|or|output|parameter|pmos|posedge|primitive|pull0|pull1|pulldown|pullup|rcmos|real|realtime|reg|release|repeat|rnmos|rpmos|rtran|rtranif(01)|scalared|signed|small|specify|specparam|strength|strong0|strong1|supply0|supply1|table|task|time|tran|tranif(01)|tri(01)?|tri(and|or|reg)|unsigned|vectored|wait|wand|weak(01)|while|wire|wor|xnor|xor)\\\\b\",\n        \"name\": \"keyword.other.verilog\"\n      }, {\n        \"match\": \"^\\\\s*`((cell)?define|default_(decay_time|nettype|trireg_strength)|delay_mode_(path|unit|zero)|ifdef|ifndef|include|end(if|celldefine)|else|(no)?unconnected_drive|resetall|timescale|undef)\\\\b\",\n        \"name\": \"keyword.other.compiler.directive.verilog\"\n      }, {\n        \"match\": \"\\\\$(f(open|close)|readmem(b|h)|timeformat|printtimescale|stop|finish|(s|real)?time|realtobits|bitstoreal|rtoi|itor|(f)?(display|write(h|b)))\\\\b\",\n        \"name\": \"support.function.system.console.tasks.verilog\"\n      }, {\n        \"match\": \"\\\\$(random|dist_(chi_square|erlang|exponential|normal|poisson|t|uniform))\\\\b\",\n        \"name\": \"support.function.system.random_number.tasks.verilog\"\n      }, {\n        \"match\": \"\\\\$((a)?sync\\\\$((n)?and|(n)or)\\\\$(array|plane))\\\\b\",\n        \"name\": \"support.function.system.pld_modeling.tasks.verilog\"\n      }, {\n        \"match\": \"\\\\$(q_(initialize|add|remove|full|exam))\\\\b\",\n        \"name\": \"support.function.system.stochastic.tasks.verilog\"\n      }, {\n        \"match\": \"\\\\$(hold|nochange|period|recovery|setup(hold)?|skew|width)\\\\b\",\n        \"name\": \"support.function.system.timing.tasks.verilog\"\n      }, {\n        \"match\": \"\\\\$(dump(file|vars|off|on|all|limit|flush))\\\\b\",\n        \"name\": \"support.function.system.vcd.tasks.verilog\"\n      }, {\n        \"match\": \"\\\\$(countdrivers|list|input|scope|showscopes|(no)?(key|log)|reset(_count|_value)?|(inc)?save|restart|showvars|getpattern|sreadmem(b|h)|scale)\",\n        \"name\": \"support.function.non-standard.tasks.verilog\"\n      }]\n    },\n    \"module_pattern\": {\n      \"patterns\": [{\n        \"begin\": \"\\\\b(module)\\\\s+([a-zA-Z][a-zA-Z0-9_]*)\",\n        \"beginCaptures\": {\n          \"1\": {\n            \"name\": \"storage.type.module.verilog\"\n          },\n          \"2\": {\n            \"name\": \"entity.name.type.module.verilog\"\n          }\n        },\n        \"end\": \"\\\\bendmodule\\\\b\",\n        \"endCaptures\": {\n          \"0\": {\n            \"name\": \"storage.type.module.verilog\"\n          }\n        },\n        \"name\": \"meta.block.module.verilog\",\n        \"patterns\": [{\n          \"include\": \"#comments\"\n        }, {\n          \"include\": \"#keywords\"\n        }, {\n          \"include\": \"#constants\"\n        }, {\n          \"include\": \"#strings\"\n        }, {\n          \"include\": \"#instantiation_patterns\"\n        }, {\n          \"include\": \"#operators\"\n        }]\n      }]\n    },\n    \"operators\": {\n      \"patterns\": [{\n        \"match\": \"\\\\+|-|\\\\*|/|%|(<|>)=?|(!|=)?==?|!|&&?|\\\\|\\\\|?|\\\\^?~|~\\\\^?\",\n        \"name\": \"keyword.operator.verilog\"\n      }]\n    },\n    \"parenthetical_list\": {\n      \"patterns\": [{\n        \"begin\": \"\\\\(\",\n        \"beginCaptures\": {\n          \"0\": {\n            \"name\": \"punctuation.section.list.verilog\"\n          }\n        },\n        \"end\": \"\\\\)\",\n        \"endCaptures\": {\n          \"0\": {\n            \"name\": \"punctuation.section.list.verilog\"\n          }\n        },\n        \"name\": \"meta.block.parenthetical_list.verilog\",\n        \"patterns\": [{\n          \"include\": \"#parenthetical_list\"\n        }, {\n          \"include\": \"#comments\"\n        }, {\n          \"include\": \"#keywords\"\n        }, {\n          \"include\": \"#constants\"\n        }, {\n          \"include\": \"#strings\"\n        }]\n      }]\n    },\n    \"strings\": {\n      \"patterns\": [{\n        \"begin\": '\"',\n        \"end\": '\"',\n        \"name\": \"string.quoted.double.verilog\",\n        \"patterns\": [{\n          \"match\": \"\\\\\\\\.\",\n          \"name\": \"constant.character.escape.verilog\"\n        }]\n      }]\n    }\n  },\n  \"scopeName\": \"source.verilog\"\n});\nvar verilog = [lang];\nexport { verilog as default };"],
  "mappings": ";;;AAAA,IAAM,OAAO,OAAO,OAAO;AAAA,EACzB,eAAe;AAAA,EACf,aAAa,CAAC,KAAK,IAAI;AAAA,EACvB,QAAQ;AAAA,EACR,YAAY,CAAC;AAAA,IACX,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,CAAC;AAAA,EACD,cAAc;AAAA,IACZ,YAAY;AAAA,MACV,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,iBAAiB;AAAA,UACf,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,OAAO;AAAA,QACP,YAAY,CAAC;AAAA,UACX,SAAS;AAAA,UACT,iBAAiB;AAAA,YACf,KAAK;AAAA,cACH,QAAQ;AAAA,YACV;AAAA,UACF;AAAA,UACA,OAAO;AAAA,UACP,QAAQ;AAAA,QACV,CAAC;AAAA,MACH,GAAG;AAAA,QACD,SAAS;AAAA,QACT,OAAO;AAAA,QACP,QAAQ;AAAA,MACV,CAAC;AAAA,IACH;AAAA,IACA,aAAa;AAAA,MACX,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,CAAC;AAAA,IACH;AAAA,IACA,0BAA0B;AAAA,MACxB,YAAY,CAAC;AAAA,QACX,WAAW;AAAA,MACb,GAAG;AAAA,QACD,SAAS;AAAA,QACT,iBAAiB;AAAA,UACf,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,OAAO;AAAA,QACP,eAAe;AAAA,UACb,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,QAAQ;AAAA,QACR,YAAY,CAAC;AAAA,UACX,WAAW;AAAA,QACb,GAAG;AAAA,UACD,WAAW;AAAA,QACb,GAAG;AAAA,UACD,WAAW;AAAA,QACb,CAAC;AAAA,MACH,GAAG;AAAA,QACD,SAAS;AAAA,QACT,iBAAiB;AAAA,UACf,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,OAAO;AAAA,QACP,eAAe;AAAA,UACb,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,QAAQ;AAAA,QACR,YAAY,CAAC;AAAA,UACX,WAAW;AAAA,QACb,GAAG;AAAA,UACD,SAAS;AAAA,UACT,QAAQ;AAAA,QACV,CAAC;AAAA,MACH,CAAC;AAAA,IACH;AAAA,IACA,YAAY;AAAA,MACV,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,CAAC;AAAA,IACH;AAAA,IACA,kBAAkB;AAAA,MAChB,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,iBAAiB;AAAA,UACf,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,OAAO;AAAA,QACP,eAAe;AAAA,UACb,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,QAAQ;AAAA,QACR,YAAY,CAAC;AAAA,UACX,WAAW;AAAA,QACb,GAAG;AAAA,UACD,WAAW;AAAA,QACb,GAAG;AAAA,UACD,WAAW;AAAA,QACb,GAAG;AAAA,UACD,WAAW;AAAA,QACb,GAAG;AAAA,UACD,WAAW;AAAA,QACb,GAAG;AAAA,UACD,WAAW;AAAA,QACb,CAAC;AAAA,MACH,CAAC;AAAA,IACH;AAAA,IACA,aAAa;AAAA,MACX,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,CAAC;AAAA,IACH;AAAA,IACA,sBAAsB;AAAA,MACpB,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,iBAAiB;AAAA,UACf,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,OAAO;AAAA,QACP,eAAe;AAAA,UACb,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,QAAQ;AAAA,QACR,YAAY,CAAC;AAAA,UACX,WAAW;AAAA,QACb,GAAG;AAAA,UACD,WAAW;AAAA,QACb,GAAG;AAAA,UACD,WAAW;AAAA,QACb,GAAG;AAAA,UACD,WAAW;AAAA,QACb,GAAG;AAAA,UACD,WAAW;AAAA,QACb,CAAC;AAAA,MACH,CAAC;AAAA,IACH;AAAA,IACA,WAAW;AAAA,MACT,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,OAAO;AAAA,QACP,QAAQ;AAAA,QACR,YAAY,CAAC;AAAA,UACX,SAAS;AAAA,UACT,QAAQ;AAAA,QACV,CAAC;AAAA,MACH,CAAC;AAAA,IACH;AAAA,EACF;AAAA,EACA,aAAa;AACf,CAAC;AACD,IAAI,UAAU,CAAC,IAAI;",
  "names": []
}
