
Final3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003188  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  08003320  08003320  00013320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034a0  080034a0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080034a0  080034a0  000134a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080034a8  080034a8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034a8  080034a8  000134a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080034ac  080034ac  000134ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080034b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b54  20000070  08003520  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001bc4  08003520  00021bc4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007bce  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001660  00000000  00000000  00027c6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006d0  00000000  00000000  000292d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000618  00000000  00000000  000299a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015650  00000000  00000000  00029fb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000623d  00000000  00000000  0003f608  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008538e  00000000  00000000  00045845  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cabd3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c40  00000000  00000000  000cac50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000070 	.word	0x20000070
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08003308 	.word	0x08003308

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000074 	.word	0x20000074
 80001d4:	08003308 	.word	0x08003308

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b972 	b.w	80004d4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	4688      	mov	r8, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14b      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000216:	428a      	cmp	r2, r1
 8000218:	4615      	mov	r5, r2
 800021a:	d967      	bls.n	80002ec <__udivmoddi4+0xe4>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0720 	rsb	r7, r2, #32
 8000226:	fa01 f302 	lsl.w	r3, r1, r2
 800022a:	fa20 f707 	lsr.w	r7, r0, r7
 800022e:	4095      	lsls	r5, r2
 8000230:	ea47 0803 	orr.w	r8, r7, r3
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000240:	fa1f fc85 	uxth.w	ip, r5
 8000244:	fb0e 8817 	mls	r8, lr, r7, r8
 8000248:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024c:	fb07 f10c 	mul.w	r1, r7, ip
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18eb      	adds	r3, r5, r3
 8000256:	f107 30ff 	add.w	r0, r7, #4294967295
 800025a:	f080 811b 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8118 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000264:	3f02      	subs	r7, #2
 8000266:	442b      	add	r3, r5
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000270:	fb0e 3310 	mls	r3, lr, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fc0c 	mul.w	ip, r0, ip
 800027c:	45a4      	cmp	ip, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	192c      	adds	r4, r5, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8107 	bcs.w	8000498 <__udivmoddi4+0x290>
 800028a:	45a4      	cmp	ip, r4
 800028c:	f240 8104 	bls.w	8000498 <__udivmoddi4+0x290>
 8000290:	3802      	subs	r0, #2
 8000292:	442c      	add	r4, r5
 8000294:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000298:	eba4 040c 	sub.w	r4, r4, ip
 800029c:	2700      	movs	r7, #0
 800029e:	b11e      	cbz	r6, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c6 4300 	strd	r4, r3, [r6]
 80002a8:	4639      	mov	r1, r7
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0xbe>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80eb 	beq.w	800048e <__udivmoddi4+0x286>
 80002b8:	2700      	movs	r7, #0
 80002ba:	e9c6 0100 	strd	r0, r1, [r6]
 80002be:	4638      	mov	r0, r7
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	fab3 f783 	clz	r7, r3
 80002ca:	2f00      	cmp	r7, #0
 80002cc:	d147      	bne.n	800035e <__udivmoddi4+0x156>
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xd0>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 80fa 	bhi.w	80004cc <__udivmoddi4+0x2c4>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb61 0303 	sbc.w	r3, r1, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4698      	mov	r8, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d0e0      	beq.n	80002a8 <__udivmoddi4+0xa0>
 80002e6:	e9c6 4800 	strd	r4, r8, [r6]
 80002ea:	e7dd      	b.n	80002a8 <__udivmoddi4+0xa0>
 80002ec:	b902      	cbnz	r2, 80002f0 <__udivmoddi4+0xe8>
 80002ee:	deff      	udf	#255	; 0xff
 80002f0:	fab2 f282 	clz	r2, r2
 80002f4:	2a00      	cmp	r2, #0
 80002f6:	f040 808f 	bne.w	8000418 <__udivmoddi4+0x210>
 80002fa:	1b49      	subs	r1, r1, r5
 80002fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000300:	fa1f f885 	uxth.w	r8, r5
 8000304:	2701      	movs	r7, #1
 8000306:	fbb1 fcfe 	udiv	ip, r1, lr
 800030a:	0c23      	lsrs	r3, r4, #16
 800030c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb08 f10c 	mul.w	r1, r8, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x124>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4299      	cmp	r1, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 800032a:	4684      	mov	ip, r0
 800032c:	1a59      	subs	r1, r3, r1
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1410 	mls	r4, lr, r0, r1
 8000338:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x14c>
 8000344:	192c      	adds	r4, r5, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x14a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80b6 	bhi.w	80004be <__udivmoddi4+0x2b6>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e79f      	b.n	800029e <__udivmoddi4+0x96>
 800035e:	f1c7 0c20 	rsb	ip, r7, #32
 8000362:	40bb      	lsls	r3, r7
 8000364:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000368:	ea4e 0e03 	orr.w	lr, lr, r3
 800036c:	fa01 f407 	lsl.w	r4, r1, r7
 8000370:	fa20 f50c 	lsr.w	r5, r0, ip
 8000374:	fa21 f30c 	lsr.w	r3, r1, ip
 8000378:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800037c:	4325      	orrs	r5, r4
 800037e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000382:	0c2c      	lsrs	r4, r5, #16
 8000384:	fb08 3319 	mls	r3, r8, r9, r3
 8000388:	fa1f fa8e 	uxth.w	sl, lr
 800038c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000390:	fb09 f40a 	mul.w	r4, r9, sl
 8000394:	429c      	cmp	r4, r3
 8000396:	fa02 f207 	lsl.w	r2, r2, r7
 800039a:	fa00 f107 	lsl.w	r1, r0, r7
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1e 0303 	adds.w	r3, lr, r3
 80003a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a8:	f080 8087 	bcs.w	80004ba <__udivmoddi4+0x2b2>
 80003ac:	429c      	cmp	r4, r3
 80003ae:	f240 8084 	bls.w	80004ba <__udivmoddi4+0x2b2>
 80003b2:	f1a9 0902 	sub.w	r9, r9, #2
 80003b6:	4473      	add	r3, lr
 80003b8:	1b1b      	subs	r3, r3, r4
 80003ba:	b2ad      	uxth	r5, r5
 80003bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c0:	fb08 3310 	mls	r3, r8, r0, r3
 80003c4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003cc:	45a2      	cmp	sl, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1e 0404 	adds.w	r4, lr, r4
 80003d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d8:	d26b      	bcs.n	80004b2 <__udivmoddi4+0x2aa>
 80003da:	45a2      	cmp	sl, r4
 80003dc:	d969      	bls.n	80004b2 <__udivmoddi4+0x2aa>
 80003de:	3802      	subs	r0, #2
 80003e0:	4474      	add	r4, lr
 80003e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e6:	fba0 8902 	umull	r8, r9, r0, r2
 80003ea:	eba4 040a 	sub.w	r4, r4, sl
 80003ee:	454c      	cmp	r4, r9
 80003f0:	46c2      	mov	sl, r8
 80003f2:	464b      	mov	r3, r9
 80003f4:	d354      	bcc.n	80004a0 <__udivmoddi4+0x298>
 80003f6:	d051      	beq.n	800049c <__udivmoddi4+0x294>
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d069      	beq.n	80004d0 <__udivmoddi4+0x2c8>
 80003fc:	ebb1 050a 	subs.w	r5, r1, sl
 8000400:	eb64 0403 	sbc.w	r4, r4, r3
 8000404:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000408:	40fd      	lsrs	r5, r7
 800040a:	40fc      	lsrs	r4, r7
 800040c:	ea4c 0505 	orr.w	r5, ip, r5
 8000410:	e9c6 5400 	strd	r5, r4, [r6]
 8000414:	2700      	movs	r7, #0
 8000416:	e747      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000418:	f1c2 0320 	rsb	r3, r2, #32
 800041c:	fa20 f703 	lsr.w	r7, r0, r3
 8000420:	4095      	lsls	r5, r2
 8000422:	fa01 f002 	lsl.w	r0, r1, r2
 8000426:	fa21 f303 	lsr.w	r3, r1, r3
 800042a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800042e:	4338      	orrs	r0, r7
 8000430:	0c01      	lsrs	r1, r0, #16
 8000432:	fbb3 f7fe 	udiv	r7, r3, lr
 8000436:	fa1f f885 	uxth.w	r8, r5
 800043a:	fb0e 3317 	mls	r3, lr, r7, r3
 800043e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000442:	fb07 f308 	mul.w	r3, r7, r8
 8000446:	428b      	cmp	r3, r1
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x256>
 800044e:	1869      	adds	r1, r5, r1
 8000450:	f107 3cff 	add.w	ip, r7, #4294967295
 8000454:	d22f      	bcs.n	80004b6 <__udivmoddi4+0x2ae>
 8000456:	428b      	cmp	r3, r1
 8000458:	d92d      	bls.n	80004b6 <__udivmoddi4+0x2ae>
 800045a:	3f02      	subs	r7, #2
 800045c:	4429      	add	r1, r5
 800045e:	1acb      	subs	r3, r1, r3
 8000460:	b281      	uxth	r1, r0
 8000462:	fbb3 f0fe 	udiv	r0, r3, lr
 8000466:	fb0e 3310 	mls	r3, lr, r0, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb00 f308 	mul.w	r3, r0, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x27e>
 8000476:	1869      	adds	r1, r5, r1
 8000478:	f100 3cff 	add.w	ip, r0, #4294967295
 800047c:	d217      	bcs.n	80004ae <__udivmoddi4+0x2a6>
 800047e:	428b      	cmp	r3, r1
 8000480:	d915      	bls.n	80004ae <__udivmoddi4+0x2a6>
 8000482:	3802      	subs	r0, #2
 8000484:	4429      	add	r1, r5
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800048c:	e73b      	b.n	8000306 <__udivmoddi4+0xfe>
 800048e:	4637      	mov	r7, r6
 8000490:	4630      	mov	r0, r6
 8000492:	e709      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000494:	4607      	mov	r7, r0
 8000496:	e6e7      	b.n	8000268 <__udivmoddi4+0x60>
 8000498:	4618      	mov	r0, r3
 800049a:	e6fb      	b.n	8000294 <__udivmoddi4+0x8c>
 800049c:	4541      	cmp	r1, r8
 800049e:	d2ab      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004a4:	eb69 020e 	sbc.w	r2, r9, lr
 80004a8:	3801      	subs	r0, #1
 80004aa:	4613      	mov	r3, r2
 80004ac:	e7a4      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004ae:	4660      	mov	r0, ip
 80004b0:	e7e9      	b.n	8000486 <__udivmoddi4+0x27e>
 80004b2:	4618      	mov	r0, r3
 80004b4:	e795      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b6:	4667      	mov	r7, ip
 80004b8:	e7d1      	b.n	800045e <__udivmoddi4+0x256>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e77c      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004be:	3802      	subs	r0, #2
 80004c0:	442c      	add	r4, r5
 80004c2:	e747      	b.n	8000354 <__udivmoddi4+0x14c>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	442b      	add	r3, r5
 80004ca:	e72f      	b.n	800032c <__udivmoddi4+0x124>
 80004cc:	4638      	mov	r0, r7
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xda>
 80004d0:	4637      	mov	r7, r6
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0xa0>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <clearMap>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */

void clearMap() {
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
	for (int i = 0; i < height + 1; i++) {
 80004de:	2300      	movs	r3, #0
 80004e0:	607b      	str	r3, [r7, #4]
 80004e2:	e030      	b.n	8000546 <clearMap+0x6e>
		for (int j = 0; j < width + 1; j++) {
 80004e4:	2300      	movs	r3, #0
 80004e6:	603b      	str	r3, [r7, #0]
 80004e8:	e025      	b.n	8000536 <clearMap+0x5e>
			if (i == 0 || i == height || j == 0 || j == width) {
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d00a      	beq.n	8000506 <clearMap+0x2e>
 80004f0:	2232      	movs	r2, #50	; 0x32
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	4293      	cmp	r3, r2
 80004f6:	d006      	beq.n	8000506 <clearMap+0x2e>
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d003      	beq.n	8000506 <clearMap+0x2e>
 80004fe:	2264      	movs	r2, #100	; 0x64
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	4293      	cmp	r3, r2
 8000504:	d10a      	bne.n	800051c <clearMap+0x44>
				render[i][j] = '#';
 8000506:	4a15      	ldr	r2, [pc, #84]	; (800055c <clearMap+0x84>)
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	2165      	movs	r1, #101	; 0x65
 800050c:	fb01 f303 	mul.w	r3, r1, r3
 8000510:	441a      	add	r2, r3
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	4413      	add	r3, r2
 8000516:	2223      	movs	r2, #35	; 0x23
 8000518:	701a      	strb	r2, [r3, #0]
 800051a:	e009      	b.n	8000530 <clearMap+0x58>
			} else {
				render[i][j] = ' ';
 800051c:	4a0f      	ldr	r2, [pc, #60]	; (800055c <clearMap+0x84>)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	2165      	movs	r1, #101	; 0x65
 8000522:	fb01 f303 	mul.w	r3, r1, r3
 8000526:	441a      	add	r2, r3
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	4413      	add	r3, r2
 800052c:	2220      	movs	r2, #32
 800052e:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < width + 1; j++) {
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	3301      	adds	r3, #1
 8000534:	603b      	str	r3, [r7, #0]
 8000536:	2364      	movs	r3, #100	; 0x64
 8000538:	3301      	adds	r3, #1
 800053a:	683a      	ldr	r2, [r7, #0]
 800053c:	429a      	cmp	r2, r3
 800053e:	dbd4      	blt.n	80004ea <clearMap+0x12>
	for (int i = 0; i < height + 1; i++) {
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	3301      	adds	r3, #1
 8000544:	607b      	str	r3, [r7, #4]
 8000546:	2332      	movs	r3, #50	; 0x32
 8000548:	3301      	adds	r3, #1
 800054a:	687a      	ldr	r2, [r7, #4]
 800054c:	429a      	cmp	r2, r3
 800054e:	dbc9      	blt.n	80004e4 <clearMap+0xc>
			}
		}
	}
}
 8000550:	bf00      	nop
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	20000434 	.word	0x20000434

08000560 <display>:
void display() {
 8000560:	b580      	push	{r7, lr}
 8000562:	b088      	sub	sp, #32
 8000564:	af00      	add	r7, sp, #0
	char buffer[20] = { 27, '8' };
 8000566:	1d3b      	adds	r3, r7, #4
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
 800056c:	605a      	str	r2, [r3, #4]
 800056e:	609a      	str	r2, [r3, #8]
 8000570:	60da      	str	r2, [r3, #12]
 8000572:	611a      	str	r2, [r3, #16]
 8000574:	231b      	movs	r3, #27
 8000576:	713b      	strb	r3, [r7, #4]
 8000578:	2338      	movs	r3, #56	; 0x38
 800057a:	717b      	strb	r3, [r7, #5]
	HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), 10);
 800057c:	1d39      	adds	r1, r7, #4
 800057e:	230a      	movs	r3, #10
 8000580:	2214      	movs	r2, #20
 8000582:	481d      	ldr	r0, [pc, #116]	; (80005f8 <display+0x98>)
 8000584:	f001 fe49 	bl	800221a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 8000588:	230a      	movs	r3, #10
 800058a:	2202      	movs	r2, #2
 800058c:	491b      	ldr	r1, [pc, #108]	; (80005fc <display+0x9c>)
 800058e:	481a      	ldr	r0, [pc, #104]	; (80005f8 <display+0x98>)
 8000590:	f001 fe43 	bl	800221a <HAL_UART_Transmit>
	for (int i = 0; i < height + 1; i++) {
 8000594:	2300      	movs	r3, #0
 8000596:	61fb      	str	r3, [r7, #28]
 8000598:	e025      	b.n	80005e6 <display+0x86>
		for (int j = 0; j < width + 1; j++) {
 800059a:	2300      	movs	r3, #0
 800059c:	61bb      	str	r3, [r7, #24]
 800059e:	e014      	b.n	80005ca <display+0x6a>
			buff[0] = render[i][j];
 80005a0:	4a17      	ldr	r2, [pc, #92]	; (8000600 <display+0xa0>)
 80005a2:	69fb      	ldr	r3, [r7, #28]
 80005a4:	2165      	movs	r1, #101	; 0x65
 80005a6:	fb01 f303 	mul.w	r3, r1, r3
 80005aa:	441a      	add	r2, r3
 80005ac:	69bb      	ldr	r3, [r7, #24]
 80005ae:	4413      	add	r3, r2
 80005b0:	781a      	ldrb	r2, [r3, #0]
 80005b2:	4b14      	ldr	r3, [pc, #80]	; (8000604 <display+0xa4>)
 80005b4:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 1000);
 80005b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ba:	2201      	movs	r2, #1
 80005bc:	4911      	ldr	r1, [pc, #68]	; (8000604 <display+0xa4>)
 80005be:	480e      	ldr	r0, [pc, #56]	; (80005f8 <display+0x98>)
 80005c0:	f001 fe2b 	bl	800221a <HAL_UART_Transmit>
		for (int j = 0; j < width + 1; j++) {
 80005c4:	69bb      	ldr	r3, [r7, #24]
 80005c6:	3301      	adds	r3, #1
 80005c8:	61bb      	str	r3, [r7, #24]
 80005ca:	2364      	movs	r3, #100	; 0x64
 80005cc:	3301      	adds	r3, #1
 80005ce:	69ba      	ldr	r2, [r7, #24]
 80005d0:	429a      	cmp	r2, r3
 80005d2:	dbe5      	blt.n	80005a0 <display+0x40>
		}
		HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 80005d4:	230a      	movs	r3, #10
 80005d6:	2202      	movs	r2, #2
 80005d8:	4908      	ldr	r1, [pc, #32]	; (80005fc <display+0x9c>)
 80005da:	4807      	ldr	r0, [pc, #28]	; (80005f8 <display+0x98>)
 80005dc:	f001 fe1d 	bl	800221a <HAL_UART_Transmit>
	for (int i = 0; i < height + 1; i++) {
 80005e0:	69fb      	ldr	r3, [r7, #28]
 80005e2:	3301      	adds	r3, #1
 80005e4:	61fb      	str	r3, [r7, #28]
 80005e6:	2332      	movs	r3, #50	; 0x32
 80005e8:	3301      	adds	r3, #1
 80005ea:	69fa      	ldr	r2, [r7, #28]
 80005ec:	429a      	cmp	r2, r3
 80005ee:	dbd4      	blt.n	800059a <display+0x3a>
	}
}
 80005f0:	bf00      	nop
 80005f2:	3720      	adds	r7, #32
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	20001b78 	.word	0x20001b78
 80005fc:	08003320 	.word	0x08003320
 8000600:	20000434 	.word	0x20000434
 8000604:	200000a8 	.word	0x200000a8

08000608 <randFood>:
void randFood() {
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
	int x = (rand() % (width) + 1);
 800060e:	f002 fdd3 	bl	80031b8 <rand>
 8000612:	4602      	mov	r2, r0
 8000614:	2364      	movs	r3, #100	; 0x64
 8000616:	fb92 f1f3 	sdiv	r1, r2, r3
 800061a:	fb03 f301 	mul.w	r3, r3, r1
 800061e:	1ad3      	subs	r3, r2, r3
 8000620:	3301      	adds	r3, #1
 8000622:	607b      	str	r3, [r7, #4]
	int y = (rand() % (height) + 1);
 8000624:	f002 fdc8 	bl	80031b8 <rand>
 8000628:	4602      	mov	r2, r0
 800062a:	2332      	movs	r3, #50	; 0x32
 800062c:	fb92 f1f3 	sdiv	r1, r2, r3
 8000630:	fb03 f301 	mul.w	r3, r3, r1
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	3301      	adds	r3, #1
 8000638:	603b      	str	r3, [r7, #0]
	food.x = x;
 800063a:	4a05      	ldr	r2, [pc, #20]	; (8000650 <randFood+0x48>)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	6013      	str	r3, [r2, #0]
	food.y = y;
 8000640:	4a03      	ldr	r2, [pc, #12]	; (8000650 <randFood+0x48>)
 8000642:	683b      	ldr	r3, [r7, #0]
 8000644:	6053      	str	r3, [r2, #4]
}
 8000646:	bf00      	nop
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	2000009c 	.word	0x2000009c

08000654 <buttonDir>:

int buttonDir() {
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
	int pressDir = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	607b      	str	r3, [r7, #4]
	if (dirBuff[0] == 27 && dirBuff[1] == '[' && dirBuff[2] == 'A') {
 800065e:	4b49      	ldr	r3, [pc, #292]	; (8000784 <buttonDir+0x130>)
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	2b1b      	cmp	r3, #27
 8000664:	d11e      	bne.n	80006a4 <buttonDir+0x50>
 8000666:	4b47      	ldr	r3, [pc, #284]	; (8000784 <buttonDir+0x130>)
 8000668:	785b      	ldrb	r3, [r3, #1]
 800066a:	2b5b      	cmp	r3, #91	; 0x5b
 800066c:	d11a      	bne.n	80006a4 <buttonDir+0x50>
 800066e:	4b45      	ldr	r3, [pc, #276]	; (8000784 <buttonDir+0x130>)
 8000670:	789b      	ldrb	r3, [r3, #2]
 8000672:	2b41      	cmp	r3, #65	; 0x41
 8000674:	d116      	bne.n	80006a4 <buttonDir+0x50>
		if (dir != 3 && !(sy[1] == sy[0] - 1 && sx[0] == sx[1])) {
 8000676:	4b44      	ldr	r3, [pc, #272]	; (8000788 <buttonDir+0x134>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	2b03      	cmp	r3, #3
 800067c:	d00f      	beq.n	800069e <buttonDir+0x4a>
 800067e:	4b43      	ldr	r3, [pc, #268]	; (800078c <buttonDir+0x138>)
 8000680:	685a      	ldr	r2, [r3, #4]
 8000682:	4b42      	ldr	r3, [pc, #264]	; (800078c <buttonDir+0x138>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	3b01      	subs	r3, #1
 8000688:	429a      	cmp	r2, r3
 800068a:	d105      	bne.n	8000698 <buttonDir+0x44>
 800068c:	4b40      	ldr	r3, [pc, #256]	; (8000790 <buttonDir+0x13c>)
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	4b3f      	ldr	r3, [pc, #252]	; (8000790 <buttonDir+0x13c>)
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	429a      	cmp	r2, r3
 8000696:	d002      	beq.n	800069e <buttonDir+0x4a>
			pressDir = 1;
 8000698:	2301      	movs	r3, #1
 800069a:	607b      	str	r3, [r7, #4]
		if (dir != 3 && !(sy[1] == sy[0] - 1 && sx[0] == sx[1])) {
 800069c:	e06a      	b.n	8000774 <buttonDir+0x120>
		} else {
			pressDir = 3;
 800069e:	2303      	movs	r3, #3
 80006a0:	607b      	str	r3, [r7, #4]
		if (dir != 3 && !(sy[1] == sy[0] - 1 && sx[0] == sx[1])) {
 80006a2:	e067      	b.n	8000774 <buttonDir+0x120>
		}
	} else if (dirBuff[0] == 27 && dirBuff[1] == '[' && dirBuff[2] == 'C') {
 80006a4:	4b37      	ldr	r3, [pc, #220]	; (8000784 <buttonDir+0x130>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	2b1b      	cmp	r3, #27
 80006aa:	d11e      	bne.n	80006ea <buttonDir+0x96>
 80006ac:	4b35      	ldr	r3, [pc, #212]	; (8000784 <buttonDir+0x130>)
 80006ae:	785b      	ldrb	r3, [r3, #1]
 80006b0:	2b5b      	cmp	r3, #91	; 0x5b
 80006b2:	d11a      	bne.n	80006ea <buttonDir+0x96>
 80006b4:	4b33      	ldr	r3, [pc, #204]	; (8000784 <buttonDir+0x130>)
 80006b6:	789b      	ldrb	r3, [r3, #2]
 80006b8:	2b43      	cmp	r3, #67	; 0x43
 80006ba:	d116      	bne.n	80006ea <buttonDir+0x96>
		if (dir != 4 && !(sx[1] == sx[0] + 1 && sy[1] == sy[0])) {
 80006bc:	4b32      	ldr	r3, [pc, #200]	; (8000788 <buttonDir+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b04      	cmp	r3, #4
 80006c2:	d00f      	beq.n	80006e4 <buttonDir+0x90>
 80006c4:	4b32      	ldr	r3, [pc, #200]	; (8000790 <buttonDir+0x13c>)
 80006c6:	685a      	ldr	r2, [r3, #4]
 80006c8:	4b31      	ldr	r3, [pc, #196]	; (8000790 <buttonDir+0x13c>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	3301      	adds	r3, #1
 80006ce:	429a      	cmp	r2, r3
 80006d0:	d105      	bne.n	80006de <buttonDir+0x8a>
 80006d2:	4b2e      	ldr	r3, [pc, #184]	; (800078c <buttonDir+0x138>)
 80006d4:	685a      	ldr	r2, [r3, #4]
 80006d6:	4b2d      	ldr	r3, [pc, #180]	; (800078c <buttonDir+0x138>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	429a      	cmp	r2, r3
 80006dc:	d002      	beq.n	80006e4 <buttonDir+0x90>
			pressDir = 2;
 80006de:	2302      	movs	r3, #2
 80006e0:	607b      	str	r3, [r7, #4]
		if (dir != 4 && !(sx[1] == sx[0] + 1 && sy[1] == sy[0])) {
 80006e2:	e047      	b.n	8000774 <buttonDir+0x120>
		} else {
			pressDir = 4;
 80006e4:	2304      	movs	r3, #4
 80006e6:	607b      	str	r3, [r7, #4]
		if (dir != 4 && !(sx[1] == sx[0] + 1 && sy[1] == sy[0])) {
 80006e8:	e044      	b.n	8000774 <buttonDir+0x120>
		}
	} else if (dirBuff[0] == 27 && dirBuff[1] == '[' && dirBuff[2] == 'B') {
 80006ea:	4b26      	ldr	r3, [pc, #152]	; (8000784 <buttonDir+0x130>)
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b1b      	cmp	r3, #27
 80006f0:	d11e      	bne.n	8000730 <buttonDir+0xdc>
 80006f2:	4b24      	ldr	r3, [pc, #144]	; (8000784 <buttonDir+0x130>)
 80006f4:	785b      	ldrb	r3, [r3, #1]
 80006f6:	2b5b      	cmp	r3, #91	; 0x5b
 80006f8:	d11a      	bne.n	8000730 <buttonDir+0xdc>
 80006fa:	4b22      	ldr	r3, [pc, #136]	; (8000784 <buttonDir+0x130>)
 80006fc:	789b      	ldrb	r3, [r3, #2]
 80006fe:	2b42      	cmp	r3, #66	; 0x42
 8000700:	d116      	bne.n	8000730 <buttonDir+0xdc>
		if (dir != 1 && !(sy[1] == sy[0] + 1 && sx[1] == sx[0])) {
 8000702:	4b21      	ldr	r3, [pc, #132]	; (8000788 <buttonDir+0x134>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	2b01      	cmp	r3, #1
 8000708:	d00f      	beq.n	800072a <buttonDir+0xd6>
 800070a:	4b20      	ldr	r3, [pc, #128]	; (800078c <buttonDir+0x138>)
 800070c:	685a      	ldr	r2, [r3, #4]
 800070e:	4b1f      	ldr	r3, [pc, #124]	; (800078c <buttonDir+0x138>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	3301      	adds	r3, #1
 8000714:	429a      	cmp	r2, r3
 8000716:	d105      	bne.n	8000724 <buttonDir+0xd0>
 8000718:	4b1d      	ldr	r3, [pc, #116]	; (8000790 <buttonDir+0x13c>)
 800071a:	685a      	ldr	r2, [r3, #4]
 800071c:	4b1c      	ldr	r3, [pc, #112]	; (8000790 <buttonDir+0x13c>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	429a      	cmp	r2, r3
 8000722:	d002      	beq.n	800072a <buttonDir+0xd6>
			pressDir = 3;
 8000724:	2303      	movs	r3, #3
 8000726:	607b      	str	r3, [r7, #4]
		if (dir != 1 && !(sy[1] == sy[0] + 1 && sx[1] == sx[0])) {
 8000728:	e024      	b.n	8000774 <buttonDir+0x120>
		} else {
			pressDir = 1;
 800072a:	2301      	movs	r3, #1
 800072c:	607b      	str	r3, [r7, #4]
		if (dir != 1 && !(sy[1] == sy[0] + 1 && sx[1] == sx[0])) {
 800072e:	e021      	b.n	8000774 <buttonDir+0x120>
		}
	} else if (dirBuff[0] == 27 && dirBuff[1] == '[' && dirBuff[2] == 'D') {
 8000730:	4b14      	ldr	r3, [pc, #80]	; (8000784 <buttonDir+0x130>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2b1b      	cmp	r3, #27
 8000736:	d11d      	bne.n	8000774 <buttonDir+0x120>
 8000738:	4b12      	ldr	r3, [pc, #72]	; (8000784 <buttonDir+0x130>)
 800073a:	785b      	ldrb	r3, [r3, #1]
 800073c:	2b5b      	cmp	r3, #91	; 0x5b
 800073e:	d119      	bne.n	8000774 <buttonDir+0x120>
 8000740:	4b10      	ldr	r3, [pc, #64]	; (8000784 <buttonDir+0x130>)
 8000742:	789b      	ldrb	r3, [r3, #2]
 8000744:	2b44      	cmp	r3, #68	; 0x44
 8000746:	d115      	bne.n	8000774 <buttonDir+0x120>
		if (dir != 2 && !(sx[1] == sx[0] - 1 && sy[1] == sy[0])) {
 8000748:	4b0f      	ldr	r3, [pc, #60]	; (8000788 <buttonDir+0x134>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b02      	cmp	r3, #2
 800074e:	d00f      	beq.n	8000770 <buttonDir+0x11c>
 8000750:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <buttonDir+0x13c>)
 8000752:	685a      	ldr	r2, [r3, #4]
 8000754:	4b0e      	ldr	r3, [pc, #56]	; (8000790 <buttonDir+0x13c>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	3b01      	subs	r3, #1
 800075a:	429a      	cmp	r2, r3
 800075c:	d105      	bne.n	800076a <buttonDir+0x116>
 800075e:	4b0b      	ldr	r3, [pc, #44]	; (800078c <buttonDir+0x138>)
 8000760:	685a      	ldr	r2, [r3, #4]
 8000762:	4b0a      	ldr	r3, [pc, #40]	; (800078c <buttonDir+0x138>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	429a      	cmp	r2, r3
 8000768:	d002      	beq.n	8000770 <buttonDir+0x11c>
			pressDir = 4;
 800076a:	2304      	movs	r3, #4
 800076c:	607b      	str	r3, [r7, #4]
 800076e:	e001      	b.n	8000774 <buttonDir+0x120>
		} else {
			pressDir = 2;
 8000770:	2302      	movs	r3, #2
 8000772:	607b      	str	r3, [r7, #4]
		}
	}

	return pressDir;
 8000774:	687b      	ldr	r3, [r7, #4]
}
 8000776:	4618      	mov	r0, r3
 8000778:	370c      	adds	r7, #12
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	20001bb8 	.word	0x20001bb8
 8000788:	20001854 	.word	0x20001854
 800078c:	20001858 	.word	0x20001858
 8000790:	200000ac 	.word	0x200000ac

08000794 <checkGameLose>:

int checkGameLose() {
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
	//check colide with border
	if (sx[0] == 0 || sx[0] == 100 || sy[0] == 0 || sy[0] == 50) {
 800079a:	4b1b      	ldr	r3, [pc, #108]	; (8000808 <checkGameLose+0x74>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d00b      	beq.n	80007ba <checkGameLose+0x26>
 80007a2:	4b19      	ldr	r3, [pc, #100]	; (8000808 <checkGameLose+0x74>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	2b64      	cmp	r3, #100	; 0x64
 80007a8:	d007      	beq.n	80007ba <checkGameLose+0x26>
 80007aa:	4b18      	ldr	r3, [pc, #96]	; (800080c <checkGameLose+0x78>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d003      	beq.n	80007ba <checkGameLose+0x26>
 80007b2:	4b16      	ldr	r3, [pc, #88]	; (800080c <checkGameLose+0x78>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	2b32      	cmp	r3, #50	; 0x32
 80007b8:	d101      	bne.n	80007be <checkGameLose+0x2a>
		return 1;
 80007ba:	2301      	movs	r3, #1
 80007bc:	e01d      	b.n	80007fa <checkGameLose+0x66>
	}
	//check snake eat their body
	for (int i = 1; i < snakeLength; i++) {
 80007be:	2301      	movs	r3, #1
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	e014      	b.n	80007ee <checkGameLose+0x5a>
		if (sx[0] == sx[i] && sy[0] == sy[i]) {
 80007c4:	4b10      	ldr	r3, [pc, #64]	; (8000808 <checkGameLose+0x74>)
 80007c6:	681a      	ldr	r2, [r3, #0]
 80007c8:	490f      	ldr	r1, [pc, #60]	; (8000808 <checkGameLose+0x74>)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80007d0:	429a      	cmp	r2, r3
 80007d2:	d109      	bne.n	80007e8 <checkGameLose+0x54>
 80007d4:	4b0d      	ldr	r3, [pc, #52]	; (800080c <checkGameLose+0x78>)
 80007d6:	681a      	ldr	r2, [r3, #0]
 80007d8:	490c      	ldr	r1, [pc, #48]	; (800080c <checkGameLose+0x78>)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d101      	bne.n	80007e8 <checkGameLose+0x54>
			return 1;
 80007e4:	2301      	movs	r3, #1
 80007e6:	e008      	b.n	80007fa <checkGameLose+0x66>
	for (int i = 1; i < snakeLength; i++) {
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	3301      	adds	r3, #1
 80007ec:	607b      	str	r3, [r7, #4]
 80007ee:	4b08      	ldr	r3, [pc, #32]	; (8000810 <checkGameLose+0x7c>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	dbe5      	blt.n	80007c4 <checkGameLose+0x30>
		}
	}
	return 0;
 80007f8:	2300      	movs	r3, #0
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	370c      	adds	r7, #12
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	200000ac 	.word	0x200000ac
 800080c:	20001858 	.word	0x20001858
 8000810:	200000a4 	.word	0x200000a4

08000814 <update>:

void update() {
 8000814:	b580      	push	{r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af00      	add	r7, sp, #0
	if (sx[0] == food.x && sy[0] == food.y) {
 800081a:	4b84      	ldr	r3, [pc, #528]	; (8000a2c <update+0x218>)
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	4b84      	ldr	r3, [pc, #528]	; (8000a30 <update+0x21c>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	429a      	cmp	r2, r3
 8000824:	d14d      	bne.n	80008c2 <update+0xae>
 8000826:	4b83      	ldr	r3, [pc, #524]	; (8000a34 <update+0x220>)
 8000828:	681a      	ldr	r2, [r3, #0]
 800082a:	4b81      	ldr	r3, [pc, #516]	; (8000a30 <update+0x21c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	429a      	cmp	r2, r3
 8000830:	d147      	bne.n	80008c2 <update+0xae>
		int tailX = sx[snakeLength - 1];
 8000832:	4b81      	ldr	r3, [pc, #516]	; (8000a38 <update+0x224>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	3b01      	subs	r3, #1
 8000838:	4a7c      	ldr	r2, [pc, #496]	; (8000a2c <update+0x218>)
 800083a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800083e:	60fb      	str	r3, [r7, #12]
		int tailY = sy[snakeLength - 1];
 8000840:	4b7d      	ldr	r3, [pc, #500]	; (8000a38 <update+0x224>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	3b01      	subs	r3, #1
 8000846:	4a7b      	ldr	r2, [pc, #492]	; (8000a34 <update+0x220>)
 8000848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800084c:	60bb      	str	r3, [r7, #8]
		int befTailX = sx[snakeLength - 2];
 800084e:	4b7a      	ldr	r3, [pc, #488]	; (8000a38 <update+0x224>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	3b02      	subs	r3, #2
 8000854:	4a75      	ldr	r2, [pc, #468]	; (8000a2c <update+0x218>)
 8000856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800085a:	607b      	str	r3, [r7, #4]
		int befTailY = sy[snakeLength - 2];
 800085c:	4b76      	ldr	r3, [pc, #472]	; (8000a38 <update+0x224>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	3b02      	subs	r3, #2
 8000862:	4a74      	ldr	r2, [pc, #464]	; (8000a34 <update+0x220>)
 8000864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000868:	603b      	str	r3, [r7, #0]
		if (tailX == befTailX) {
 800086a:	68fa      	ldr	r2, [r7, #12]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	429a      	cmp	r2, r3
 8000870:	d110      	bne.n	8000894 <update+0x80>
			sx[snakeLength] = tailX;
 8000872:	4b71      	ldr	r3, [pc, #452]	; (8000a38 <update+0x224>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	496d      	ldr	r1, [pc, #436]	; (8000a2c <update+0x218>)
 8000878:	68fa      	ldr	r2, [r7, #12]
 800087a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			sy[snakeLength] = tailY + (tailY - befTailY);
 800087e:	68ba      	ldr	r2, [r7, #8]
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	1ad1      	subs	r1, r2, r3
 8000884:	4b6c      	ldr	r3, [pc, #432]	; (8000a38 <update+0x224>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	68ba      	ldr	r2, [r7, #8]
 800088a:	440a      	add	r2, r1
 800088c:	4969      	ldr	r1, [pc, #420]	; (8000a34 <update+0x220>)
 800088e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000892:	e00f      	b.n	80008b4 <update+0xa0>
		} else {
			sx[snakeLength] = tailX + (tailX - befTailX);
 8000894:	68fa      	ldr	r2, [r7, #12]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	1ad1      	subs	r1, r2, r3
 800089a:	4b67      	ldr	r3, [pc, #412]	; (8000a38 <update+0x224>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	68fa      	ldr	r2, [r7, #12]
 80008a0:	440a      	add	r2, r1
 80008a2:	4962      	ldr	r1, [pc, #392]	; (8000a2c <update+0x218>)
 80008a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			sy[snakeLength] = tailY;
 80008a8:	4b63      	ldr	r3, [pc, #396]	; (8000a38 <update+0x224>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4961      	ldr	r1, [pc, #388]	; (8000a34 <update+0x220>)
 80008ae:	68ba      	ldr	r2, [r7, #8]
 80008b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}
		snakeLength++;
 80008b4:	4b60      	ldr	r3, [pc, #384]	; (8000a38 <update+0x224>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	3301      	adds	r3, #1
 80008ba:	4a5f      	ldr	r2, [pc, #380]	; (8000a38 <update+0x224>)
 80008bc:	6013      	str	r3, [r2, #0]
		randFood();
 80008be:	f7ff fea3 	bl	8000608 <randFood>
	}
	render[sy[snakeLength - 1]][sx[snakeLength - 1]] = ' ';
 80008c2:	4b5d      	ldr	r3, [pc, #372]	; (8000a38 <update+0x224>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	3b01      	subs	r3, #1
 80008c8:	4a5a      	ldr	r2, [pc, #360]	; (8000a34 <update+0x220>)
 80008ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008ce:	4b5a      	ldr	r3, [pc, #360]	; (8000a38 <update+0x224>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	3b01      	subs	r3, #1
 80008d4:	4955      	ldr	r1, [pc, #340]	; (8000a2c <update+0x218>)
 80008d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80008da:	4958      	ldr	r1, [pc, #352]	; (8000a3c <update+0x228>)
 80008dc:	2065      	movs	r0, #101	; 0x65
 80008de:	fb00 f202 	mul.w	r2, r0, r2
 80008e2:	440a      	add	r2, r1
 80008e4:	4413      	add	r3, r2
 80008e6:	2220      	movs	r2, #32
 80008e8:	701a      	strb	r2, [r3, #0]
	for (int i = snakeLength - 1; i > 0; i--) {
 80008ea:	4b53      	ldr	r3, [pc, #332]	; (8000a38 <update+0x224>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	3b01      	subs	r3, #1
 80008f0:	617b      	str	r3, [r7, #20]
 80008f2:	e014      	b.n	800091e <update+0x10a>
		sx[i] = sx[i - 1];
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	3b01      	subs	r3, #1
 80008f8:	4a4c      	ldr	r2, [pc, #304]	; (8000a2c <update+0x218>)
 80008fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008fe:	494b      	ldr	r1, [pc, #300]	; (8000a2c <update+0x218>)
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		sy[i] = sy[i - 1];
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	3b01      	subs	r3, #1
 800090a:	4a4a      	ldr	r2, [pc, #296]	; (8000a34 <update+0x220>)
 800090c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000910:	4948      	ldr	r1, [pc, #288]	; (8000a34 <update+0x220>)
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = snakeLength - 1; i > 0; i--) {
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	3b01      	subs	r3, #1
 800091c:	617b      	str	r3, [r7, #20]
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	2b00      	cmp	r3, #0
 8000922:	dce7      	bgt.n	80008f4 <update+0xe0>
	}
	if (dir == 1) {
 8000924:	4b46      	ldr	r3, [pc, #280]	; (8000a40 <update+0x22c>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2b01      	cmp	r3, #1
 800092a:	d109      	bne.n	8000940 <update+0x12c>
		sx[0] = sx[0];
 800092c:	4b3f      	ldr	r3, [pc, #252]	; (8000a2c <update+0x218>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a3e      	ldr	r2, [pc, #248]	; (8000a2c <update+0x218>)
 8000932:	6013      	str	r3, [r2, #0]
		sy[0] = sy[0] - 1;
 8000934:	4b3f      	ldr	r3, [pc, #252]	; (8000a34 <update+0x220>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	3b01      	subs	r3, #1
 800093a:	4a3e      	ldr	r2, [pc, #248]	; (8000a34 <update+0x220>)
 800093c:	6013      	str	r3, [r2, #0]
 800093e:	e028      	b.n	8000992 <update+0x17e>

	} else if (dir == 2) {
 8000940:	4b3f      	ldr	r3, [pc, #252]	; (8000a40 <update+0x22c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2b02      	cmp	r3, #2
 8000946:	d109      	bne.n	800095c <update+0x148>
		sx[0] = sx[0] + 1;
 8000948:	4b38      	ldr	r3, [pc, #224]	; (8000a2c <update+0x218>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	3301      	adds	r3, #1
 800094e:	4a37      	ldr	r2, [pc, #220]	; (8000a2c <update+0x218>)
 8000950:	6013      	str	r3, [r2, #0]
		sy[0] = sy[0];
 8000952:	4b38      	ldr	r3, [pc, #224]	; (8000a34 <update+0x220>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a37      	ldr	r2, [pc, #220]	; (8000a34 <update+0x220>)
 8000958:	6013      	str	r3, [r2, #0]
 800095a:	e01a      	b.n	8000992 <update+0x17e>

	} else if (dir == 3) {
 800095c:	4b38      	ldr	r3, [pc, #224]	; (8000a40 <update+0x22c>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	2b03      	cmp	r3, #3
 8000962:	d109      	bne.n	8000978 <update+0x164>
		sx[0] = sx[0];
 8000964:	4b31      	ldr	r3, [pc, #196]	; (8000a2c <update+0x218>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a30      	ldr	r2, [pc, #192]	; (8000a2c <update+0x218>)
 800096a:	6013      	str	r3, [r2, #0]
		sy[0] = sy[0] + 1;
 800096c:	4b31      	ldr	r3, [pc, #196]	; (8000a34 <update+0x220>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	3301      	adds	r3, #1
 8000972:	4a30      	ldr	r2, [pc, #192]	; (8000a34 <update+0x220>)
 8000974:	6013      	str	r3, [r2, #0]
 8000976:	e00c      	b.n	8000992 <update+0x17e>

	} else if (dir == 4) {
 8000978:	4b31      	ldr	r3, [pc, #196]	; (8000a40 <update+0x22c>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b04      	cmp	r3, #4
 800097e:	d108      	bne.n	8000992 <update+0x17e>
		sx[0] = sx[0] - 1;
 8000980:	4b2a      	ldr	r3, [pc, #168]	; (8000a2c <update+0x218>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	3b01      	subs	r3, #1
 8000986:	4a29      	ldr	r2, [pc, #164]	; (8000a2c <update+0x218>)
 8000988:	6013      	str	r3, [r2, #0]
		sy[0] = sy[0];
 800098a:	4b2a      	ldr	r3, [pc, #168]	; (8000a34 <update+0x220>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a29      	ldr	r2, [pc, #164]	; (8000a34 <update+0x220>)
 8000990:	6013      	str	r3, [r2, #0]

	}
	if (!checkGameLose()) {
 8000992:	f7ff feff 	bl	8000794 <checkGameLose>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d140      	bne.n	8000a1e <update+0x20a>
		render[food.y][food.x] = 'F';
 800099c:	4b24      	ldr	r3, [pc, #144]	; (8000a30 <update+0x21c>)
 800099e:	685a      	ldr	r2, [r3, #4]
 80009a0:	4b23      	ldr	r3, [pc, #140]	; (8000a30 <update+0x21c>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4925      	ldr	r1, [pc, #148]	; (8000a3c <update+0x228>)
 80009a6:	2065      	movs	r0, #101	; 0x65
 80009a8:	fb00 f202 	mul.w	r2, r0, r2
 80009ac:	440a      	add	r2, r1
 80009ae:	4413      	add	r3, r2
 80009b0:	2246      	movs	r2, #70	; 0x46
 80009b2:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < snakeLength; i++) {
 80009b4:	2300      	movs	r3, #0
 80009b6:	613b      	str	r3, [r7, #16]
 80009b8:	e026      	b.n	8000a08 <update+0x1f4>
			if (i == 0) {
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d110      	bne.n	80009e2 <update+0x1ce>
				render[sy[i]][sx[i]] = 'Q';
 80009c0:	4a1c      	ldr	r2, [pc, #112]	; (8000a34 <update+0x220>)
 80009c2:	693b      	ldr	r3, [r7, #16]
 80009c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009c8:	4918      	ldr	r1, [pc, #96]	; (8000a2c <update+0x218>)
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80009d0:	491a      	ldr	r1, [pc, #104]	; (8000a3c <update+0x228>)
 80009d2:	2065      	movs	r0, #101	; 0x65
 80009d4:	fb00 f202 	mul.w	r2, r0, r2
 80009d8:	440a      	add	r2, r1
 80009da:	4413      	add	r3, r2
 80009dc:	2251      	movs	r2, #81	; 0x51
 80009de:	701a      	strb	r2, [r3, #0]
 80009e0:	e00f      	b.n	8000a02 <update+0x1ee>
			} else {
				render[sy[i]][sx[i]] = 'O';
 80009e2:	4a14      	ldr	r2, [pc, #80]	; (8000a34 <update+0x220>)
 80009e4:	693b      	ldr	r3, [r7, #16]
 80009e6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009ea:	4910      	ldr	r1, [pc, #64]	; (8000a2c <update+0x218>)
 80009ec:	693b      	ldr	r3, [r7, #16]
 80009ee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80009f2:	4912      	ldr	r1, [pc, #72]	; (8000a3c <update+0x228>)
 80009f4:	2065      	movs	r0, #101	; 0x65
 80009f6:	fb00 f202 	mul.w	r2, r0, r2
 80009fa:	440a      	add	r2, r1
 80009fc:	4413      	add	r3, r2
 80009fe:	224f      	movs	r2, #79	; 0x4f
 8000a00:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < snakeLength; i++) {
 8000a02:	693b      	ldr	r3, [r7, #16]
 8000a04:	3301      	adds	r3, #1
 8000a06:	613b      	str	r3, [r7, #16]
 8000a08:	4b0b      	ldr	r3, [pc, #44]	; (8000a38 <update+0x224>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	dbd3      	blt.n	80009ba <update+0x1a6>
			}
		}
		HAL_UART_Receive_IT(&huart2, dirBuff, sizeof(dirBuff));
 8000a12:	2203      	movs	r2, #3
 8000a14:	490b      	ldr	r1, [pc, #44]	; (8000a44 <update+0x230>)
 8000a16:	480c      	ldr	r0, [pc, #48]	; (8000a48 <update+0x234>)
 8000a18:	f001 fd3e 	bl	8002498 <HAL_UART_Receive_IT>
	} else {
		status = 3;
	}
}
 8000a1c:	e002      	b.n	8000a24 <update+0x210>
		status = 3;
 8000a1e:	4b0b      	ldr	r3, [pc, #44]	; (8000a4c <update+0x238>)
 8000a20:	2203      	movs	r2, #3
 8000a22:	601a      	str	r2, [r3, #0]
}
 8000a24:	bf00      	nop
 8000a26:	3718      	adds	r7, #24
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	200000ac 	.word	0x200000ac
 8000a30:	2000009c 	.word	0x2000009c
 8000a34:	20001858 	.word	0x20001858
 8000a38:	200000a4 	.word	0x200000a4
 8000a3c:	20000434 	.word	0x20000434
 8000a40:	20001854 	.word	0x20001854
 8000a44:	20001bb8 	.word	0x20001bb8
 8000a48:	20001b78 	.word	0x20001b78
 8000a4c:	2000008c 	.word	0x2000008c

08000a50 <gameInit>:

void gameInit() {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
	clearMap();
 8000a54:	f7ff fd40 	bl	80004d8 <clearMap>
	HAL_UART_Transmit(&huart2, showCursor, sizeof(showCursor), 10);
 8000a58:	230a      	movs	r3, #10
 8000a5a:	2206      	movs	r2, #6
 8000a5c:	4911      	ldr	r1, [pc, #68]	; (8000aa4 <gameInit+0x54>)
 8000a5e:	4812      	ldr	r0, [pc, #72]	; (8000aa8 <gameInit+0x58>)
 8000a60:	f001 fbdb 	bl	800221a <HAL_UART_Transmit>
	i = 0;
 8000a64:	4b11      	ldr	r3, [pc, #68]	; (8000aac <gameInit+0x5c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
	randFood();
 8000a6a:	f7ff fdcd 	bl	8000608 <randFood>
	sx[0] = 32;
 8000a6e:	4b10      	ldr	r3, [pc, #64]	; (8000ab0 <gameInit+0x60>)
 8000a70:	2220      	movs	r2, #32
 8000a72:	601a      	str	r2, [r3, #0]
	sx[1] = 31;
 8000a74:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <gameInit+0x60>)
 8000a76:	221f      	movs	r2, #31
 8000a78:	605a      	str	r2, [r3, #4]
	sx[2] = 30;
 8000a7a:	4b0d      	ldr	r3, [pc, #52]	; (8000ab0 <gameInit+0x60>)
 8000a7c:	221e      	movs	r2, #30
 8000a7e:	609a      	str	r2, [r3, #8]
	sy[0] = 30;
 8000a80:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <gameInit+0x64>)
 8000a82:	221e      	movs	r2, #30
 8000a84:	601a      	str	r2, [r3, #0]
	sy[1] = 30;
 8000a86:	4b0b      	ldr	r3, [pc, #44]	; (8000ab4 <gameInit+0x64>)
 8000a88:	221e      	movs	r2, #30
 8000a8a:	605a      	str	r2, [r3, #4]
	sy[2] = 30;
 8000a8c:	4b09      	ldr	r3, [pc, #36]	; (8000ab4 <gameInit+0x64>)
 8000a8e:	221e      	movs	r2, #30
 8000a90:	609a      	str	r2, [r3, #8]
	snakeLength = 3;
 8000a92:	4b09      	ldr	r3, [pc, #36]	; (8000ab8 <gameInit+0x68>)
 8000a94:	2203      	movs	r2, #3
 8000a96:	601a      	str	r2, [r3, #0]
	dir = 1;
 8000a98:	4b08      	ldr	r3, [pc, #32]	; (8000abc <gameInit+0x6c>)
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	601a      	str	r2, [r3, #0]
}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	08003470 	.word	0x08003470
 8000aa8:	20001b78 	.word	0x20001b78
 8000aac:	200003cc 	.word	0x200003cc
 8000ab0:	200000ac 	.word	0x200000ac
 8000ab4:	20001858 	.word	0x20001858
 8000ab8:	200000a4 	.word	0x200000a4
 8000abc:	20001854 	.word	0x20001854

08000ac0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
	dir = buttonDir();
 8000ac8:	f7ff fdc4 	bl	8000654 <buttonDir>
 8000acc:	4602      	mov	r2, r0
 8000ace:	4b03      	ldr	r3, [pc, #12]	; (8000adc <HAL_UART_RxCpltCallback+0x1c>)
 8000ad0:	601a      	str	r2, [r3, #0]
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	20001854 	.word	0x20001854

08000ae0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000ae0:	b5b0      	push	{r4, r5, r7, lr}
 8000ae2:	b0b2      	sub	sp, #200	; 0xc8
 8000ae4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ae6:	f000 fb85 	bl	80011f4 <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000aea:	f000 f95b 	bl	8000da4 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000aee:	f000 f9ed 	bl	8000ecc <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000af2:	f000 f9c1 	bl	8000e78 <MX_USART2_UART_Init>

	/* USER CODE BEGIN 2 */
	gameInit();
 8000af6:	f7ff ffab 	bl	8000a50 <gameInit>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		/* USER CODE BEGIN 3 */
		if (status == 0) {
 8000afa:	4b99      	ldr	r3, [pc, #612]	; (8000d60 <main+0x280>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d161      	bne.n	8000bc6 <main+0xe6>
			memset(buff, 0, 1);
 8000b02:	4b98      	ldr	r3, [pc, #608]	; (8000d64 <main+0x284>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive(&huart2, buff, sizeof(buff), 5000);
 8000b08:	f241 3388 	movw	r3, #5000	; 0x1388
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	4995      	ldr	r1, [pc, #596]	; (8000d64 <main+0x284>)
 8000b10:	4895      	ldr	r0, [pc, #596]	; (8000d68 <main+0x288>)
 8000b12:	f001 fc1b 	bl	800234c <HAL_UART_Receive>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 5000);
 8000b16:	f241 3388 	movw	r3, #5000	; 0x1388
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	4991      	ldr	r1, [pc, #580]	; (8000d64 <main+0x284>)
 8000b1e:	4892      	ldr	r0, [pc, #584]	; (8000d68 <main+0x288>)
 8000b20:	f001 fb7b 	bl	800221a <HAL_UART_Transmit>
			if (buff[0] == 13) {
 8000b24:	4b8f      	ldr	r3, [pc, #572]	; (8000d64 <main+0x284>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	2b0d      	cmp	r3, #13
 8000b2a:	d142      	bne.n	8000bb2 <main+0xd2>
				if (buff2[i - 1] == 'e' && buff2[i - 2] == 'k'
 8000b2c:	4b8f      	ldr	r3, [pc, #572]	; (8000d6c <main+0x28c>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	3b01      	subs	r3, #1
 8000b32:	4a8f      	ldr	r2, [pc, #572]	; (8000d70 <main+0x290>)
 8000b34:	5cd3      	ldrb	r3, [r2, r3]
 8000b36:	2b65      	cmp	r3, #101	; 0x65
 8000b38:	d12e      	bne.n	8000b98 <main+0xb8>
 8000b3a:	4b8c      	ldr	r3, [pc, #560]	; (8000d6c <main+0x28c>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	3b02      	subs	r3, #2
 8000b40:	4a8b      	ldr	r2, [pc, #556]	; (8000d70 <main+0x290>)
 8000b42:	5cd3      	ldrb	r3, [r2, r3]
 8000b44:	2b6b      	cmp	r3, #107	; 0x6b
 8000b46:	d127      	bne.n	8000b98 <main+0xb8>
						&& buff2[i - 3] == 'a' && buff2[i - 4] == 'n'
 8000b48:	4b88      	ldr	r3, [pc, #544]	; (8000d6c <main+0x28c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	3b03      	subs	r3, #3
 8000b4e:	4a88      	ldr	r2, [pc, #544]	; (8000d70 <main+0x290>)
 8000b50:	5cd3      	ldrb	r3, [r2, r3]
 8000b52:	2b61      	cmp	r3, #97	; 0x61
 8000b54:	d120      	bne.n	8000b98 <main+0xb8>
 8000b56:	4b85      	ldr	r3, [pc, #532]	; (8000d6c <main+0x28c>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	3b04      	subs	r3, #4
 8000b5c:	4a84      	ldr	r2, [pc, #528]	; (8000d70 <main+0x290>)
 8000b5e:	5cd3      	ldrb	r3, [r2, r3]
 8000b60:	2b6e      	cmp	r3, #110	; 0x6e
 8000b62:	d119      	bne.n	8000b98 <main+0xb8>
						&& buff2[i - 5] == 's') {
 8000b64:	4b81      	ldr	r3, [pc, #516]	; (8000d6c <main+0x28c>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	3b05      	subs	r3, #5
 8000b6a:	4a81      	ldr	r2, [pc, #516]	; (8000d70 <main+0x290>)
 8000b6c:	5cd3      	ldrb	r3, [r2, r3]
 8000b6e:	2b73      	cmp	r3, #115	; 0x73
 8000b70:	d112      	bne.n	8000b98 <main+0xb8>
					HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 8000b72:	230a      	movs	r3, #10
 8000b74:	2202      	movs	r2, #2
 8000b76:	497f      	ldr	r1, [pc, #508]	; (8000d74 <main+0x294>)
 8000b78:	487b      	ldr	r0, [pc, #492]	; (8000d68 <main+0x288>)
 8000b7a:	f001 fb4e 	bl	800221a <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart2, "Do you want to play SNAKE?: ",
 8000b7e:	2364      	movs	r3, #100	; 0x64
 8000b80:	221c      	movs	r2, #28
 8000b82:	497d      	ldr	r1, [pc, #500]	; (8000d78 <main+0x298>)
 8000b84:	4878      	ldr	r0, [pc, #480]	; (8000d68 <main+0x288>)
 8000b86:	f001 fb48 	bl	800221a <HAL_UART_Transmit>
							28, 100);
					i = 0;
 8000b8a:	4b78      	ldr	r3, [pc, #480]	; (8000d6c <main+0x28c>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
					status = 1;
 8000b90:	4b73      	ldr	r3, [pc, #460]	; (8000d60 <main+0x280>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	e0e1      	b.n	8000d5c <main+0x27c>
				} else {
					HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 8000b98:	230a      	movs	r3, #10
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	4975      	ldr	r1, [pc, #468]	; (8000d74 <main+0x294>)
 8000b9e:	4872      	ldr	r0, [pc, #456]	; (8000d68 <main+0x288>)
 8000ba0:	f001 fb3b 	bl	800221a <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart2, msg, sizeof(msg), 10);
 8000ba4:	230a      	movs	r3, #10
 8000ba6:	2217      	movs	r2, #23
 8000ba8:	4974      	ldr	r1, [pc, #464]	; (8000d7c <main+0x29c>)
 8000baa:	486f      	ldr	r0, [pc, #444]	; (8000d68 <main+0x288>)
 8000bac:	f001 fb35 	bl	800221a <HAL_UART_Transmit>
 8000bb0:	e7a3      	b.n	8000afa <main+0x1a>
				}
			} else {
				buff2[i++] = buff[0];
 8000bb2:	4b6e      	ldr	r3, [pc, #440]	; (8000d6c <main+0x28c>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	1c5a      	adds	r2, r3, #1
 8000bb8:	496c      	ldr	r1, [pc, #432]	; (8000d6c <main+0x28c>)
 8000bba:	600a      	str	r2, [r1, #0]
 8000bbc:	4a69      	ldr	r2, [pc, #420]	; (8000d64 <main+0x284>)
 8000bbe:	7811      	ldrb	r1, [r2, #0]
 8000bc0:	4a6b      	ldr	r2, [pc, #428]	; (8000d70 <main+0x290>)
 8000bc2:	54d1      	strb	r1, [r2, r3]
 8000bc4:	e799      	b.n	8000afa <main+0x1a>
			}
		} else if (status == 1) {
 8000bc6:	4b66      	ldr	r3, [pc, #408]	; (8000d60 <main+0x280>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d173      	bne.n	8000cb6 <main+0x1d6>
			memset(buff, 0, 1);
 8000bce:	4b65      	ldr	r3, [pc, #404]	; (8000d64 <main+0x284>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive(&huart2, buff, sizeof(buff), 5000);
 8000bd4:	f241 3388 	movw	r3, #5000	; 0x1388
 8000bd8:	2201      	movs	r2, #1
 8000bda:	4962      	ldr	r1, [pc, #392]	; (8000d64 <main+0x284>)
 8000bdc:	4862      	ldr	r0, [pc, #392]	; (8000d68 <main+0x288>)
 8000bde:	f001 fbb5 	bl	800234c <HAL_UART_Receive>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 5000);
 8000be2:	f241 3388 	movw	r3, #5000	; 0x1388
 8000be6:	2201      	movs	r2, #1
 8000be8:	495e      	ldr	r1, [pc, #376]	; (8000d64 <main+0x284>)
 8000bea:	485f      	ldr	r0, [pc, #380]	; (8000d68 <main+0x288>)
 8000bec:	f001 fb15 	bl	800221a <HAL_UART_Transmit>
			if (buff[0] == 13) {
 8000bf0:	4b5c      	ldr	r3, [pc, #368]	; (8000d64 <main+0x284>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b0d      	cmp	r3, #13
 8000bf6:	d154      	bne.n	8000ca2 <main+0x1c2>
				if (buff2[i - 1] == 'y' || buff2[i - 1] == 'Y') {
 8000bf8:	4b5c      	ldr	r3, [pc, #368]	; (8000d6c <main+0x28c>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	3b01      	subs	r3, #1
 8000bfe:	4a5c      	ldr	r2, [pc, #368]	; (8000d70 <main+0x290>)
 8000c00:	5cd3      	ldrb	r3, [r2, r3]
 8000c02:	2b79      	cmp	r3, #121	; 0x79
 8000c04:	d006      	beq.n	8000c14 <main+0x134>
 8000c06:	4b59      	ldr	r3, [pc, #356]	; (8000d6c <main+0x28c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	4a58      	ldr	r2, [pc, #352]	; (8000d70 <main+0x290>)
 8000c0e:	5cd3      	ldrb	r3, [r2, r3]
 8000c10:	2b59      	cmp	r3, #89	; 0x59
 8000c12:	d136      	bne.n	8000c82 <main+0x1a2>
					HAL_UART_Transmit(&huart2, clearAll, sizeof(clearAll), 10);
 8000c14:	230a      	movs	r3, #10
 8000c16:	2205      	movs	r2, #5
 8000c18:	4959      	ldr	r1, [pc, #356]	; (8000d80 <main+0x2a0>)
 8000c1a:	4853      	ldr	r0, [pc, #332]	; (8000d68 <main+0x288>)
 8000c1c:	f001 fafd 	bl	800221a <HAL_UART_Transmit>
					char snake[] =
 8000c20:	4a58      	ldr	r2, [pc, #352]	; (8000d84 <main+0x2a4>)
 8000c22:	463b      	mov	r3, r7
 8000c24:	4611      	mov	r1, r2
 8000c26:	22c7      	movs	r2, #199	; 0xc7
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f002 fab1 	bl	8003190 <memcpy>
							" _____ _   _  ___  _   _______ \r\n/  ___| \\ | |/ _ \\| | / /  ___|\r\n\\ `--.|  \\| / /_\\ \\ |/ /| |__  \r\n `--. \\ . ` |  _  |    \\|  __| \r\n/\\__/ / |\\  | | | | |\\  \\ |___ \r\n\\____/\\_| \\_|_| |_|_| \\_|____/ \r\n";
					HAL_UART_Transmit(&huart2, snake, sizeof(snake), 1000);
 8000c2e:	4639      	mov	r1, r7
 8000c30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c34:	22c7      	movs	r2, #199	; 0xc7
 8000c36:	484c      	ldr	r0, [pc, #304]	; (8000d68 <main+0x288>)
 8000c38:	f001 faef 	bl	800221a <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 8000c3c:	230a      	movs	r3, #10
 8000c3e:	2202      	movs	r2, #2
 8000c40:	494c      	ldr	r1, [pc, #304]	; (8000d74 <main+0x294>)
 8000c42:	4849      	ldr	r0, [pc, #292]	; (8000d68 <main+0x288>)
 8000c44:	f001 fae9 	bl	800221a <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart2, "SNAKE Ready!\r\n",
 8000c48:	2364      	movs	r3, #100	; 0x64
 8000c4a:	220f      	movs	r2, #15
 8000c4c:	494e      	ldr	r1, [pc, #312]	; (8000d88 <main+0x2a8>)
 8000c4e:	4846      	ldr	r0, [pc, #280]	; (8000d68 <main+0x288>)
 8000c50:	f001 fae3 	bl	800221a <HAL_UART_Transmit>
							sizeof("SNAKE Ready!\r\n"), 100);

					HAL_UART_Transmit(&huart2, saveCursor, sizeof(saveCursor),
 8000c54:	230a      	movs	r3, #10
 8000c56:	2202      	movs	r2, #2
 8000c58:	494c      	ldr	r1, [pc, #304]	; (8000d8c <main+0x2ac>)
 8000c5a:	4843      	ldr	r0, [pc, #268]	; (8000d68 <main+0x288>)
 8000c5c:	f001 fadd 	bl	800221a <HAL_UART_Transmit>
							10);
					HAL_UART_Transmit(&huart2, hideCursor, sizeof(hideCursor),
 8000c60:	230a      	movs	r3, #10
 8000c62:	2206      	movs	r2, #6
 8000c64:	494a      	ldr	r1, [pc, #296]	; (8000d90 <main+0x2b0>)
 8000c66:	4840      	ldr	r0, [pc, #256]	; (8000d68 <main+0x288>)
 8000c68:	f001 fad7 	bl	800221a <HAL_UART_Transmit>
							10);
					HAL_UART_Receive_IT(&huart2, dirBuff, sizeof(dirBuff));
 8000c6c:	2203      	movs	r2, #3
 8000c6e:	4949      	ldr	r1, [pc, #292]	; (8000d94 <main+0x2b4>)
 8000c70:	483d      	ldr	r0, [pc, #244]	; (8000d68 <main+0x288>)
 8000c72:	f001 fc11 	bl	8002498 <HAL_UART_Receive_IT>
					display();
 8000c76:	f7ff fc73 	bl	8000560 <display>
					status = 2;
 8000c7a:	4b39      	ldr	r3, [pc, #228]	; (8000d60 <main+0x280>)
 8000c7c:	2202      	movs	r2, #2
 8000c7e:	601a      	str	r2, [r3, #0]
				if (buff2[i - 1] == 'y' || buff2[i - 1] == 'Y') {
 8000c80:	e06c      	b.n	8000d5c <main+0x27c>
				} else {
					HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 8000c82:	230a      	movs	r3, #10
 8000c84:	2202      	movs	r2, #2
 8000c86:	493b      	ldr	r1, [pc, #236]	; (8000d74 <main+0x294>)
 8000c88:	4837      	ldr	r0, [pc, #220]	; (8000d68 <main+0x288>)
 8000c8a:	f001 fac6 	bl	800221a <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart2, msg, sizeof(msg), 10);
 8000c8e:	230a      	movs	r3, #10
 8000c90:	2217      	movs	r2, #23
 8000c92:	493a      	ldr	r1, [pc, #232]	; (8000d7c <main+0x29c>)
 8000c94:	4834      	ldr	r0, [pc, #208]	; (8000d68 <main+0x288>)
 8000c96:	f001 fac0 	bl	800221a <HAL_UART_Transmit>
					status = 0;
 8000c9a:	4b31      	ldr	r3, [pc, #196]	; (8000d60 <main+0x280>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	e72b      	b.n	8000afa <main+0x1a>
				}
			} else {
				buff2[i++] = buff[0];
 8000ca2:	4b32      	ldr	r3, [pc, #200]	; (8000d6c <main+0x28c>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	1c5a      	adds	r2, r3, #1
 8000ca8:	4930      	ldr	r1, [pc, #192]	; (8000d6c <main+0x28c>)
 8000caa:	600a      	str	r2, [r1, #0]
 8000cac:	4a2d      	ldr	r2, [pc, #180]	; (8000d64 <main+0x284>)
 8000cae:	7811      	ldrb	r1, [r2, #0]
 8000cb0:	4a2f      	ldr	r2, [pc, #188]	; (8000d70 <main+0x290>)
 8000cb2:	54d1      	strb	r1, [r2, r3]
 8000cb4:	e721      	b.n	8000afa <main+0x1a>
			}
		} else if (status == 2) {
 8000cb6:	4b2a      	ldr	r3, [pc, #168]	; (8000d60 <main+0x280>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d107      	bne.n	8000cce <main+0x1ee>
			update();
 8000cbe:	f7ff fda9 	bl	8000814 <update>
			display();
 8000cc2:	f7ff fc4d 	bl	8000560 <display>
			HAL_Delay(100);
 8000cc6:	2064      	movs	r0, #100	; 0x64
 8000cc8:	f000 fb06 	bl	80012d8 <HAL_Delay>
 8000ccc:	e715      	b.n	8000afa <main+0x1a>
		} else if (status == 3) {
 8000cce:	4b24      	ldr	r3, [pc, #144]	; (8000d60 <main+0x280>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	2b03      	cmp	r3, #3
 8000cd4:	d11a      	bne.n	8000d0c <main+0x22c>
			char msg1[] = "\r\nGame Over!!!\r\nPlease hold \"q\" to try again.";
 8000cd6:	4b30      	ldr	r3, [pc, #192]	; (8000d98 <main+0x2b8>)
 8000cd8:	463c      	mov	r4, r7
 8000cda:	461d      	mov	r5, r3
 8000cdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ce0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ce2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ce4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000ce8:	c407      	stmia	r4!, {r0, r1, r2}
 8000cea:	8023      	strh	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, msg1, sizeof(msg1), 10);
 8000cec:	4639      	mov	r1, r7
 8000cee:	230a      	movs	r3, #10
 8000cf0:	222e      	movs	r2, #46	; 0x2e
 8000cf2:	481d      	ldr	r0, [pc, #116]	; (8000d68 <main+0x288>)
 8000cf4:	f001 fa91 	bl	800221a <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, restoreCursor, sizeof(restoreCursor),
 8000cf8:	230a      	movs	r3, #10
 8000cfa:	2202      	movs	r2, #2
 8000cfc:	4927      	ldr	r1, [pc, #156]	; (8000d9c <main+0x2bc>)
 8000cfe:	481a      	ldr	r0, [pc, #104]	; (8000d68 <main+0x288>)
 8000d00:	f001 fa8b 	bl	800221a <HAL_UART_Transmit>
					10);
			status = 4;
 8000d04:	4b16      	ldr	r3, [pc, #88]	; (8000d60 <main+0x280>)
 8000d06:	2204      	movs	r2, #4
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	e6f6      	b.n	8000afa <main+0x1a>
		} else if (status == 4) {
 8000d0c:	4b14      	ldr	r3, [pc, #80]	; (8000d60 <main+0x280>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	2b04      	cmp	r3, #4
 8000d12:	f47f aef2 	bne.w	8000afa <main+0x1a>
			HAL_UART_Receive(&huart2, buff, sizeof(buff), 1000);
 8000d16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	4911      	ldr	r1, [pc, #68]	; (8000d64 <main+0x284>)
 8000d1e:	4812      	ldr	r0, [pc, #72]	; (8000d68 <main+0x288>)
 8000d20:	f001 fb14 	bl	800234c <HAL_UART_Receive>
			if (buff[0] == 'q' || buff[0] == 'Q') {
 8000d24:	4b0f      	ldr	r3, [pc, #60]	; (8000d64 <main+0x284>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	2b71      	cmp	r3, #113	; 0x71
 8000d2a:	d004      	beq.n	8000d36 <main+0x256>
 8000d2c:	4b0d      	ldr	r3, [pc, #52]	; (8000d64 <main+0x284>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b51      	cmp	r3, #81	; 0x51
 8000d32:	f47f aee2 	bne.w	8000afa <main+0x1a>
				gameInit();
 8000d36:	f7ff fe8b 	bl	8000a50 <gameInit>
				HAL_UART_Transmit(&huart2, clear, sizeof(clear), 10);
 8000d3a:	230a      	movs	r3, #10
 8000d3c:	2204      	movs	r2, #4
 8000d3e:	4918      	ldr	r1, [pc, #96]	; (8000da0 <main+0x2c0>)
 8000d40:	4809      	ldr	r0, [pc, #36]	; (8000d68 <main+0x288>)
 8000d42:	f001 fa6a 	bl	800221a <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, hideCursor, sizeof(hideCursor), 10);
 8000d46:	230a      	movs	r3, #10
 8000d48:	2206      	movs	r2, #6
 8000d4a:	4911      	ldr	r1, [pc, #68]	; (8000d90 <main+0x2b0>)
 8000d4c:	4806      	ldr	r0, [pc, #24]	; (8000d68 <main+0x288>)
 8000d4e:	f001 fa64 	bl	800221a <HAL_UART_Transmit>
				display();
 8000d52:	f7ff fc05 	bl	8000560 <display>
				status = 2;
 8000d56:	4b02      	ldr	r3, [pc, #8]	; (8000d60 <main+0x280>)
 8000d58:	2202      	movs	r2, #2
 8000d5a:	601a      	str	r2, [r3, #0]
		if (status == 0) {
 8000d5c:	e6cd      	b.n	8000afa <main+0x1a>
 8000d5e:	bf00      	nop
 8000d60:	2000008c 	.word	0x2000008c
 8000d64:	200000a8 	.word	0x200000a8
 8000d68:	20001b78 	.word	0x20001b78
 8000d6c:	200003cc 	.word	0x200003cc
 8000d70:	200003d0 	.word	0x200003d0
 8000d74:	08003320 	.word	0x08003320
 8000d78:	08003324 	.word	0x08003324
 8000d7c:	0800344c 	.word	0x0800344c
 8000d80:	08003468 	.word	0x08003468
 8000d84:	08003354 	.word	0x08003354
 8000d88:	08003344 	.word	0x08003344
 8000d8c:	08003480 	.word	0x08003480
 8000d90:	08003478 	.word	0x08003478
 8000d94:	20001bb8 	.word	0x20001bb8
 8000d98:	0800341c 	.word	0x0800341c
 8000d9c:	08003484 	.word	0x08003484
 8000da0:	08003464 	.word	0x08003464

08000da4 <SystemClock_Config>:
}
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b094      	sub	sp, #80	; 0x50
 8000da8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000daa:	f107 0320 	add.w	r3, r7, #32
 8000dae:	2230      	movs	r2, #48	; 0x30
 8000db0:	2100      	movs	r1, #0
 8000db2:	4618      	mov	r0, r3
 8000db4:	f002 f9f7 	bl	80031a6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000db8:	f107 030c 	add.w	r3, r7, #12
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	601a      	str	r2, [r3, #0]
 8000dc0:	605a      	str	r2, [r3, #4]
 8000dc2:	609a      	str	r2, [r3, #8]
 8000dc4:	60da      	str	r2, [r3, #12]
 8000dc6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60bb      	str	r3, [r7, #8]
 8000dcc:	4b28      	ldr	r3, [pc, #160]	; (8000e70 <SystemClock_Config+0xcc>)
 8000dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd0:	4a27      	ldr	r2, [pc, #156]	; (8000e70 <SystemClock_Config+0xcc>)
 8000dd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dd6:	6413      	str	r3, [r2, #64]	; 0x40
 8000dd8:	4b25      	ldr	r3, [pc, #148]	; (8000e70 <SystemClock_Config+0xcc>)
 8000dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ddc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000de4:	2300      	movs	r3, #0
 8000de6:	607b      	str	r3, [r7, #4]
 8000de8:	4b22      	ldr	r3, [pc, #136]	; (8000e74 <SystemClock_Config+0xd0>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a21      	ldr	r2, [pc, #132]	; (8000e74 <SystemClock_Config+0xd0>)
 8000dee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000df2:	6013      	str	r3, [r2, #0]
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <SystemClock_Config+0xd0>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000dfc:	607b      	str	r3, [r7, #4]
 8000dfe:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e00:	2302      	movs	r3, #2
 8000e02:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e04:	2301      	movs	r3, #1
 8000e06:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e08:	2310      	movs	r3, #16
 8000e0a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e10:	2300      	movs	r3, #0
 8000e12:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8000e14:	2310      	movs	r3, #16
 8000e16:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000e18:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000e1c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e1e:	2304      	movs	r3, #4
 8000e20:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e22:	2304      	movs	r3, #4
 8000e24:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000e26:	f107 0320 	add.w	r3, r7, #32
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f000 fd46 	bl	80018bc <HAL_RCC_OscConfig>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <SystemClock_Config+0x96>
		Error_Handler();
 8000e36:	f000 f8b9 	bl	8000fac <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000e3a:	230f      	movs	r3, #15
 8000e3c:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e4a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000e50:	f107 030c 	add.w	r3, r7, #12
 8000e54:	2102      	movs	r1, #2
 8000e56:	4618      	mov	r0, r3
 8000e58:	f000 ffa0 	bl	8001d9c <HAL_RCC_ClockConfig>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <SystemClock_Config+0xc2>
		Error_Handler();
 8000e62:	f000 f8a3 	bl	8000fac <Error_Handler>
	}
}
 8000e66:	bf00      	nop
 8000e68:	3750      	adds	r7, #80	; 0x50
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40007000 	.word	0x40007000

08000e78 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000e7c:	4b11      	ldr	r3, [pc, #68]	; (8000ec4 <MX_USART2_UART_Init+0x4c>)
 8000e7e:	4a12      	ldr	r2, [pc, #72]	; (8000ec8 <MX_USART2_UART_Init+0x50>)
 8000e80:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 921600;
 8000e82:	4b10      	ldr	r3, [pc, #64]	; (8000ec4 <MX_USART2_UART_Init+0x4c>)
 8000e84:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8000e88:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e8a:	4b0e      	ldr	r3, [pc, #56]	; (8000ec4 <MX_USART2_UART_Init+0x4c>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000e90:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <MX_USART2_UART_Init+0x4c>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000e96:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <MX_USART2_UART_Init+0x4c>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000e9c:	4b09      	ldr	r3, [pc, #36]	; (8000ec4 <MX_USART2_UART_Init+0x4c>)
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ea2:	4b08      	ldr	r3, [pc, #32]	; (8000ec4 <MX_USART2_UART_Init+0x4c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ea8:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <MX_USART2_UART_Init+0x4c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000eae:	4805      	ldr	r0, [pc, #20]	; (8000ec4 <MX_USART2_UART_Init+0x4c>)
 8000eb0:	f001 f966 	bl	8002180 <HAL_UART_Init>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8000eba:	f000 f877 	bl	8000fac <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20001b78 	.word	0x20001b78
 8000ec8:	40004400 	.word	0x40004400

08000ecc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08a      	sub	sp, #40	; 0x28
 8000ed0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000ed2:	f107 0314 	add.w	r3, r7, #20
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]
 8000edc:	609a      	str	r2, [r3, #8]
 8000ede:	60da      	str	r2, [r3, #12]
 8000ee0:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	613b      	str	r3, [r7, #16]
 8000ee6:	4b2d      	ldr	r3, [pc, #180]	; (8000f9c <MX_GPIO_Init+0xd0>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eea:	4a2c      	ldr	r2, [pc, #176]	; (8000f9c <MX_GPIO_Init+0xd0>)
 8000eec:	f043 0304 	orr.w	r3, r3, #4
 8000ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ef2:	4b2a      	ldr	r3, [pc, #168]	; (8000f9c <MX_GPIO_Init+0xd0>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef6:	f003 0304 	and.w	r3, r3, #4
 8000efa:	613b      	str	r3, [r7, #16]
 8000efc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000efe:	2300      	movs	r3, #0
 8000f00:	60fb      	str	r3, [r7, #12]
 8000f02:	4b26      	ldr	r3, [pc, #152]	; (8000f9c <MX_GPIO_Init+0xd0>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	4a25      	ldr	r2, [pc, #148]	; (8000f9c <MX_GPIO_Init+0xd0>)
 8000f08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0e:	4b23      	ldr	r3, [pc, #140]	; (8000f9c <MX_GPIO_Init+0xd0>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60bb      	str	r3, [r7, #8]
 8000f1e:	4b1f      	ldr	r3, [pc, #124]	; (8000f9c <MX_GPIO_Init+0xd0>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f22:	4a1e      	ldr	r2, [pc, #120]	; (8000f9c <MX_GPIO_Init+0xd0>)
 8000f24:	f043 0301 	orr.w	r3, r3, #1
 8000f28:	6313      	str	r3, [r2, #48]	; 0x30
 8000f2a:	4b1c      	ldr	r3, [pc, #112]	; (8000f9c <MX_GPIO_Init+0xd0>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	60bb      	str	r3, [r7, #8]
 8000f34:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	607b      	str	r3, [r7, #4]
 8000f3a:	4b18      	ldr	r3, [pc, #96]	; (8000f9c <MX_GPIO_Init+0xd0>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3e:	4a17      	ldr	r2, [pc, #92]	; (8000f9c <MX_GPIO_Init+0xd0>)
 8000f40:	f043 0302 	orr.w	r3, r3, #2
 8000f44:	6313      	str	r3, [r2, #48]	; 0x30
 8000f46:	4b15      	ldr	r3, [pc, #84]	; (8000f9c <MX_GPIO_Init+0xd0>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	f003 0302 	and.w	r3, r3, #2
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2120      	movs	r1, #32
 8000f56:	4812      	ldr	r0, [pc, #72]	; (8000fa0 <MX_GPIO_Init+0xd4>)
 8000f58:	f000 fc96 	bl	8001888 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000f5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f60:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f62:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <MX_GPIO_Init+0xd8>)
 8000f64:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f6a:	f107 0314 	add.w	r3, r7, #20
 8000f6e:	4619      	mov	r1, r3
 8000f70:	480d      	ldr	r0, [pc, #52]	; (8000fa8 <MX_GPIO_Init+0xdc>)
 8000f72:	f000 fb07 	bl	8001584 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8000f76:	2320      	movs	r3, #32
 8000f78:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f82:	2300      	movs	r3, #0
 8000f84:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4804      	ldr	r0, [pc, #16]	; (8000fa0 <MX_GPIO_Init+0xd4>)
 8000f8e:	f000 faf9 	bl	8001584 <HAL_GPIO_Init>

}
 8000f92:	bf00      	nop
 8000f94:	3728      	adds	r7, #40	; 0x28
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40023800 	.word	0x40023800
 8000fa0:	40020000 	.word	0x40020000
 8000fa4:	10210000 	.word	0x10210000
 8000fa8:	40020800 	.word	0x40020800

08000fac <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
	...

08000fbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	607b      	str	r3, [r7, #4]
 8000fc6:	4b10      	ldr	r3, [pc, #64]	; (8001008 <HAL_MspInit+0x4c>)
 8000fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fca:	4a0f      	ldr	r2, [pc, #60]	; (8001008 <HAL_MspInit+0x4c>)
 8000fcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fd0:	6453      	str	r3, [r2, #68]	; 0x44
 8000fd2:	4b0d      	ldr	r3, [pc, #52]	; (8001008 <HAL_MspInit+0x4c>)
 8000fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fda:	607b      	str	r3, [r7, #4]
 8000fdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	603b      	str	r3, [r7, #0]
 8000fe2:	4b09      	ldr	r3, [pc, #36]	; (8001008 <HAL_MspInit+0x4c>)
 8000fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe6:	4a08      	ldr	r2, [pc, #32]	; (8001008 <HAL_MspInit+0x4c>)
 8000fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fec:	6413      	str	r3, [r2, #64]	; 0x40
 8000fee:	4b06      	ldr	r3, [pc, #24]	; (8001008 <HAL_MspInit+0x4c>)
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff6:	603b      	str	r3, [r7, #0]
 8000ff8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	40023800 	.word	0x40023800

0800100c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08a      	sub	sp, #40	; 0x28
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 0314 	add.w	r3, r7, #20
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
 8001022:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a1d      	ldr	r2, [pc, #116]	; (80010a0 <HAL_UART_MspInit+0x94>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d133      	bne.n	8001096 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]
 8001032:	4b1c      	ldr	r3, [pc, #112]	; (80010a4 <HAL_UART_MspInit+0x98>)
 8001034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001036:	4a1b      	ldr	r2, [pc, #108]	; (80010a4 <HAL_UART_MspInit+0x98>)
 8001038:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800103c:	6413      	str	r3, [r2, #64]	; 0x40
 800103e:	4b19      	ldr	r3, [pc, #100]	; (80010a4 <HAL_UART_MspInit+0x98>)
 8001040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001046:	613b      	str	r3, [r7, #16]
 8001048:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <HAL_UART_MspInit+0x98>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	4a14      	ldr	r2, [pc, #80]	; (80010a4 <HAL_UART_MspInit+0x98>)
 8001054:	f043 0301 	orr.w	r3, r3, #1
 8001058:	6313      	str	r3, [r2, #48]	; 0x30
 800105a:	4b12      	ldr	r3, [pc, #72]	; (80010a4 <HAL_UART_MspInit+0x98>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	f003 0301 	and.w	r3, r3, #1
 8001062:	60fb      	str	r3, [r7, #12]
 8001064:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001066:	230c      	movs	r3, #12
 8001068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106a:	2302      	movs	r3, #2
 800106c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800106e:	2301      	movs	r3, #1
 8001070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001072:	2303      	movs	r3, #3
 8001074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001076:	2307      	movs	r3, #7
 8001078:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107a:	f107 0314 	add.w	r3, r7, #20
 800107e:	4619      	mov	r1, r3
 8001080:	4809      	ldr	r0, [pc, #36]	; (80010a8 <HAL_UART_MspInit+0x9c>)
 8001082:	f000 fa7f 	bl	8001584 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	2102      	movs	r1, #2
 800108a:	2026      	movs	r0, #38	; 0x26
 800108c:	f000 fa21 	bl	80014d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001090:	2026      	movs	r0, #38	; 0x26
 8001092:	f000 fa3a 	bl	800150a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001096:	bf00      	nop
 8001098:	3728      	adds	r7, #40	; 0x28
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40004400 	.word	0x40004400
 80010a4:	40023800 	.word	0x40023800
 80010a8:	40020000 	.word	0x40020000

080010ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ba:	b480      	push	{r7}
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010be:	e7fe      	b.n	80010be <HardFault_Handler+0x4>

080010c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c4:	e7fe      	b.n	80010c4 <MemManage_Handler+0x4>

080010c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c6:	b480      	push	{r7}
 80010c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ca:	e7fe      	b.n	80010ca <BusFault_Handler+0x4>

080010cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010d0:	e7fe      	b.n	80010d0 <UsageFault_Handler+0x4>

080010d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010d2:	b480      	push	{r7}
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ee:	b480      	push	{r7}
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001100:	f000 f8ca 	bl	8001298 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}

08001108 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800110c:	4802      	ldr	r0, [pc, #8]	; (8001118 <USART2_IRQHandler+0x10>)
 800110e:	f001 fa19 	bl	8002544 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20001b78 	.word	0x20001b78

0800111c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001124:	4b11      	ldr	r3, [pc, #68]	; (800116c <_sbrk+0x50>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d102      	bne.n	8001132 <_sbrk+0x16>
		heap_end = &end;
 800112c:	4b0f      	ldr	r3, [pc, #60]	; (800116c <_sbrk+0x50>)
 800112e:	4a10      	ldr	r2, [pc, #64]	; (8001170 <_sbrk+0x54>)
 8001130:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001132:	4b0e      	ldr	r3, [pc, #56]	; (800116c <_sbrk+0x50>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001138:	4b0c      	ldr	r3, [pc, #48]	; (800116c <_sbrk+0x50>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4413      	add	r3, r2
 8001140:	466a      	mov	r2, sp
 8001142:	4293      	cmp	r3, r2
 8001144:	d907      	bls.n	8001156 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001146:	f001 fff9 	bl	800313c <__errno>
 800114a:	4602      	mov	r2, r0
 800114c:	230c      	movs	r3, #12
 800114e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001150:	f04f 33ff 	mov.w	r3, #4294967295
 8001154:	e006      	b.n	8001164 <_sbrk+0x48>
	}

	heap_end += incr;
 8001156:	4b05      	ldr	r3, [pc, #20]	; (800116c <_sbrk+0x50>)
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4413      	add	r3, r2
 800115e:	4a03      	ldr	r2, [pc, #12]	; (800116c <_sbrk+0x50>)
 8001160:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001162:	68fb      	ldr	r3, [r7, #12]
}
 8001164:	4618      	mov	r0, r3
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000090 	.word	0x20000090
 8001170:	20001bc8 	.word	0x20001bc8

08001174 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001178:	4b08      	ldr	r3, [pc, #32]	; (800119c <SystemInit+0x28>)
 800117a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800117e:	4a07      	ldr	r2, [pc, #28]	; (800119c <SystemInit+0x28>)
 8001180:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001184:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001188:	4b04      	ldr	r3, [pc, #16]	; (800119c <SystemInit+0x28>)
 800118a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800118e:	609a      	str	r2, [r3, #8]
#endif
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80011a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011d8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80011a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80011a6:	e003      	b.n	80011b0 <LoopCopyDataInit>

080011a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80011a8:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80011aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80011ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80011ae:	3104      	adds	r1, #4

080011b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80011b0:	480b      	ldr	r0, [pc, #44]	; (80011e0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80011b2:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80011b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80011b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80011b8:	d3f6      	bcc.n	80011a8 <CopyDataInit>
  ldr  r2, =_sbss
 80011ba:	4a0b      	ldr	r2, [pc, #44]	; (80011e8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80011bc:	e002      	b.n	80011c4 <LoopFillZerobss>

080011be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80011be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80011c0:	f842 3b04 	str.w	r3, [r2], #4

080011c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80011c4:	4b09      	ldr	r3, [pc, #36]	; (80011ec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80011c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80011c8:	d3f9      	bcc.n	80011be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80011ca:	f7ff ffd3 	bl	8001174 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011ce:	f001 ffbb 	bl	8003148 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011d2:	f7ff fc85 	bl	8000ae0 <main>
  bx  lr    
 80011d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80011d8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80011dc:	080034b0 	.word	0x080034b0
  ldr  r0, =_sdata
 80011e0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80011e4:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80011e8:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80011ec:	20001bc4 	.word	0x20001bc4

080011f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011f0:	e7fe      	b.n	80011f0 <ADC_IRQHandler>
	...

080011f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011f8:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <HAL_Init+0x40>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a0d      	ldr	r2, [pc, #52]	; (8001234 <HAL_Init+0x40>)
 80011fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001202:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001204:	4b0b      	ldr	r3, [pc, #44]	; (8001234 <HAL_Init+0x40>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a0a      	ldr	r2, [pc, #40]	; (8001234 <HAL_Init+0x40>)
 800120a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800120e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001210:	4b08      	ldr	r3, [pc, #32]	; (8001234 <HAL_Init+0x40>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a07      	ldr	r2, [pc, #28]	; (8001234 <HAL_Init+0x40>)
 8001216:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800121a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800121c:	2003      	movs	r0, #3
 800121e:	f000 f94d 	bl	80014bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001222:	2000      	movs	r0, #0
 8001224:	f000 f808 	bl	8001238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001228:	f7ff fec8 	bl	8000fbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40023c00 	.word	0x40023c00

08001238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001240:	4b12      	ldr	r3, [pc, #72]	; (800128c <HAL_InitTick+0x54>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4b12      	ldr	r3, [pc, #72]	; (8001290 <HAL_InitTick+0x58>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4619      	mov	r1, r3
 800124a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800124e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001252:	fbb2 f3f3 	udiv	r3, r2, r3
 8001256:	4618      	mov	r0, r3
 8001258:	f000 f965 	bl	8001526 <HAL_SYSTICK_Config>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e00e      	b.n	8001284 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2b0f      	cmp	r3, #15
 800126a:	d80a      	bhi.n	8001282 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800126c:	2200      	movs	r2, #0
 800126e:	6879      	ldr	r1, [r7, #4]
 8001270:	f04f 30ff 	mov.w	r0, #4294967295
 8001274:	f000 f92d 	bl	80014d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001278:	4a06      	ldr	r2, [pc, #24]	; (8001294 <HAL_InitTick+0x5c>)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800127e:	2300      	movs	r3, #0
 8001280:	e000      	b.n	8001284 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
}
 8001284:	4618      	mov	r0, r3
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20000000 	.word	0x20000000
 8001290:	20000008 	.word	0x20000008
 8001294:	20000004 	.word	0x20000004

08001298 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800129c:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <HAL_IncTick+0x20>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b06      	ldr	r3, [pc, #24]	; (80012bc <HAL_IncTick+0x24>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4413      	add	r3, r2
 80012a8:	4a04      	ldr	r2, [pc, #16]	; (80012bc <HAL_IncTick+0x24>)
 80012aa:	6013      	str	r3, [r2, #0]
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	20000008 	.word	0x20000008
 80012bc:	20001bbc 	.word	0x20001bbc

080012c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  return uwTick;
 80012c4:	4b03      	ldr	r3, [pc, #12]	; (80012d4 <HAL_GetTick+0x14>)
 80012c6:	681b      	ldr	r3, [r3, #0]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	20001bbc 	.word	0x20001bbc

080012d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012e0:	f7ff ffee 	bl	80012c0 <HAL_GetTick>
 80012e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012f0:	d005      	beq.n	80012fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012f2:	4b09      	ldr	r3, [pc, #36]	; (8001318 <HAL_Delay+0x40>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	461a      	mov	r2, r3
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	4413      	add	r3, r2
 80012fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012fe:	bf00      	nop
 8001300:	f7ff ffde 	bl	80012c0 <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	68fa      	ldr	r2, [r7, #12]
 800130c:	429a      	cmp	r2, r3
 800130e:	d8f7      	bhi.n	8001300 <HAL_Delay+0x28>
  {
  }
}
 8001310:	bf00      	nop
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20000008 	.word	0x20000008

0800131c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800131c:	b480      	push	{r7}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	f003 0307 	and.w	r3, r3, #7
 800132a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800132c:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <__NVIC_SetPriorityGrouping+0x44>)
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001332:	68ba      	ldr	r2, [r7, #8]
 8001334:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001338:	4013      	ands	r3, r2
 800133a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001344:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001348:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800134c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800134e:	4a04      	ldr	r2, [pc, #16]	; (8001360 <__NVIC_SetPriorityGrouping+0x44>)
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	60d3      	str	r3, [r2, #12]
}
 8001354:	bf00      	nop
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	e000ed00 	.word	0xe000ed00

08001364 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001368:	4b04      	ldr	r3, [pc, #16]	; (800137c <__NVIC_GetPriorityGrouping+0x18>)
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	0a1b      	lsrs	r3, r3, #8
 800136e:	f003 0307 	and.w	r3, r3, #7
}
 8001372:	4618      	mov	r0, r3
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr
 800137c:	e000ed00 	.word	0xe000ed00

08001380 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800138a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138e:	2b00      	cmp	r3, #0
 8001390:	db0b      	blt.n	80013aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	f003 021f 	and.w	r2, r3, #31
 8001398:	4907      	ldr	r1, [pc, #28]	; (80013b8 <__NVIC_EnableIRQ+0x38>)
 800139a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139e:	095b      	lsrs	r3, r3, #5
 80013a0:	2001      	movs	r0, #1
 80013a2:	fa00 f202 	lsl.w	r2, r0, r2
 80013a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	e000e100 	.word	0xe000e100

080013bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	6039      	str	r1, [r7, #0]
 80013c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	db0a      	blt.n	80013e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	490c      	ldr	r1, [pc, #48]	; (8001408 <__NVIC_SetPriority+0x4c>)
 80013d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013da:	0112      	lsls	r2, r2, #4
 80013dc:	b2d2      	uxtb	r2, r2
 80013de:	440b      	add	r3, r1
 80013e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013e4:	e00a      	b.n	80013fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	b2da      	uxtb	r2, r3
 80013ea:	4908      	ldr	r1, [pc, #32]	; (800140c <__NVIC_SetPriority+0x50>)
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	f003 030f 	and.w	r3, r3, #15
 80013f2:	3b04      	subs	r3, #4
 80013f4:	0112      	lsls	r2, r2, #4
 80013f6:	b2d2      	uxtb	r2, r2
 80013f8:	440b      	add	r3, r1
 80013fa:	761a      	strb	r2, [r3, #24]
}
 80013fc:	bf00      	nop
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr
 8001408:	e000e100 	.word	0xe000e100
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001410:	b480      	push	{r7}
 8001412:	b089      	sub	sp, #36	; 0x24
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	f003 0307 	and.w	r3, r3, #7
 8001422:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	f1c3 0307 	rsb	r3, r3, #7
 800142a:	2b04      	cmp	r3, #4
 800142c:	bf28      	it	cs
 800142e:	2304      	movcs	r3, #4
 8001430:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	3304      	adds	r3, #4
 8001436:	2b06      	cmp	r3, #6
 8001438:	d902      	bls.n	8001440 <NVIC_EncodePriority+0x30>
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	3b03      	subs	r3, #3
 800143e:	e000      	b.n	8001442 <NVIC_EncodePriority+0x32>
 8001440:	2300      	movs	r3, #0
 8001442:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001444:	f04f 32ff 	mov.w	r2, #4294967295
 8001448:	69bb      	ldr	r3, [r7, #24]
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	43da      	mvns	r2, r3
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	401a      	ands	r2, r3
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001458:	f04f 31ff 	mov.w	r1, #4294967295
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	fa01 f303 	lsl.w	r3, r1, r3
 8001462:	43d9      	mvns	r1, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001468:	4313      	orrs	r3, r2
         );
}
 800146a:	4618      	mov	r0, r3
 800146c:	3724      	adds	r7, #36	; 0x24
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
	...

08001478 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3b01      	subs	r3, #1
 8001484:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001488:	d301      	bcc.n	800148e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800148a:	2301      	movs	r3, #1
 800148c:	e00f      	b.n	80014ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800148e:	4a0a      	ldr	r2, [pc, #40]	; (80014b8 <SysTick_Config+0x40>)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	3b01      	subs	r3, #1
 8001494:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001496:	210f      	movs	r1, #15
 8001498:	f04f 30ff 	mov.w	r0, #4294967295
 800149c:	f7ff ff8e 	bl	80013bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014a0:	4b05      	ldr	r3, [pc, #20]	; (80014b8 <SysTick_Config+0x40>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014a6:	4b04      	ldr	r3, [pc, #16]	; (80014b8 <SysTick_Config+0x40>)
 80014a8:	2207      	movs	r2, #7
 80014aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	e000e010 	.word	0xe000e010

080014bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7ff ff29 	bl	800131c <__NVIC_SetPriorityGrouping>
}
 80014ca:	bf00      	nop
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b086      	sub	sp, #24
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	4603      	mov	r3, r0
 80014da:	60b9      	str	r1, [r7, #8]
 80014dc:	607a      	str	r2, [r7, #4]
 80014de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014e4:	f7ff ff3e 	bl	8001364 <__NVIC_GetPriorityGrouping>
 80014e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	68b9      	ldr	r1, [r7, #8]
 80014ee:	6978      	ldr	r0, [r7, #20]
 80014f0:	f7ff ff8e 	bl	8001410 <NVIC_EncodePriority>
 80014f4:	4602      	mov	r2, r0
 80014f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014fa:	4611      	mov	r1, r2
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ff5d 	bl	80013bc <__NVIC_SetPriority>
}
 8001502:	bf00      	nop
 8001504:	3718      	adds	r7, #24
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}

0800150a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	b082      	sub	sp, #8
 800150e:	af00      	add	r7, sp, #0
 8001510:	4603      	mov	r3, r0
 8001512:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff ff31 	bl	8001380 <__NVIC_EnableIRQ>
}
 800151e:	bf00      	nop
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b082      	sub	sp, #8
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff ffa2 	bl	8001478 <SysTick_Config>
 8001534:	4603      	mov	r3, r0
}
 8001536:	4618      	mov	r0, r3
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800153e:	b480      	push	{r7}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b02      	cmp	r3, #2
 8001550:	d004      	beq.n	800155c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2280      	movs	r2, #128	; 0x80
 8001556:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	e00c      	b.n	8001576 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2205      	movs	r2, #5
 8001560:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f022 0201 	bic.w	r2, r2, #1
 8001572:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
	...

08001584 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001584:	b480      	push	{r7}
 8001586:	b089      	sub	sp, #36	; 0x24
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800158e:	2300      	movs	r3, #0
 8001590:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001592:	2300      	movs	r3, #0
 8001594:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001596:	2300      	movs	r3, #0
 8001598:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
 800159e:	e159      	b.n	8001854 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015a0:	2201      	movs	r2, #1
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	697a      	ldr	r2, [r7, #20]
 80015b0:	4013      	ands	r3, r2
 80015b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015b4:	693a      	ldr	r2, [r7, #16]
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	f040 8148 	bne.w	800184e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d00b      	beq.n	80015de <HAL_GPIO_Init+0x5a>
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d007      	beq.n	80015de <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015d2:	2b11      	cmp	r3, #17
 80015d4:	d003      	beq.n	80015de <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	2b12      	cmp	r3, #18
 80015dc:	d130      	bne.n	8001640 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	2203      	movs	r2, #3
 80015ea:	fa02 f303 	lsl.w	r3, r2, r3
 80015ee:	43db      	mvns	r3, r3
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	4013      	ands	r3, r2
 80015f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	68da      	ldr	r2, [r3, #12]
 80015fa:	69fb      	ldr	r3, [r7, #28]
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001602:	69ba      	ldr	r2, [r7, #24]
 8001604:	4313      	orrs	r3, r2
 8001606:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001614:	2201      	movs	r2, #1
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	43db      	mvns	r3, r3
 800161e:	69ba      	ldr	r2, [r7, #24]
 8001620:	4013      	ands	r3, r2
 8001622:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	091b      	lsrs	r3, r3, #4
 800162a:	f003 0201 	and.w	r2, r3, #1
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	fa02 f303 	lsl.w	r3, r2, r3
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	4313      	orrs	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	2203      	movs	r2, #3
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	43db      	mvns	r3, r3
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	4013      	ands	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	689a      	ldr	r2, [r3, #8]
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	fa02 f303 	lsl.w	r3, r2, r3
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	4313      	orrs	r3, r2
 8001668:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	2b02      	cmp	r3, #2
 8001676:	d003      	beq.n	8001680 <HAL_GPIO_Init+0xfc>
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	2b12      	cmp	r3, #18
 800167e:	d123      	bne.n	80016c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001680:	69fb      	ldr	r3, [r7, #28]
 8001682:	08da      	lsrs	r2, r3, #3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	3208      	adds	r2, #8
 8001688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800168c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	f003 0307 	and.w	r3, r3, #7
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	220f      	movs	r2, #15
 8001698:	fa02 f303 	lsl.w	r3, r2, r3
 800169c:	43db      	mvns	r3, r3
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	4013      	ands	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	691a      	ldr	r2, [r3, #16]
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	08da      	lsrs	r2, r3, #3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	3208      	adds	r2, #8
 80016c2:	69b9      	ldr	r1, [r7, #24]
 80016c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	2203      	movs	r2, #3
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	43db      	mvns	r3, r3
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	4013      	ands	r3, r2
 80016de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f003 0203 	and.w	r2, r3, #3
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001704:	2b00      	cmp	r3, #0
 8001706:	f000 80a2 	beq.w	800184e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	4b56      	ldr	r3, [pc, #344]	; (8001868 <HAL_GPIO_Init+0x2e4>)
 8001710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001712:	4a55      	ldr	r2, [pc, #340]	; (8001868 <HAL_GPIO_Init+0x2e4>)
 8001714:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001718:	6453      	str	r3, [r2, #68]	; 0x44
 800171a:	4b53      	ldr	r3, [pc, #332]	; (8001868 <HAL_GPIO_Init+0x2e4>)
 800171c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800171e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001726:	4a51      	ldr	r2, [pc, #324]	; (800186c <HAL_GPIO_Init+0x2e8>)
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	089b      	lsrs	r3, r3, #2
 800172c:	3302      	adds	r3, #2
 800172e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001732:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	f003 0303 	and.w	r3, r3, #3
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	220f      	movs	r2, #15
 800173e:	fa02 f303 	lsl.w	r3, r2, r3
 8001742:	43db      	mvns	r3, r3
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	4013      	ands	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a48      	ldr	r2, [pc, #288]	; (8001870 <HAL_GPIO_Init+0x2ec>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d019      	beq.n	8001786 <HAL_GPIO_Init+0x202>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a47      	ldr	r2, [pc, #284]	; (8001874 <HAL_GPIO_Init+0x2f0>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d013      	beq.n	8001782 <HAL_GPIO_Init+0x1fe>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a46      	ldr	r2, [pc, #280]	; (8001878 <HAL_GPIO_Init+0x2f4>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d00d      	beq.n	800177e <HAL_GPIO_Init+0x1fa>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4a45      	ldr	r2, [pc, #276]	; (800187c <HAL_GPIO_Init+0x2f8>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d007      	beq.n	800177a <HAL_GPIO_Init+0x1f6>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4a44      	ldr	r2, [pc, #272]	; (8001880 <HAL_GPIO_Init+0x2fc>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d101      	bne.n	8001776 <HAL_GPIO_Init+0x1f2>
 8001772:	2304      	movs	r3, #4
 8001774:	e008      	b.n	8001788 <HAL_GPIO_Init+0x204>
 8001776:	2307      	movs	r3, #7
 8001778:	e006      	b.n	8001788 <HAL_GPIO_Init+0x204>
 800177a:	2303      	movs	r3, #3
 800177c:	e004      	b.n	8001788 <HAL_GPIO_Init+0x204>
 800177e:	2302      	movs	r3, #2
 8001780:	e002      	b.n	8001788 <HAL_GPIO_Init+0x204>
 8001782:	2301      	movs	r3, #1
 8001784:	e000      	b.n	8001788 <HAL_GPIO_Init+0x204>
 8001786:	2300      	movs	r3, #0
 8001788:	69fa      	ldr	r2, [r7, #28]
 800178a:	f002 0203 	and.w	r2, r2, #3
 800178e:	0092      	lsls	r2, r2, #2
 8001790:	4093      	lsls	r3, r2
 8001792:	69ba      	ldr	r2, [r7, #24]
 8001794:	4313      	orrs	r3, r2
 8001796:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001798:	4934      	ldr	r1, [pc, #208]	; (800186c <HAL_GPIO_Init+0x2e8>)
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	089b      	lsrs	r3, r3, #2
 800179e:	3302      	adds	r3, #2
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017a6:	4b37      	ldr	r3, [pc, #220]	; (8001884 <HAL_GPIO_Init+0x300>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	43db      	mvns	r3, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4013      	ands	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d003      	beq.n	80017ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80017c2:	69ba      	ldr	r2, [r7, #24]
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017ca:	4a2e      	ldr	r2, [pc, #184]	; (8001884 <HAL_GPIO_Init+0x300>)
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80017d0:	4b2c      	ldr	r3, [pc, #176]	; (8001884 <HAL_GPIO_Init+0x300>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	43db      	mvns	r3, r3
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	4013      	ands	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d003      	beq.n	80017f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017f4:	4a23      	ldr	r2, [pc, #140]	; (8001884 <HAL_GPIO_Init+0x300>)
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017fa:	4b22      	ldr	r3, [pc, #136]	; (8001884 <HAL_GPIO_Init+0x300>)
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	43db      	mvns	r3, r3
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	4013      	ands	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d003      	beq.n	800181e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001816:	69ba      	ldr	r2, [r7, #24]
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	4313      	orrs	r3, r2
 800181c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800181e:	4a19      	ldr	r2, [pc, #100]	; (8001884 <HAL_GPIO_Init+0x300>)
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001824:	4b17      	ldr	r3, [pc, #92]	; (8001884 <HAL_GPIO_Init+0x300>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	43db      	mvns	r3, r3
 800182e:	69ba      	ldr	r2, [r7, #24]
 8001830:	4013      	ands	r3, r2
 8001832:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d003      	beq.n	8001848 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	4313      	orrs	r3, r2
 8001846:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001848:	4a0e      	ldr	r2, [pc, #56]	; (8001884 <HAL_GPIO_Init+0x300>)
 800184a:	69bb      	ldr	r3, [r7, #24]
 800184c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	3301      	adds	r3, #1
 8001852:	61fb      	str	r3, [r7, #28]
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	2b0f      	cmp	r3, #15
 8001858:	f67f aea2 	bls.w	80015a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800185c:	bf00      	nop
 800185e:	3724      	adds	r7, #36	; 0x24
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	40023800 	.word	0x40023800
 800186c:	40013800 	.word	0x40013800
 8001870:	40020000 	.word	0x40020000
 8001874:	40020400 	.word	0x40020400
 8001878:	40020800 	.word	0x40020800
 800187c:	40020c00 	.word	0x40020c00
 8001880:	40021000 	.word	0x40021000
 8001884:	40013c00 	.word	0x40013c00

08001888 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	460b      	mov	r3, r1
 8001892:	807b      	strh	r3, [r7, #2]
 8001894:	4613      	mov	r3, r2
 8001896:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001898:	787b      	ldrb	r3, [r7, #1]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d003      	beq.n	80018a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800189e:	887a      	ldrh	r2, [r7, #2]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80018a4:	e003      	b.n	80018ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80018a6:	887b      	ldrh	r3, [r7, #2]
 80018a8:	041a      	lsls	r2, r3, #16
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	619a      	str	r2, [r3, #24]
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
	...

080018bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d101      	bne.n	80018ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e25b      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d075      	beq.n	80019c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80018da:	4ba3      	ldr	r3, [pc, #652]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 030c 	and.w	r3, r3, #12
 80018e2:	2b04      	cmp	r3, #4
 80018e4:	d00c      	beq.n	8001900 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018e6:	4ba0      	ldr	r3, [pc, #640]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80018ee:	2b08      	cmp	r3, #8
 80018f0:	d112      	bne.n	8001918 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018f2:	4b9d      	ldr	r3, [pc, #628]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018fe:	d10b      	bne.n	8001918 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001900:	4b99      	ldr	r3, [pc, #612]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d05b      	beq.n	80019c4 <HAL_RCC_OscConfig+0x108>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d157      	bne.n	80019c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e236      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001920:	d106      	bne.n	8001930 <HAL_RCC_OscConfig+0x74>
 8001922:	4b91      	ldr	r3, [pc, #580]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a90      	ldr	r2, [pc, #576]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800192c:	6013      	str	r3, [r2, #0]
 800192e:	e01d      	b.n	800196c <HAL_RCC_OscConfig+0xb0>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001938:	d10c      	bne.n	8001954 <HAL_RCC_OscConfig+0x98>
 800193a:	4b8b      	ldr	r3, [pc, #556]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a8a      	ldr	r2, [pc, #552]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001940:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001944:	6013      	str	r3, [r2, #0]
 8001946:	4b88      	ldr	r3, [pc, #544]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a87      	ldr	r2, [pc, #540]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 800194c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001950:	6013      	str	r3, [r2, #0]
 8001952:	e00b      	b.n	800196c <HAL_RCC_OscConfig+0xb0>
 8001954:	4b84      	ldr	r3, [pc, #528]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a83      	ldr	r2, [pc, #524]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 800195a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800195e:	6013      	str	r3, [r2, #0]
 8001960:	4b81      	ldr	r3, [pc, #516]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a80      	ldr	r2, [pc, #512]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001966:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800196a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d013      	beq.n	800199c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001974:	f7ff fca4 	bl	80012c0 <HAL_GetTick>
 8001978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800197a:	e008      	b.n	800198e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800197c:	f7ff fca0 	bl	80012c0 <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	2b64      	cmp	r3, #100	; 0x64
 8001988:	d901      	bls.n	800198e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e1fb      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800198e:	4b76      	ldr	r3, [pc, #472]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d0f0      	beq.n	800197c <HAL_RCC_OscConfig+0xc0>
 800199a:	e014      	b.n	80019c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199c:	f7ff fc90 	bl	80012c0 <HAL_GetTick>
 80019a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019a2:	e008      	b.n	80019b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019a4:	f7ff fc8c 	bl	80012c0 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b64      	cmp	r3, #100	; 0x64
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e1e7      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019b6:	4b6c      	ldr	r3, [pc, #432]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1f0      	bne.n	80019a4 <HAL_RCC_OscConfig+0xe8>
 80019c2:	e000      	b.n	80019c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d063      	beq.n	8001a9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80019d2:	4b65      	ldr	r3, [pc, #404]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	f003 030c 	and.w	r3, r3, #12
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d00b      	beq.n	80019f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019de:	4b62      	ldr	r3, [pc, #392]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80019e6:	2b08      	cmp	r3, #8
 80019e8:	d11c      	bne.n	8001a24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019ea:	4b5f      	ldr	r3, [pc, #380]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d116      	bne.n	8001a24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019f6:	4b5c      	ldr	r3, [pc, #368]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d005      	beq.n	8001a0e <HAL_RCC_OscConfig+0x152>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	68db      	ldr	r3, [r3, #12]
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d001      	beq.n	8001a0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e1bb      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a0e:	4b56      	ldr	r3, [pc, #344]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	4952      	ldr	r1, [pc, #328]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a22:	e03a      	b.n	8001a9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d020      	beq.n	8001a6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a2c:	4b4f      	ldr	r3, [pc, #316]	; (8001b6c <HAL_RCC_OscConfig+0x2b0>)
 8001a2e:	2201      	movs	r2, #1
 8001a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a32:	f7ff fc45 	bl	80012c0 <HAL_GetTick>
 8001a36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a38:	e008      	b.n	8001a4c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a3a:	f7ff fc41 	bl	80012c0 <HAL_GetTick>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d901      	bls.n	8001a4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	e19c      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a4c:	4b46      	ldr	r3, [pc, #280]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0302 	and.w	r3, r3, #2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d0f0      	beq.n	8001a3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a58:	4b43      	ldr	r3, [pc, #268]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	691b      	ldr	r3, [r3, #16]
 8001a64:	00db      	lsls	r3, r3, #3
 8001a66:	4940      	ldr	r1, [pc, #256]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	600b      	str	r3, [r1, #0]
 8001a6c:	e015      	b.n	8001a9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a6e:	4b3f      	ldr	r3, [pc, #252]	; (8001b6c <HAL_RCC_OscConfig+0x2b0>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a74:	f7ff fc24 	bl	80012c0 <HAL_GetTick>
 8001a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a7a:	e008      	b.n	8001a8e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a7c:	f7ff fc20 	bl	80012c0 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e17b      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a8e:	4b36      	ldr	r3, [pc, #216]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d1f0      	bne.n	8001a7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0308 	and.w	r3, r3, #8
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d030      	beq.n	8001b08 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d016      	beq.n	8001adc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001aae:	4b30      	ldr	r3, [pc, #192]	; (8001b70 <HAL_RCC_OscConfig+0x2b4>)
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ab4:	f7ff fc04 	bl	80012c0 <HAL_GetTick>
 8001ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aba:	e008      	b.n	8001ace <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001abc:	f7ff fc00 	bl	80012c0 <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d901      	bls.n	8001ace <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001aca:	2303      	movs	r3, #3
 8001acc:	e15b      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ace:	4b26      	ldr	r3, [pc, #152]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001ad0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d0f0      	beq.n	8001abc <HAL_RCC_OscConfig+0x200>
 8001ada:	e015      	b.n	8001b08 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001adc:	4b24      	ldr	r3, [pc, #144]	; (8001b70 <HAL_RCC_OscConfig+0x2b4>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae2:	f7ff fbed 	bl	80012c0 <HAL_GetTick>
 8001ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ae8:	e008      	b.n	8001afc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001aea:	f7ff fbe9 	bl	80012c0 <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e144      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001afc:	4b1a      	ldr	r3, [pc, #104]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001afe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1f0      	bne.n	8001aea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	f000 80a0 	beq.w	8001c56 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b16:	2300      	movs	r3, #0
 8001b18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b1a:	4b13      	ldr	r3, [pc, #76]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d10f      	bne.n	8001b46 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	60bb      	str	r3, [r7, #8]
 8001b2a:	4b0f      	ldr	r3, [pc, #60]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2e:	4a0e      	ldr	r2, [pc, #56]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b34:	6413      	str	r3, [r2, #64]	; 0x40
 8001b36:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <HAL_RCC_OscConfig+0x2ac>)
 8001b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b42:	2301      	movs	r3, #1
 8001b44:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b46:	4b0b      	ldr	r3, [pc, #44]	; (8001b74 <HAL_RCC_OscConfig+0x2b8>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d121      	bne.n	8001b96 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b52:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <HAL_RCC_OscConfig+0x2b8>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a07      	ldr	r2, [pc, #28]	; (8001b74 <HAL_RCC_OscConfig+0x2b8>)
 8001b58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b5e:	f7ff fbaf 	bl	80012c0 <HAL_GetTick>
 8001b62:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b64:	e011      	b.n	8001b8a <HAL_RCC_OscConfig+0x2ce>
 8001b66:	bf00      	nop
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	42470000 	.word	0x42470000
 8001b70:	42470e80 	.word	0x42470e80
 8001b74:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b78:	f7ff fba2 	bl	80012c0 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e0fd      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b8a:	4b81      	ldr	r3, [pc, #516]	; (8001d90 <HAL_RCC_OscConfig+0x4d4>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d0f0      	beq.n	8001b78 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d106      	bne.n	8001bac <HAL_RCC_OscConfig+0x2f0>
 8001b9e:	4b7d      	ldr	r3, [pc, #500]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ba2:	4a7c      	ldr	r2, [pc, #496]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001ba4:	f043 0301 	orr.w	r3, r3, #1
 8001ba8:	6713      	str	r3, [r2, #112]	; 0x70
 8001baa:	e01c      	b.n	8001be6 <HAL_RCC_OscConfig+0x32a>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	2b05      	cmp	r3, #5
 8001bb2:	d10c      	bne.n	8001bce <HAL_RCC_OscConfig+0x312>
 8001bb4:	4b77      	ldr	r3, [pc, #476]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bb8:	4a76      	ldr	r2, [pc, #472]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001bba:	f043 0304 	orr.w	r3, r3, #4
 8001bbe:	6713      	str	r3, [r2, #112]	; 0x70
 8001bc0:	4b74      	ldr	r3, [pc, #464]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001bc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bc4:	4a73      	ldr	r2, [pc, #460]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001bc6:	f043 0301 	orr.w	r3, r3, #1
 8001bca:	6713      	str	r3, [r2, #112]	; 0x70
 8001bcc:	e00b      	b.n	8001be6 <HAL_RCC_OscConfig+0x32a>
 8001bce:	4b71      	ldr	r3, [pc, #452]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001bd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bd2:	4a70      	ldr	r2, [pc, #448]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001bd4:	f023 0301 	bic.w	r3, r3, #1
 8001bd8:	6713      	str	r3, [r2, #112]	; 0x70
 8001bda:	4b6e      	ldr	r3, [pc, #440]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001bdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bde:	4a6d      	ldr	r2, [pc, #436]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001be0:	f023 0304 	bic.w	r3, r3, #4
 8001be4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d015      	beq.n	8001c1a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bee:	f7ff fb67 	bl	80012c0 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bf4:	e00a      	b.n	8001c0c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bf6:	f7ff fb63 	bl	80012c0 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d901      	bls.n	8001c0c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e0bc      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c0c:	4b61      	ldr	r3, [pc, #388]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001c0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d0ee      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x33a>
 8001c18:	e014      	b.n	8001c44 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c1a:	f7ff fb51 	bl	80012c0 <HAL_GetTick>
 8001c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c20:	e00a      	b.n	8001c38 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c22:	f7ff fb4d 	bl	80012c0 <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e0a6      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c38:	4b56      	ldr	r3, [pc, #344]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001c3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c3c:	f003 0302 	and.w	r3, r3, #2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1ee      	bne.n	8001c22 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c44:	7dfb      	ldrb	r3, [r7, #23]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d105      	bne.n	8001c56 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c4a:	4b52      	ldr	r3, [pc, #328]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4e:	4a51      	ldr	r2, [pc, #324]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001c50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c54:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	f000 8092 	beq.w	8001d84 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c60:	4b4c      	ldr	r3, [pc, #304]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	f003 030c 	and.w	r3, r3, #12
 8001c68:	2b08      	cmp	r3, #8
 8001c6a:	d05c      	beq.n	8001d26 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d141      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c74:	4b48      	ldr	r3, [pc, #288]	; (8001d98 <HAL_RCC_OscConfig+0x4dc>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c7a:	f7ff fb21 	bl	80012c0 <HAL_GetTick>
 8001c7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c80:	e008      	b.n	8001c94 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c82:	f7ff fb1d 	bl	80012c0 <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d901      	bls.n	8001c94 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e078      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c94:	4b3f      	ldr	r3, [pc, #252]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d1f0      	bne.n	8001c82 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	69da      	ldr	r2, [r3, #28]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a1b      	ldr	r3, [r3, #32]
 8001ca8:	431a      	orrs	r2, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cae:	019b      	lsls	r3, r3, #6
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb6:	085b      	lsrs	r3, r3, #1
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	041b      	lsls	r3, r3, #16
 8001cbc:	431a      	orrs	r2, r3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc2:	061b      	lsls	r3, r3, #24
 8001cc4:	4933      	ldr	r1, [pc, #204]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cca:	4b33      	ldr	r3, [pc, #204]	; (8001d98 <HAL_RCC_OscConfig+0x4dc>)
 8001ccc:	2201      	movs	r2, #1
 8001cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd0:	f7ff faf6 	bl	80012c0 <HAL_GetTick>
 8001cd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cd6:	e008      	b.n	8001cea <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cd8:	f7ff faf2 	bl	80012c0 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e04d      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cea:	4b2a      	ldr	r3, [pc, #168]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d0f0      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x41c>
 8001cf6:	e045      	b.n	8001d84 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cf8:	4b27      	ldr	r3, [pc, #156]	; (8001d98 <HAL_RCC_OscConfig+0x4dc>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cfe:	f7ff fadf 	bl	80012c0 <HAL_GetTick>
 8001d02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d04:	e008      	b.n	8001d18 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d06:	f7ff fadb 	bl	80012c0 <HAL_GetTick>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d901      	bls.n	8001d18 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e036      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d18:	4b1e      	ldr	r3, [pc, #120]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d1f0      	bne.n	8001d06 <HAL_RCC_OscConfig+0x44a>
 8001d24:	e02e      	b.n	8001d84 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d101      	bne.n	8001d32 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e029      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d32:	4b18      	ldr	r3, [pc, #96]	; (8001d94 <HAL_RCC_OscConfig+0x4d8>)
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d11c      	bne.n	8001d80 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d115      	bne.n	8001d80 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d10d      	bne.n	8001d80 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d106      	bne.n	8001d80 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d001      	beq.n	8001d84 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e000      	b.n	8001d86 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40007000 	.word	0x40007000
 8001d94:	40023800 	.word	0x40023800
 8001d98:	42470060 	.word	0x42470060

08001d9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d101      	bne.n	8001db0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e0cc      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001db0:	4b68      	ldr	r3, [pc, #416]	; (8001f54 <HAL_RCC_ClockConfig+0x1b8>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 030f 	and.w	r3, r3, #15
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d90c      	bls.n	8001dd8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dbe:	4b65      	ldr	r3, [pc, #404]	; (8001f54 <HAL_RCC_ClockConfig+0x1b8>)
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	b2d2      	uxtb	r2, r2
 8001dc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dc6:	4b63      	ldr	r3, [pc, #396]	; (8001f54 <HAL_RCC_ClockConfig+0x1b8>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	683a      	ldr	r2, [r7, #0]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d001      	beq.n	8001dd8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e0b8      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0302 	and.w	r3, r3, #2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d020      	beq.n	8001e26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0304 	and.w	r3, r3, #4
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d005      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001df0:	4b59      	ldr	r3, [pc, #356]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	4a58      	ldr	r2, [pc, #352]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001df6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001dfa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0308 	and.w	r3, r3, #8
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d005      	beq.n	8001e14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e08:	4b53      	ldr	r3, [pc, #332]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	4a52      	ldr	r2, [pc, #328]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e14:	4b50      	ldr	r3, [pc, #320]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	494d      	ldr	r1, [pc, #308]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001e22:	4313      	orrs	r3, r2
 8001e24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d044      	beq.n	8001ebc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d107      	bne.n	8001e4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e3a:	4b47      	ldr	r3, [pc, #284]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d119      	bne.n	8001e7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e07f      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d003      	beq.n	8001e5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e56:	2b03      	cmp	r3, #3
 8001e58:	d107      	bne.n	8001e6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e5a:	4b3f      	ldr	r3, [pc, #252]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d109      	bne.n	8001e7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e06f      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e6a:	4b3b      	ldr	r3, [pc, #236]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0302 	and.w	r3, r3, #2
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d101      	bne.n	8001e7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e067      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e7a:	4b37      	ldr	r3, [pc, #220]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f023 0203 	bic.w	r2, r3, #3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	4934      	ldr	r1, [pc, #208]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e8c:	f7ff fa18 	bl	80012c0 <HAL_GetTick>
 8001e90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e92:	e00a      	b.n	8001eaa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e94:	f7ff fa14 	bl	80012c0 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e04f      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eaa:	4b2b      	ldr	r3, [pc, #172]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	f003 020c 	and.w	r2, r3, #12
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d1eb      	bne.n	8001e94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ebc:	4b25      	ldr	r3, [pc, #148]	; (8001f54 <HAL_RCC_ClockConfig+0x1b8>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 030f 	and.w	r3, r3, #15
 8001ec4:	683a      	ldr	r2, [r7, #0]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d20c      	bcs.n	8001ee4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eca:	4b22      	ldr	r3, [pc, #136]	; (8001f54 <HAL_RCC_ClockConfig+0x1b8>)
 8001ecc:	683a      	ldr	r2, [r7, #0]
 8001ece:	b2d2      	uxtb	r2, r2
 8001ed0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ed2:	4b20      	ldr	r3, [pc, #128]	; (8001f54 <HAL_RCC_ClockConfig+0x1b8>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 030f 	and.w	r3, r3, #15
 8001eda:	683a      	ldr	r2, [r7, #0]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d001      	beq.n	8001ee4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e032      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0304 	and.w	r3, r3, #4
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d008      	beq.n	8001f02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ef0:	4b19      	ldr	r3, [pc, #100]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	4916      	ldr	r1, [pc, #88]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001efe:	4313      	orrs	r3, r2
 8001f00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0308 	and.w	r3, r3, #8
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d009      	beq.n	8001f22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f0e:	4b12      	ldr	r3, [pc, #72]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	00db      	lsls	r3, r3, #3
 8001f1c:	490e      	ldr	r1, [pc, #56]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f22:	f000 f821 	bl	8001f68 <HAL_RCC_GetSysClockFreq>
 8001f26:	4601      	mov	r1, r0
 8001f28:	4b0b      	ldr	r3, [pc, #44]	; (8001f58 <HAL_RCC_ClockConfig+0x1bc>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	091b      	lsrs	r3, r3, #4
 8001f2e:	f003 030f 	and.w	r3, r3, #15
 8001f32:	4a0a      	ldr	r2, [pc, #40]	; (8001f5c <HAL_RCC_ClockConfig+0x1c0>)
 8001f34:	5cd3      	ldrb	r3, [r2, r3]
 8001f36:	fa21 f303 	lsr.w	r3, r1, r3
 8001f3a:	4a09      	ldr	r2, [pc, #36]	; (8001f60 <HAL_RCC_ClockConfig+0x1c4>)
 8001f3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001f3e:	4b09      	ldr	r3, [pc, #36]	; (8001f64 <HAL_RCC_ClockConfig+0x1c8>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff f978 	bl	8001238 <HAL_InitTick>

  return HAL_OK;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3710      	adds	r7, #16
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	40023c00 	.word	0x40023c00
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	08003488 	.word	0x08003488
 8001f60:	20000000 	.word	0x20000000
 8001f64:	20000004 	.word	0x20000004

08001f68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	2300      	movs	r3, #0
 8001f78:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f7e:	4b63      	ldr	r3, [pc, #396]	; (800210c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f003 030c 	and.w	r3, r3, #12
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	d007      	beq.n	8001f9a <HAL_RCC_GetSysClockFreq+0x32>
 8001f8a:	2b08      	cmp	r3, #8
 8001f8c:	d008      	beq.n	8001fa0 <HAL_RCC_GetSysClockFreq+0x38>
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f040 80b4 	bne.w	80020fc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f94:	4b5e      	ldr	r3, [pc, #376]	; (8002110 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001f96:	60bb      	str	r3, [r7, #8]
       break;
 8001f98:	e0b3      	b.n	8002102 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f9a:	4b5e      	ldr	r3, [pc, #376]	; (8002114 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001f9c:	60bb      	str	r3, [r7, #8]
      break;
 8001f9e:	e0b0      	b.n	8002102 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001fa0:	4b5a      	ldr	r3, [pc, #360]	; (800210c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001fa8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001faa:	4b58      	ldr	r3, [pc, #352]	; (800210c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d04a      	beq.n	800204c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fb6:	4b55      	ldr	r3, [pc, #340]	; (800210c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	099b      	lsrs	r3, r3, #6
 8001fbc:	f04f 0400 	mov.w	r4, #0
 8001fc0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001fc4:	f04f 0200 	mov.w	r2, #0
 8001fc8:	ea03 0501 	and.w	r5, r3, r1
 8001fcc:	ea04 0602 	and.w	r6, r4, r2
 8001fd0:	4629      	mov	r1, r5
 8001fd2:	4632      	mov	r2, r6
 8001fd4:	f04f 0300 	mov.w	r3, #0
 8001fd8:	f04f 0400 	mov.w	r4, #0
 8001fdc:	0154      	lsls	r4, r2, #5
 8001fde:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001fe2:	014b      	lsls	r3, r1, #5
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4622      	mov	r2, r4
 8001fe8:	1b49      	subs	r1, r1, r5
 8001fea:	eb62 0206 	sbc.w	r2, r2, r6
 8001fee:	f04f 0300 	mov.w	r3, #0
 8001ff2:	f04f 0400 	mov.w	r4, #0
 8001ff6:	0194      	lsls	r4, r2, #6
 8001ff8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001ffc:	018b      	lsls	r3, r1, #6
 8001ffe:	1a5b      	subs	r3, r3, r1
 8002000:	eb64 0402 	sbc.w	r4, r4, r2
 8002004:	f04f 0100 	mov.w	r1, #0
 8002008:	f04f 0200 	mov.w	r2, #0
 800200c:	00e2      	lsls	r2, r4, #3
 800200e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002012:	00d9      	lsls	r1, r3, #3
 8002014:	460b      	mov	r3, r1
 8002016:	4614      	mov	r4, r2
 8002018:	195b      	adds	r3, r3, r5
 800201a:	eb44 0406 	adc.w	r4, r4, r6
 800201e:	f04f 0100 	mov.w	r1, #0
 8002022:	f04f 0200 	mov.w	r2, #0
 8002026:	0262      	lsls	r2, r4, #9
 8002028:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800202c:	0259      	lsls	r1, r3, #9
 800202e:	460b      	mov	r3, r1
 8002030:	4614      	mov	r4, r2
 8002032:	4618      	mov	r0, r3
 8002034:	4621      	mov	r1, r4
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f04f 0400 	mov.w	r4, #0
 800203c:	461a      	mov	r2, r3
 800203e:	4623      	mov	r3, r4
 8002040:	f7fe f8ca 	bl	80001d8 <__aeabi_uldivmod>
 8002044:	4603      	mov	r3, r0
 8002046:	460c      	mov	r4, r1
 8002048:	60fb      	str	r3, [r7, #12]
 800204a:	e049      	b.n	80020e0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800204c:	4b2f      	ldr	r3, [pc, #188]	; (800210c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	099b      	lsrs	r3, r3, #6
 8002052:	f04f 0400 	mov.w	r4, #0
 8002056:	f240 11ff 	movw	r1, #511	; 0x1ff
 800205a:	f04f 0200 	mov.w	r2, #0
 800205e:	ea03 0501 	and.w	r5, r3, r1
 8002062:	ea04 0602 	and.w	r6, r4, r2
 8002066:	4629      	mov	r1, r5
 8002068:	4632      	mov	r2, r6
 800206a:	f04f 0300 	mov.w	r3, #0
 800206e:	f04f 0400 	mov.w	r4, #0
 8002072:	0154      	lsls	r4, r2, #5
 8002074:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002078:	014b      	lsls	r3, r1, #5
 800207a:	4619      	mov	r1, r3
 800207c:	4622      	mov	r2, r4
 800207e:	1b49      	subs	r1, r1, r5
 8002080:	eb62 0206 	sbc.w	r2, r2, r6
 8002084:	f04f 0300 	mov.w	r3, #0
 8002088:	f04f 0400 	mov.w	r4, #0
 800208c:	0194      	lsls	r4, r2, #6
 800208e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002092:	018b      	lsls	r3, r1, #6
 8002094:	1a5b      	subs	r3, r3, r1
 8002096:	eb64 0402 	sbc.w	r4, r4, r2
 800209a:	f04f 0100 	mov.w	r1, #0
 800209e:	f04f 0200 	mov.w	r2, #0
 80020a2:	00e2      	lsls	r2, r4, #3
 80020a4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80020a8:	00d9      	lsls	r1, r3, #3
 80020aa:	460b      	mov	r3, r1
 80020ac:	4614      	mov	r4, r2
 80020ae:	195b      	adds	r3, r3, r5
 80020b0:	eb44 0406 	adc.w	r4, r4, r6
 80020b4:	f04f 0100 	mov.w	r1, #0
 80020b8:	f04f 0200 	mov.w	r2, #0
 80020bc:	02a2      	lsls	r2, r4, #10
 80020be:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80020c2:	0299      	lsls	r1, r3, #10
 80020c4:	460b      	mov	r3, r1
 80020c6:	4614      	mov	r4, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	4621      	mov	r1, r4
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f04f 0400 	mov.w	r4, #0
 80020d2:	461a      	mov	r2, r3
 80020d4:	4623      	mov	r3, r4
 80020d6:	f7fe f87f 	bl	80001d8 <__aeabi_uldivmod>
 80020da:	4603      	mov	r3, r0
 80020dc:	460c      	mov	r4, r1
 80020de:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80020e0:	4b0a      	ldr	r3, [pc, #40]	; (800210c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	0c1b      	lsrs	r3, r3, #16
 80020e6:	f003 0303 	and.w	r3, r3, #3
 80020ea:	3301      	adds	r3, #1
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f8:	60bb      	str	r3, [r7, #8]
      break;
 80020fa:	e002      	b.n	8002102 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020fc:	4b04      	ldr	r3, [pc, #16]	; (8002110 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80020fe:	60bb      	str	r3, [r7, #8]
      break;
 8002100:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002102:	68bb      	ldr	r3, [r7, #8]
}
 8002104:	4618      	mov	r0, r3
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800210c:	40023800 	.word	0x40023800
 8002110:	00f42400 	.word	0x00f42400
 8002114:	007a1200 	.word	0x007a1200

08002118 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800211c:	4b03      	ldr	r3, [pc, #12]	; (800212c <HAL_RCC_GetHCLKFreq+0x14>)
 800211e:	681b      	ldr	r3, [r3, #0]
}
 8002120:	4618      	mov	r0, r3
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	20000000 	.word	0x20000000

08002130 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002134:	f7ff fff0 	bl	8002118 <HAL_RCC_GetHCLKFreq>
 8002138:	4601      	mov	r1, r0
 800213a:	4b05      	ldr	r3, [pc, #20]	; (8002150 <HAL_RCC_GetPCLK1Freq+0x20>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	0a9b      	lsrs	r3, r3, #10
 8002140:	f003 0307 	and.w	r3, r3, #7
 8002144:	4a03      	ldr	r2, [pc, #12]	; (8002154 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002146:	5cd3      	ldrb	r3, [r2, r3]
 8002148:	fa21 f303 	lsr.w	r3, r1, r3
}
 800214c:	4618      	mov	r0, r3
 800214e:	bd80      	pop	{r7, pc}
 8002150:	40023800 	.word	0x40023800
 8002154:	08003498 	.word	0x08003498

08002158 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800215c:	f7ff ffdc 	bl	8002118 <HAL_RCC_GetHCLKFreq>
 8002160:	4601      	mov	r1, r0
 8002162:	4b05      	ldr	r3, [pc, #20]	; (8002178 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	0b5b      	lsrs	r3, r3, #13
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	4a03      	ldr	r2, [pc, #12]	; (800217c <HAL_RCC_GetPCLK2Freq+0x24>)
 800216e:	5cd3      	ldrb	r3, [r2, r3]
 8002170:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002174:	4618      	mov	r0, r3
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40023800 	.word	0x40023800
 800217c:	08003498 	.word	0x08003498

08002180 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d101      	bne.n	8002192 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e03f      	b.n	8002212 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b00      	cmp	r3, #0
 800219c:	d106      	bne.n	80021ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7fe ff30 	bl	800100c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2224      	movs	r2, #36	; 0x24
 80021b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 fc3d 	bl	8002a44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	691a      	ldr	r2, [r3, #16]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80021d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	695a      	ldr	r2, [r3, #20]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80021e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	68da      	ldr	r2, [r3, #12]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80021f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2220      	movs	r2, #32
 8002204:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2220      	movs	r2, #32
 800220c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b088      	sub	sp, #32
 800221e:	af02      	add	r7, sp, #8
 8002220:	60f8      	str	r0, [r7, #12]
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	603b      	str	r3, [r7, #0]
 8002226:	4613      	mov	r3, r2
 8002228:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b20      	cmp	r3, #32
 8002238:	f040 8083 	bne.w	8002342 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d002      	beq.n	8002248 <HAL_UART_Transmit+0x2e>
 8002242:	88fb      	ldrh	r3, [r7, #6]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d101      	bne.n	800224c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e07b      	b.n	8002344 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002252:	2b01      	cmp	r3, #1
 8002254:	d101      	bne.n	800225a <HAL_UART_Transmit+0x40>
 8002256:	2302      	movs	r3, #2
 8002258:	e074      	b.n	8002344 <HAL_UART_Transmit+0x12a>
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2201      	movs	r2, #1
 800225e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2200      	movs	r2, #0
 8002266:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2221      	movs	r2, #33	; 0x21
 800226c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002270:	f7ff f826 	bl	80012c0 <HAL_GetTick>
 8002274:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	88fa      	ldrh	r2, [r7, #6]
 800227a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	88fa      	ldrh	r2, [r7, #6]
 8002280:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800228a:	e042      	b.n	8002312 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002290:	b29b      	uxth	r3, r3
 8002292:	3b01      	subs	r3, #1
 8002294:	b29a      	uxth	r2, r3
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022a2:	d122      	bne.n	80022ea <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	2200      	movs	r2, #0
 80022ac:	2180      	movs	r1, #128	; 0x80
 80022ae:	68f8      	ldr	r0, [r7, #12]
 80022b0:	f000 fa5c 	bl	800276c <UART_WaitOnFlagUntilTimeout>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e042      	b.n	8002344 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	881b      	ldrh	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022d0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	691b      	ldr	r3, [r3, #16]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d103      	bne.n	80022e2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	3302      	adds	r3, #2
 80022de:	60bb      	str	r3, [r7, #8]
 80022e0:	e017      	b.n	8002312 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	3301      	adds	r3, #1
 80022e6:	60bb      	str	r3, [r7, #8]
 80022e8:	e013      	b.n	8002312 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	9300      	str	r3, [sp, #0]
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	2200      	movs	r2, #0
 80022f2:	2180      	movs	r1, #128	; 0x80
 80022f4:	68f8      	ldr	r0, [r7, #12]
 80022f6:	f000 fa39 	bl	800276c <UART_WaitOnFlagUntilTimeout>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e01f      	b.n	8002344 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	1c5a      	adds	r2, r3, #1
 8002308:	60ba      	str	r2, [r7, #8]
 800230a:	781a      	ldrb	r2, [r3, #0]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002316:	b29b      	uxth	r3, r3
 8002318:	2b00      	cmp	r3, #0
 800231a:	d1b7      	bne.n	800228c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	9300      	str	r3, [sp, #0]
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	2200      	movs	r2, #0
 8002324:	2140      	movs	r1, #64	; 0x40
 8002326:	68f8      	ldr	r0, [r7, #12]
 8002328:	f000 fa20 	bl	800276c <UART_WaitOnFlagUntilTimeout>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e006      	b.n	8002344 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2220      	movs	r2, #32
 800233a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800233e:	2300      	movs	r3, #0
 8002340:	e000      	b.n	8002344 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002342:	2302      	movs	r3, #2
  }
}
 8002344:	4618      	mov	r0, r3
 8002346:	3718      	adds	r7, #24
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b088      	sub	sp, #32
 8002350:	af02      	add	r7, sp, #8
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	603b      	str	r3, [r7, #0]
 8002358:	4613      	mov	r3, r2
 800235a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800235c:	2300      	movs	r3, #0
 800235e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002366:	b2db      	uxtb	r3, r3
 8002368:	2b20      	cmp	r3, #32
 800236a:	f040 8090 	bne.w	800248e <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d002      	beq.n	800237a <HAL_UART_Receive+0x2e>
 8002374:	88fb      	ldrh	r3, [r7, #6]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e088      	b.n	8002490 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002384:	2b01      	cmp	r3, #1
 8002386:	d101      	bne.n	800238c <HAL_UART_Receive+0x40>
 8002388:	2302      	movs	r3, #2
 800238a:	e081      	b.n	8002490 <HAL_UART_Receive+0x144>
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2200      	movs	r2, #0
 8002398:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2222      	movs	r2, #34	; 0x22
 800239e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80023a2:	f7fe ff8d 	bl	80012c0 <HAL_GetTick>
 80023a6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	88fa      	ldrh	r2, [r7, #6]
 80023ac:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	88fa      	ldrh	r2, [r7, #6]
 80023b2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80023bc:	e05c      	b.n	8002478 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	3b01      	subs	r3, #1
 80023c6:	b29a      	uxth	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023d4:	d12b      	bne.n	800242e <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	2200      	movs	r2, #0
 80023de:	2120      	movs	r1, #32
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f000 f9c3 	bl	800276c <UART_WaitOnFlagUntilTimeout>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e04f      	b.n	8002490 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	691b      	ldr	r3, [r3, #16]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10c      	bne.n	8002416 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	b29b      	uxth	r3, r3
 8002404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002408:	b29a      	uxth	r2, r3
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	3302      	adds	r3, #2
 8002412:	60bb      	str	r3, [r7, #8]
 8002414:	e030      	b.n	8002478 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	b29b      	uxth	r3, r3
 800241e:	b2db      	uxtb	r3, r3
 8002420:	b29a      	uxth	r2, r3
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	3301      	adds	r3, #1
 800242a:	60bb      	str	r3, [r7, #8]
 800242c:	e024      	b.n	8002478 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	9300      	str	r3, [sp, #0]
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	2200      	movs	r2, #0
 8002436:	2120      	movs	r1, #32
 8002438:	68f8      	ldr	r0, [r7, #12]
 800243a:	f000 f997 	bl	800276c <UART_WaitOnFlagUntilTimeout>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e023      	b.n	8002490 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	691b      	ldr	r3, [r3, #16]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d108      	bne.n	8002462 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6859      	ldr	r1, [r3, #4]
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	1c5a      	adds	r2, r3, #1
 800245a:	60ba      	str	r2, [r7, #8]
 800245c:	b2ca      	uxtb	r2, r1
 800245e:	701a      	strb	r2, [r3, #0]
 8002460:	e00a      	b.n	8002478 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	b2da      	uxtb	r2, r3
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	1c59      	adds	r1, r3, #1
 800246e:	60b9      	str	r1, [r7, #8]
 8002470:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002474:	b2d2      	uxtb	r2, r2
 8002476:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800247c:	b29b      	uxth	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d19d      	bne.n	80023be <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2220      	movs	r2, #32
 8002486:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 800248a:	2300      	movs	r3, #0
 800248c:	e000      	b.n	8002490 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 800248e:	2302      	movs	r3, #2
  }
}
 8002490:	4618      	mov	r0, r3
 8002492:	3718      	adds	r7, #24
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	4613      	mov	r3, r2
 80024a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b20      	cmp	r3, #32
 80024b0:	d140      	bne.n	8002534 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d002      	beq.n	80024be <HAL_UART_Receive_IT+0x26>
 80024b8:	88fb      	ldrh	r3, [r7, #6]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e039      	b.n	8002536 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d101      	bne.n	80024d0 <HAL_UART_Receive_IT+0x38>
 80024cc:	2302      	movs	r3, #2
 80024ce:	e032      	b.n	8002536 <HAL_UART_Receive_IT+0x9e>
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	68ba      	ldr	r2, [r7, #8]
 80024dc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	88fa      	ldrh	r2, [r7, #6]
 80024e2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	88fa      	ldrh	r2, [r7, #6]
 80024e8:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2200      	movs	r2, #0
 80024ee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2222      	movs	r2, #34	; 0x22
 80024f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	68da      	ldr	r2, [r3, #12]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800250e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	695a      	ldr	r2, [r3, #20]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f042 0201 	orr.w	r2, r2, #1
 800251e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	68da      	ldr	r2, [r3, #12]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f042 0220 	orr.w	r2, r2, #32
 800252e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002530:	2300      	movs	r3, #0
 8002532:	e000      	b.n	8002536 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002534:	2302      	movs	r3, #2
  }
}
 8002536:	4618      	mov	r0, r3
 8002538:	3714      	adds	r7, #20
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
	...

08002544 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b088      	sub	sp, #32
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	695b      	ldr	r3, [r3, #20]
 8002562:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002564:	2300      	movs	r3, #0
 8002566:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002568:	2300      	movs	r3, #0
 800256a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	f003 030f 	and.w	r3, r3, #15
 8002572:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d10d      	bne.n	8002596 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	f003 0320 	and.w	r3, r3, #32
 8002580:	2b00      	cmp	r3, #0
 8002582:	d008      	beq.n	8002596 <HAL_UART_IRQHandler+0x52>
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	f003 0320 	and.w	r3, r3, #32
 800258a:	2b00      	cmp	r3, #0
 800258c:	d003      	beq.n	8002596 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 f9d6 	bl	8002940 <UART_Receive_IT>
      return;
 8002594:	e0d1      	b.n	800273a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 80b0 	beq.w	80026fe <HAL_UART_IRQHandler+0x1ba>
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d105      	bne.n	80025b4 <HAL_UART_IRQHandler+0x70>
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	f000 80a5 	beq.w	80026fe <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00a      	beq.n	80025d4 <HAL_UART_IRQHandler+0x90>
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d005      	beq.n	80025d4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025cc:	f043 0201 	orr.w	r2, r3, #1
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	f003 0304 	and.w	r3, r3, #4
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d00a      	beq.n	80025f4 <HAL_UART_IRQHandler+0xb0>
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	f003 0301 	and.w	r3, r3, #1
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025ec:	f043 0202 	orr.w	r2, r3, #2
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	f003 0302 	and.w	r3, r3, #2
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d00a      	beq.n	8002614 <HAL_UART_IRQHandler+0xd0>
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	f003 0301 	and.w	r3, r3, #1
 8002604:	2b00      	cmp	r3, #0
 8002606:	d005      	beq.n	8002614 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800260c:	f043 0204 	orr.w	r2, r3, #4
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	f003 0308 	and.w	r3, r3, #8
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00f      	beq.n	800263e <HAL_UART_IRQHandler+0xfa>
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	f003 0320 	and.w	r3, r3, #32
 8002624:	2b00      	cmp	r3, #0
 8002626:	d104      	bne.n	8002632 <HAL_UART_IRQHandler+0xee>
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	2b00      	cmp	r3, #0
 8002630:	d005      	beq.n	800263e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002636:	f043 0208 	orr.w	r2, r3, #8
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002642:	2b00      	cmp	r3, #0
 8002644:	d078      	beq.n	8002738 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	f003 0320 	and.w	r3, r3, #32
 800264c:	2b00      	cmp	r3, #0
 800264e:	d007      	beq.n	8002660 <HAL_UART_IRQHandler+0x11c>
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	f003 0320 	and.w	r3, r3, #32
 8002656:	2b00      	cmp	r3, #0
 8002658:	d002      	beq.n	8002660 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 f970 	bl	8002940 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800266a:	2b40      	cmp	r3, #64	; 0x40
 800266c:	bf0c      	ite	eq
 800266e:	2301      	moveq	r3, #1
 8002670:	2300      	movne	r3, #0
 8002672:	b2db      	uxtb	r3, r3
 8002674:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800267a:	f003 0308 	and.w	r3, r3, #8
 800267e:	2b00      	cmp	r3, #0
 8002680:	d102      	bne.n	8002688 <HAL_UART_IRQHandler+0x144>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d031      	beq.n	80026ec <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f000 f8b9 	bl	8002800 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	695b      	ldr	r3, [r3, #20]
 8002694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002698:	2b40      	cmp	r3, #64	; 0x40
 800269a:	d123      	bne.n	80026e4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	695a      	ldr	r2, [r3, #20]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026aa:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d013      	beq.n	80026dc <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026b8:	4a21      	ldr	r2, [pc, #132]	; (8002740 <HAL_UART_IRQHandler+0x1fc>)
 80026ba:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7fe ff3c 	bl	800153e <HAL_DMA_Abort_IT>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d016      	beq.n	80026fa <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80026d6:	4610      	mov	r0, r2
 80026d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026da:	e00e      	b.n	80026fa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f000 f83b 	bl	8002758 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026e2:	e00a      	b.n	80026fa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 f837 	bl	8002758 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026ea:	e006      	b.n	80026fa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f000 f833 	bl	8002758 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80026f8:	e01e      	b.n	8002738 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026fa:	bf00      	nop
    return;
 80026fc:	e01c      	b.n	8002738 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002704:	2b00      	cmp	r3, #0
 8002706:	d008      	beq.n	800271a <HAL_UART_IRQHandler+0x1d6>
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800270e:	2b00      	cmp	r3, #0
 8002710:	d003      	beq.n	800271a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 f8a6 	bl	8002864 <UART_Transmit_IT>
    return;
 8002718:	e00f      	b.n	800273a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002720:	2b00      	cmp	r3, #0
 8002722:	d00a      	beq.n	800273a <HAL_UART_IRQHandler+0x1f6>
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800272a:	2b00      	cmp	r3, #0
 800272c:	d005      	beq.n	800273a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f8ee 	bl	8002910 <UART_EndTransmit_IT>
    return;
 8002734:	bf00      	nop
 8002736:	e000      	b.n	800273a <HAL_UART_IRQHandler+0x1f6>
    return;
 8002738:	bf00      	nop
  }
}
 800273a:	3720      	adds	r7, #32
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	0800283d 	.word	0x0800283d

08002744 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800274c:	bf00      	nop
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	603b      	str	r3, [r7, #0]
 8002778:	4613      	mov	r3, r2
 800277a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800277c:	e02c      	b.n	80027d8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002784:	d028      	beq.n	80027d8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002786:	69bb      	ldr	r3, [r7, #24]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d007      	beq.n	800279c <UART_WaitOnFlagUntilTimeout+0x30>
 800278c:	f7fe fd98 	bl	80012c0 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	429a      	cmp	r2, r3
 800279a:	d21d      	bcs.n	80027d8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68da      	ldr	r2, [r3, #12]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80027aa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	695a      	ldr	r2, [r3, #20]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f022 0201 	bic.w	r2, r2, #1
 80027ba:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2220      	movs	r2, #32
 80027c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2220      	movs	r2, #32
 80027c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e00f      	b.n	80027f8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	4013      	ands	r3, r2
 80027e2:	68ba      	ldr	r2, [r7, #8]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	bf0c      	ite	eq
 80027e8:	2301      	moveq	r3, #1
 80027ea:	2300      	movne	r3, #0
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	461a      	mov	r2, r3
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d0c3      	beq.n	800277e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3710      	adds	r7, #16
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68da      	ldr	r2, [r3, #12]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002816:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	695a      	ldr	r2, [r3, #20]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0201 	bic.w	r2, r2, #1
 8002826:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2220      	movs	r2, #32
 800282c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002848:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2200      	movs	r2, #0
 8002854:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f7ff ff7e 	bl	8002758 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800285c:	bf00      	nop
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b21      	cmp	r3, #33	; 0x21
 8002876:	d144      	bne.n	8002902 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002880:	d11a      	bne.n	80028b8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a1b      	ldr	r3, [r3, #32]
 8002886:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	881b      	ldrh	r3, [r3, #0]
 800288c:	461a      	mov	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002896:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	691b      	ldr	r3, [r3, #16]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d105      	bne.n	80028ac <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a1b      	ldr	r3, [r3, #32]
 80028a4:	1c9a      	adds	r2, r3, #2
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	621a      	str	r2, [r3, #32]
 80028aa:	e00e      	b.n	80028ca <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	1c5a      	adds	r2, r3, #1
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	621a      	str	r2, [r3, #32]
 80028b6:	e008      	b.n	80028ca <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	1c59      	adds	r1, r3, #1
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	6211      	str	r1, [r2, #32]
 80028c2:	781a      	ldrb	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	3b01      	subs	r3, #1
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	4619      	mov	r1, r3
 80028d8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d10f      	bne.n	80028fe <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68da      	ldr	r2, [r3, #12]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028ec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68da      	ldr	r2, [r3, #12]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80028fc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80028fe:	2300      	movs	r3, #0
 8002900:	e000      	b.n	8002904 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002902:	2302      	movs	r3, #2
  }
}
 8002904:	4618      	mov	r0, r3
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68da      	ldr	r2, [r3, #12]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002926:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2220      	movs	r2, #32
 800292c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f7ff ff07 	bl	8002744 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	3708      	adds	r7, #8
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800294e:	b2db      	uxtb	r3, r3
 8002950:	2b22      	cmp	r3, #34	; 0x22
 8002952:	d171      	bne.n	8002a38 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800295c:	d123      	bne.n	80029a6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002962:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	691b      	ldr	r3, [r3, #16]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10e      	bne.n	800298a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	b29b      	uxth	r3, r3
 8002974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002978:	b29a      	uxth	r2, r3
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002982:	1c9a      	adds	r2, r3, #2
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	629a      	str	r2, [r3, #40]	; 0x28
 8002988:	e029      	b.n	80029de <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	b29b      	uxth	r3, r3
 8002992:	b2db      	uxtb	r3, r3
 8002994:	b29a      	uxth	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800299e:	1c5a      	adds	r2, r3, #1
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	629a      	str	r2, [r3, #40]	; 0x28
 80029a4:	e01b      	b.n	80029de <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10a      	bne.n	80029c4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	6858      	ldr	r0, [r3, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b8:	1c59      	adds	r1, r3, #1
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6291      	str	r1, [r2, #40]	; 0x28
 80029be:	b2c2      	uxtb	r2, r0
 80029c0:	701a      	strb	r2, [r3, #0]
 80029c2:	e00c      	b.n	80029de <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	b2da      	uxtb	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d0:	1c58      	adds	r0, r3, #1
 80029d2:	6879      	ldr	r1, [r7, #4]
 80029d4:	6288      	str	r0, [r1, #40]	; 0x28
 80029d6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80029da:	b2d2      	uxtb	r2, r2
 80029dc:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	3b01      	subs	r3, #1
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	4619      	mov	r1, r3
 80029ec:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d120      	bne.n	8002a34 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	68da      	ldr	r2, [r3, #12]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f022 0220 	bic.w	r2, r2, #32
 8002a00:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	68da      	ldr	r2, [r3, #12]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	695a      	ldr	r2, [r3, #20]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f022 0201 	bic.w	r2, r2, #1
 8002a20:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2220      	movs	r2, #32
 8002a26:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7fe f848 	bl	8000ac0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002a30:	2300      	movs	r3, #0
 8002a32:	e002      	b.n	8002a3a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002a34:	2300      	movs	r3, #0
 8002a36:	e000      	b.n	8002a3a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002a38:	2302      	movs	r3, #2
  }
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
	...

08002a44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a48:	b085      	sub	sp, #20
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	691b      	ldr	r3, [r3, #16]
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	431a      	orrs	r2, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	69db      	ldr	r3, [r3, #28]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002a86:	f023 030c 	bic.w	r3, r3, #12
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	6812      	ldr	r2, [r2, #0]
 8002a8e:	68f9      	ldr	r1, [r7, #12]
 8002a90:	430b      	orrs	r3, r1
 8002a92:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	695b      	ldr	r3, [r3, #20]
 8002a9a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	699a      	ldr	r2, [r3, #24]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ab2:	f040 818b 	bne.w	8002dcc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4ac1      	ldr	r2, [pc, #772]	; (8002dc0 <UART_SetConfig+0x37c>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d005      	beq.n	8002acc <UART_SetConfig+0x88>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4abf      	ldr	r2, [pc, #764]	; (8002dc4 <UART_SetConfig+0x380>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	f040 80bd 	bne.w	8002c46 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002acc:	f7ff fb44 	bl	8002158 <HAL_RCC_GetPCLK2Freq>
 8002ad0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	461d      	mov	r5, r3
 8002ad6:	f04f 0600 	mov.w	r6, #0
 8002ada:	46a8      	mov	r8, r5
 8002adc:	46b1      	mov	r9, r6
 8002ade:	eb18 0308 	adds.w	r3, r8, r8
 8002ae2:	eb49 0409 	adc.w	r4, r9, r9
 8002ae6:	4698      	mov	r8, r3
 8002ae8:	46a1      	mov	r9, r4
 8002aea:	eb18 0805 	adds.w	r8, r8, r5
 8002aee:	eb49 0906 	adc.w	r9, r9, r6
 8002af2:	f04f 0100 	mov.w	r1, #0
 8002af6:	f04f 0200 	mov.w	r2, #0
 8002afa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002afe:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002b02:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002b06:	4688      	mov	r8, r1
 8002b08:	4691      	mov	r9, r2
 8002b0a:	eb18 0005 	adds.w	r0, r8, r5
 8002b0e:	eb49 0106 	adc.w	r1, r9, r6
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	461d      	mov	r5, r3
 8002b18:	f04f 0600 	mov.w	r6, #0
 8002b1c:	196b      	adds	r3, r5, r5
 8002b1e:	eb46 0406 	adc.w	r4, r6, r6
 8002b22:	461a      	mov	r2, r3
 8002b24:	4623      	mov	r3, r4
 8002b26:	f7fd fb57 	bl	80001d8 <__aeabi_uldivmod>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	460c      	mov	r4, r1
 8002b2e:	461a      	mov	r2, r3
 8002b30:	4ba5      	ldr	r3, [pc, #660]	; (8002dc8 <UART_SetConfig+0x384>)
 8002b32:	fba3 2302 	umull	r2, r3, r3, r2
 8002b36:	095b      	lsrs	r3, r3, #5
 8002b38:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	461d      	mov	r5, r3
 8002b40:	f04f 0600 	mov.w	r6, #0
 8002b44:	46a9      	mov	r9, r5
 8002b46:	46b2      	mov	sl, r6
 8002b48:	eb19 0309 	adds.w	r3, r9, r9
 8002b4c:	eb4a 040a 	adc.w	r4, sl, sl
 8002b50:	4699      	mov	r9, r3
 8002b52:	46a2      	mov	sl, r4
 8002b54:	eb19 0905 	adds.w	r9, r9, r5
 8002b58:	eb4a 0a06 	adc.w	sl, sl, r6
 8002b5c:	f04f 0100 	mov.w	r1, #0
 8002b60:	f04f 0200 	mov.w	r2, #0
 8002b64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b68:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002b6c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002b70:	4689      	mov	r9, r1
 8002b72:	4692      	mov	sl, r2
 8002b74:	eb19 0005 	adds.w	r0, r9, r5
 8002b78:	eb4a 0106 	adc.w	r1, sl, r6
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	461d      	mov	r5, r3
 8002b82:	f04f 0600 	mov.w	r6, #0
 8002b86:	196b      	adds	r3, r5, r5
 8002b88:	eb46 0406 	adc.w	r4, r6, r6
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	4623      	mov	r3, r4
 8002b90:	f7fd fb22 	bl	80001d8 <__aeabi_uldivmod>
 8002b94:	4603      	mov	r3, r0
 8002b96:	460c      	mov	r4, r1
 8002b98:	461a      	mov	r2, r3
 8002b9a:	4b8b      	ldr	r3, [pc, #556]	; (8002dc8 <UART_SetConfig+0x384>)
 8002b9c:	fba3 1302 	umull	r1, r3, r3, r2
 8002ba0:	095b      	lsrs	r3, r3, #5
 8002ba2:	2164      	movs	r1, #100	; 0x64
 8002ba4:	fb01 f303 	mul.w	r3, r1, r3
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	3332      	adds	r3, #50	; 0x32
 8002bae:	4a86      	ldr	r2, [pc, #536]	; (8002dc8 <UART_SetConfig+0x384>)
 8002bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb4:	095b      	lsrs	r3, r3, #5
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002bbc:	4498      	add	r8, r3
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	461d      	mov	r5, r3
 8002bc2:	f04f 0600 	mov.w	r6, #0
 8002bc6:	46a9      	mov	r9, r5
 8002bc8:	46b2      	mov	sl, r6
 8002bca:	eb19 0309 	adds.w	r3, r9, r9
 8002bce:	eb4a 040a 	adc.w	r4, sl, sl
 8002bd2:	4699      	mov	r9, r3
 8002bd4:	46a2      	mov	sl, r4
 8002bd6:	eb19 0905 	adds.w	r9, r9, r5
 8002bda:	eb4a 0a06 	adc.w	sl, sl, r6
 8002bde:	f04f 0100 	mov.w	r1, #0
 8002be2:	f04f 0200 	mov.w	r2, #0
 8002be6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002bea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002bee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002bf2:	4689      	mov	r9, r1
 8002bf4:	4692      	mov	sl, r2
 8002bf6:	eb19 0005 	adds.w	r0, r9, r5
 8002bfa:	eb4a 0106 	adc.w	r1, sl, r6
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	461d      	mov	r5, r3
 8002c04:	f04f 0600 	mov.w	r6, #0
 8002c08:	196b      	adds	r3, r5, r5
 8002c0a:	eb46 0406 	adc.w	r4, r6, r6
 8002c0e:	461a      	mov	r2, r3
 8002c10:	4623      	mov	r3, r4
 8002c12:	f7fd fae1 	bl	80001d8 <__aeabi_uldivmod>
 8002c16:	4603      	mov	r3, r0
 8002c18:	460c      	mov	r4, r1
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	4b6a      	ldr	r3, [pc, #424]	; (8002dc8 <UART_SetConfig+0x384>)
 8002c1e:	fba3 1302 	umull	r1, r3, r3, r2
 8002c22:	095b      	lsrs	r3, r3, #5
 8002c24:	2164      	movs	r1, #100	; 0x64
 8002c26:	fb01 f303 	mul.w	r3, r1, r3
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	00db      	lsls	r3, r3, #3
 8002c2e:	3332      	adds	r3, #50	; 0x32
 8002c30:	4a65      	ldr	r2, [pc, #404]	; (8002dc8 <UART_SetConfig+0x384>)
 8002c32:	fba2 2303 	umull	r2, r3, r2, r3
 8002c36:	095b      	lsrs	r3, r3, #5
 8002c38:	f003 0207 	and.w	r2, r3, #7
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4442      	add	r2, r8
 8002c42:	609a      	str	r2, [r3, #8]
 8002c44:	e26f      	b.n	8003126 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c46:	f7ff fa73 	bl	8002130 <HAL_RCC_GetPCLK1Freq>
 8002c4a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	461d      	mov	r5, r3
 8002c50:	f04f 0600 	mov.w	r6, #0
 8002c54:	46a8      	mov	r8, r5
 8002c56:	46b1      	mov	r9, r6
 8002c58:	eb18 0308 	adds.w	r3, r8, r8
 8002c5c:	eb49 0409 	adc.w	r4, r9, r9
 8002c60:	4698      	mov	r8, r3
 8002c62:	46a1      	mov	r9, r4
 8002c64:	eb18 0805 	adds.w	r8, r8, r5
 8002c68:	eb49 0906 	adc.w	r9, r9, r6
 8002c6c:	f04f 0100 	mov.w	r1, #0
 8002c70:	f04f 0200 	mov.w	r2, #0
 8002c74:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002c78:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002c7c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002c80:	4688      	mov	r8, r1
 8002c82:	4691      	mov	r9, r2
 8002c84:	eb18 0005 	adds.w	r0, r8, r5
 8002c88:	eb49 0106 	adc.w	r1, r9, r6
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	461d      	mov	r5, r3
 8002c92:	f04f 0600 	mov.w	r6, #0
 8002c96:	196b      	adds	r3, r5, r5
 8002c98:	eb46 0406 	adc.w	r4, r6, r6
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	4623      	mov	r3, r4
 8002ca0:	f7fd fa9a 	bl	80001d8 <__aeabi_uldivmod>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	460c      	mov	r4, r1
 8002ca8:	461a      	mov	r2, r3
 8002caa:	4b47      	ldr	r3, [pc, #284]	; (8002dc8 <UART_SetConfig+0x384>)
 8002cac:	fba3 2302 	umull	r2, r3, r3, r2
 8002cb0:	095b      	lsrs	r3, r3, #5
 8002cb2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	461d      	mov	r5, r3
 8002cba:	f04f 0600 	mov.w	r6, #0
 8002cbe:	46a9      	mov	r9, r5
 8002cc0:	46b2      	mov	sl, r6
 8002cc2:	eb19 0309 	adds.w	r3, r9, r9
 8002cc6:	eb4a 040a 	adc.w	r4, sl, sl
 8002cca:	4699      	mov	r9, r3
 8002ccc:	46a2      	mov	sl, r4
 8002cce:	eb19 0905 	adds.w	r9, r9, r5
 8002cd2:	eb4a 0a06 	adc.w	sl, sl, r6
 8002cd6:	f04f 0100 	mov.w	r1, #0
 8002cda:	f04f 0200 	mov.w	r2, #0
 8002cde:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ce2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002ce6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002cea:	4689      	mov	r9, r1
 8002cec:	4692      	mov	sl, r2
 8002cee:	eb19 0005 	adds.w	r0, r9, r5
 8002cf2:	eb4a 0106 	adc.w	r1, sl, r6
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	461d      	mov	r5, r3
 8002cfc:	f04f 0600 	mov.w	r6, #0
 8002d00:	196b      	adds	r3, r5, r5
 8002d02:	eb46 0406 	adc.w	r4, r6, r6
 8002d06:	461a      	mov	r2, r3
 8002d08:	4623      	mov	r3, r4
 8002d0a:	f7fd fa65 	bl	80001d8 <__aeabi_uldivmod>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	460c      	mov	r4, r1
 8002d12:	461a      	mov	r2, r3
 8002d14:	4b2c      	ldr	r3, [pc, #176]	; (8002dc8 <UART_SetConfig+0x384>)
 8002d16:	fba3 1302 	umull	r1, r3, r3, r2
 8002d1a:	095b      	lsrs	r3, r3, #5
 8002d1c:	2164      	movs	r1, #100	; 0x64
 8002d1e:	fb01 f303 	mul.w	r3, r1, r3
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	3332      	adds	r3, #50	; 0x32
 8002d28:	4a27      	ldr	r2, [pc, #156]	; (8002dc8 <UART_SetConfig+0x384>)
 8002d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2e:	095b      	lsrs	r3, r3, #5
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002d36:	4498      	add	r8, r3
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	461d      	mov	r5, r3
 8002d3c:	f04f 0600 	mov.w	r6, #0
 8002d40:	46a9      	mov	r9, r5
 8002d42:	46b2      	mov	sl, r6
 8002d44:	eb19 0309 	adds.w	r3, r9, r9
 8002d48:	eb4a 040a 	adc.w	r4, sl, sl
 8002d4c:	4699      	mov	r9, r3
 8002d4e:	46a2      	mov	sl, r4
 8002d50:	eb19 0905 	adds.w	r9, r9, r5
 8002d54:	eb4a 0a06 	adc.w	sl, sl, r6
 8002d58:	f04f 0100 	mov.w	r1, #0
 8002d5c:	f04f 0200 	mov.w	r2, #0
 8002d60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d64:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002d68:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002d6c:	4689      	mov	r9, r1
 8002d6e:	4692      	mov	sl, r2
 8002d70:	eb19 0005 	adds.w	r0, r9, r5
 8002d74:	eb4a 0106 	adc.w	r1, sl, r6
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	461d      	mov	r5, r3
 8002d7e:	f04f 0600 	mov.w	r6, #0
 8002d82:	196b      	adds	r3, r5, r5
 8002d84:	eb46 0406 	adc.w	r4, r6, r6
 8002d88:	461a      	mov	r2, r3
 8002d8a:	4623      	mov	r3, r4
 8002d8c:	f7fd fa24 	bl	80001d8 <__aeabi_uldivmod>
 8002d90:	4603      	mov	r3, r0
 8002d92:	460c      	mov	r4, r1
 8002d94:	461a      	mov	r2, r3
 8002d96:	4b0c      	ldr	r3, [pc, #48]	; (8002dc8 <UART_SetConfig+0x384>)
 8002d98:	fba3 1302 	umull	r1, r3, r3, r2
 8002d9c:	095b      	lsrs	r3, r3, #5
 8002d9e:	2164      	movs	r1, #100	; 0x64
 8002da0:	fb01 f303 	mul.w	r3, r1, r3
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	00db      	lsls	r3, r3, #3
 8002da8:	3332      	adds	r3, #50	; 0x32
 8002daa:	4a07      	ldr	r2, [pc, #28]	; (8002dc8 <UART_SetConfig+0x384>)
 8002dac:	fba2 2303 	umull	r2, r3, r2, r3
 8002db0:	095b      	lsrs	r3, r3, #5
 8002db2:	f003 0207 	and.w	r2, r3, #7
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4442      	add	r2, r8
 8002dbc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002dbe:	e1b2      	b.n	8003126 <UART_SetConfig+0x6e2>
 8002dc0:	40011000 	.word	0x40011000
 8002dc4:	40011400 	.word	0x40011400
 8002dc8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4ad7      	ldr	r2, [pc, #860]	; (8003130 <UART_SetConfig+0x6ec>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d005      	beq.n	8002de2 <UART_SetConfig+0x39e>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4ad6      	ldr	r2, [pc, #856]	; (8003134 <UART_SetConfig+0x6f0>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	f040 80d1 	bne.w	8002f84 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002de2:	f7ff f9b9 	bl	8002158 <HAL_RCC_GetPCLK2Freq>
 8002de6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	469a      	mov	sl, r3
 8002dec:	f04f 0b00 	mov.w	fp, #0
 8002df0:	46d0      	mov	r8, sl
 8002df2:	46d9      	mov	r9, fp
 8002df4:	eb18 0308 	adds.w	r3, r8, r8
 8002df8:	eb49 0409 	adc.w	r4, r9, r9
 8002dfc:	4698      	mov	r8, r3
 8002dfe:	46a1      	mov	r9, r4
 8002e00:	eb18 080a 	adds.w	r8, r8, sl
 8002e04:	eb49 090b 	adc.w	r9, r9, fp
 8002e08:	f04f 0100 	mov.w	r1, #0
 8002e0c:	f04f 0200 	mov.w	r2, #0
 8002e10:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002e14:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002e18:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002e1c:	4688      	mov	r8, r1
 8002e1e:	4691      	mov	r9, r2
 8002e20:	eb1a 0508 	adds.w	r5, sl, r8
 8002e24:	eb4b 0609 	adc.w	r6, fp, r9
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	f04f 0200 	mov.w	r2, #0
 8002e32:	f04f 0300 	mov.w	r3, #0
 8002e36:	f04f 0400 	mov.w	r4, #0
 8002e3a:	0094      	lsls	r4, r2, #2
 8002e3c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002e40:	008b      	lsls	r3, r1, #2
 8002e42:	461a      	mov	r2, r3
 8002e44:	4623      	mov	r3, r4
 8002e46:	4628      	mov	r0, r5
 8002e48:	4631      	mov	r1, r6
 8002e4a:	f7fd f9c5 	bl	80001d8 <__aeabi_uldivmod>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	460c      	mov	r4, r1
 8002e52:	461a      	mov	r2, r3
 8002e54:	4bb8      	ldr	r3, [pc, #736]	; (8003138 <UART_SetConfig+0x6f4>)
 8002e56:	fba3 2302 	umull	r2, r3, r3, r2
 8002e5a:	095b      	lsrs	r3, r3, #5
 8002e5c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	469b      	mov	fp, r3
 8002e64:	f04f 0c00 	mov.w	ip, #0
 8002e68:	46d9      	mov	r9, fp
 8002e6a:	46e2      	mov	sl, ip
 8002e6c:	eb19 0309 	adds.w	r3, r9, r9
 8002e70:	eb4a 040a 	adc.w	r4, sl, sl
 8002e74:	4699      	mov	r9, r3
 8002e76:	46a2      	mov	sl, r4
 8002e78:	eb19 090b 	adds.w	r9, r9, fp
 8002e7c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002e80:	f04f 0100 	mov.w	r1, #0
 8002e84:	f04f 0200 	mov.w	r2, #0
 8002e88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e8c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e90:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e94:	4689      	mov	r9, r1
 8002e96:	4692      	mov	sl, r2
 8002e98:	eb1b 0509 	adds.w	r5, fp, r9
 8002e9c:	eb4c 060a 	adc.w	r6, ip, sl
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	f04f 0200 	mov.w	r2, #0
 8002eaa:	f04f 0300 	mov.w	r3, #0
 8002eae:	f04f 0400 	mov.w	r4, #0
 8002eb2:	0094      	lsls	r4, r2, #2
 8002eb4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002eb8:	008b      	lsls	r3, r1, #2
 8002eba:	461a      	mov	r2, r3
 8002ebc:	4623      	mov	r3, r4
 8002ebe:	4628      	mov	r0, r5
 8002ec0:	4631      	mov	r1, r6
 8002ec2:	f7fd f989 	bl	80001d8 <__aeabi_uldivmod>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	460c      	mov	r4, r1
 8002eca:	461a      	mov	r2, r3
 8002ecc:	4b9a      	ldr	r3, [pc, #616]	; (8003138 <UART_SetConfig+0x6f4>)
 8002ece:	fba3 1302 	umull	r1, r3, r3, r2
 8002ed2:	095b      	lsrs	r3, r3, #5
 8002ed4:	2164      	movs	r1, #100	; 0x64
 8002ed6:	fb01 f303 	mul.w	r3, r1, r3
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	011b      	lsls	r3, r3, #4
 8002ede:	3332      	adds	r3, #50	; 0x32
 8002ee0:	4a95      	ldr	r2, [pc, #596]	; (8003138 <UART_SetConfig+0x6f4>)
 8002ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ee6:	095b      	lsrs	r3, r3, #5
 8002ee8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002eec:	4498      	add	r8, r3
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	469b      	mov	fp, r3
 8002ef2:	f04f 0c00 	mov.w	ip, #0
 8002ef6:	46d9      	mov	r9, fp
 8002ef8:	46e2      	mov	sl, ip
 8002efa:	eb19 0309 	adds.w	r3, r9, r9
 8002efe:	eb4a 040a 	adc.w	r4, sl, sl
 8002f02:	4699      	mov	r9, r3
 8002f04:	46a2      	mov	sl, r4
 8002f06:	eb19 090b 	adds.w	r9, r9, fp
 8002f0a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002f0e:	f04f 0100 	mov.w	r1, #0
 8002f12:	f04f 0200 	mov.w	r2, #0
 8002f16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f1a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f1e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f22:	4689      	mov	r9, r1
 8002f24:	4692      	mov	sl, r2
 8002f26:	eb1b 0509 	adds.w	r5, fp, r9
 8002f2a:	eb4c 060a 	adc.w	r6, ip, sl
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	4619      	mov	r1, r3
 8002f34:	f04f 0200 	mov.w	r2, #0
 8002f38:	f04f 0300 	mov.w	r3, #0
 8002f3c:	f04f 0400 	mov.w	r4, #0
 8002f40:	0094      	lsls	r4, r2, #2
 8002f42:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002f46:	008b      	lsls	r3, r1, #2
 8002f48:	461a      	mov	r2, r3
 8002f4a:	4623      	mov	r3, r4
 8002f4c:	4628      	mov	r0, r5
 8002f4e:	4631      	mov	r1, r6
 8002f50:	f7fd f942 	bl	80001d8 <__aeabi_uldivmod>
 8002f54:	4603      	mov	r3, r0
 8002f56:	460c      	mov	r4, r1
 8002f58:	461a      	mov	r2, r3
 8002f5a:	4b77      	ldr	r3, [pc, #476]	; (8003138 <UART_SetConfig+0x6f4>)
 8002f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8002f60:	095b      	lsrs	r3, r3, #5
 8002f62:	2164      	movs	r1, #100	; 0x64
 8002f64:	fb01 f303 	mul.w	r3, r1, r3
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	011b      	lsls	r3, r3, #4
 8002f6c:	3332      	adds	r3, #50	; 0x32
 8002f6e:	4a72      	ldr	r2, [pc, #456]	; (8003138 <UART_SetConfig+0x6f4>)
 8002f70:	fba2 2303 	umull	r2, r3, r2, r3
 8002f74:	095b      	lsrs	r3, r3, #5
 8002f76:	f003 020f 	and.w	r2, r3, #15
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4442      	add	r2, r8
 8002f80:	609a      	str	r2, [r3, #8]
 8002f82:	e0d0      	b.n	8003126 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002f84:	f7ff f8d4 	bl	8002130 <HAL_RCC_GetPCLK1Freq>
 8002f88:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	469a      	mov	sl, r3
 8002f8e:	f04f 0b00 	mov.w	fp, #0
 8002f92:	46d0      	mov	r8, sl
 8002f94:	46d9      	mov	r9, fp
 8002f96:	eb18 0308 	adds.w	r3, r8, r8
 8002f9a:	eb49 0409 	adc.w	r4, r9, r9
 8002f9e:	4698      	mov	r8, r3
 8002fa0:	46a1      	mov	r9, r4
 8002fa2:	eb18 080a 	adds.w	r8, r8, sl
 8002fa6:	eb49 090b 	adc.w	r9, r9, fp
 8002faa:	f04f 0100 	mov.w	r1, #0
 8002fae:	f04f 0200 	mov.w	r2, #0
 8002fb2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002fb6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002fba:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002fbe:	4688      	mov	r8, r1
 8002fc0:	4691      	mov	r9, r2
 8002fc2:	eb1a 0508 	adds.w	r5, sl, r8
 8002fc6:	eb4b 0609 	adc.w	r6, fp, r9
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	4619      	mov	r1, r3
 8002fd0:	f04f 0200 	mov.w	r2, #0
 8002fd4:	f04f 0300 	mov.w	r3, #0
 8002fd8:	f04f 0400 	mov.w	r4, #0
 8002fdc:	0094      	lsls	r4, r2, #2
 8002fde:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002fe2:	008b      	lsls	r3, r1, #2
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	4623      	mov	r3, r4
 8002fe8:	4628      	mov	r0, r5
 8002fea:	4631      	mov	r1, r6
 8002fec:	f7fd f8f4 	bl	80001d8 <__aeabi_uldivmod>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	460c      	mov	r4, r1
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	4b50      	ldr	r3, [pc, #320]	; (8003138 <UART_SetConfig+0x6f4>)
 8002ff8:	fba3 2302 	umull	r2, r3, r3, r2
 8002ffc:	095b      	lsrs	r3, r3, #5
 8002ffe:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	469b      	mov	fp, r3
 8003006:	f04f 0c00 	mov.w	ip, #0
 800300a:	46d9      	mov	r9, fp
 800300c:	46e2      	mov	sl, ip
 800300e:	eb19 0309 	adds.w	r3, r9, r9
 8003012:	eb4a 040a 	adc.w	r4, sl, sl
 8003016:	4699      	mov	r9, r3
 8003018:	46a2      	mov	sl, r4
 800301a:	eb19 090b 	adds.w	r9, r9, fp
 800301e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003022:	f04f 0100 	mov.w	r1, #0
 8003026:	f04f 0200 	mov.w	r2, #0
 800302a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800302e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003032:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003036:	4689      	mov	r9, r1
 8003038:	4692      	mov	sl, r2
 800303a:	eb1b 0509 	adds.w	r5, fp, r9
 800303e:	eb4c 060a 	adc.w	r6, ip, sl
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	4619      	mov	r1, r3
 8003048:	f04f 0200 	mov.w	r2, #0
 800304c:	f04f 0300 	mov.w	r3, #0
 8003050:	f04f 0400 	mov.w	r4, #0
 8003054:	0094      	lsls	r4, r2, #2
 8003056:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800305a:	008b      	lsls	r3, r1, #2
 800305c:	461a      	mov	r2, r3
 800305e:	4623      	mov	r3, r4
 8003060:	4628      	mov	r0, r5
 8003062:	4631      	mov	r1, r6
 8003064:	f7fd f8b8 	bl	80001d8 <__aeabi_uldivmod>
 8003068:	4603      	mov	r3, r0
 800306a:	460c      	mov	r4, r1
 800306c:	461a      	mov	r2, r3
 800306e:	4b32      	ldr	r3, [pc, #200]	; (8003138 <UART_SetConfig+0x6f4>)
 8003070:	fba3 1302 	umull	r1, r3, r3, r2
 8003074:	095b      	lsrs	r3, r3, #5
 8003076:	2164      	movs	r1, #100	; 0x64
 8003078:	fb01 f303 	mul.w	r3, r1, r3
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	011b      	lsls	r3, r3, #4
 8003080:	3332      	adds	r3, #50	; 0x32
 8003082:	4a2d      	ldr	r2, [pc, #180]	; (8003138 <UART_SetConfig+0x6f4>)
 8003084:	fba2 2303 	umull	r2, r3, r2, r3
 8003088:	095b      	lsrs	r3, r3, #5
 800308a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800308e:	4498      	add	r8, r3
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	469b      	mov	fp, r3
 8003094:	f04f 0c00 	mov.w	ip, #0
 8003098:	46d9      	mov	r9, fp
 800309a:	46e2      	mov	sl, ip
 800309c:	eb19 0309 	adds.w	r3, r9, r9
 80030a0:	eb4a 040a 	adc.w	r4, sl, sl
 80030a4:	4699      	mov	r9, r3
 80030a6:	46a2      	mov	sl, r4
 80030a8:	eb19 090b 	adds.w	r9, r9, fp
 80030ac:	eb4a 0a0c 	adc.w	sl, sl, ip
 80030b0:	f04f 0100 	mov.w	r1, #0
 80030b4:	f04f 0200 	mov.w	r2, #0
 80030b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030bc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80030c0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80030c4:	4689      	mov	r9, r1
 80030c6:	4692      	mov	sl, r2
 80030c8:	eb1b 0509 	adds.w	r5, fp, r9
 80030cc:	eb4c 060a 	adc.w	r6, ip, sl
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	4619      	mov	r1, r3
 80030d6:	f04f 0200 	mov.w	r2, #0
 80030da:	f04f 0300 	mov.w	r3, #0
 80030de:	f04f 0400 	mov.w	r4, #0
 80030e2:	0094      	lsls	r4, r2, #2
 80030e4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80030e8:	008b      	lsls	r3, r1, #2
 80030ea:	461a      	mov	r2, r3
 80030ec:	4623      	mov	r3, r4
 80030ee:	4628      	mov	r0, r5
 80030f0:	4631      	mov	r1, r6
 80030f2:	f7fd f871 	bl	80001d8 <__aeabi_uldivmod>
 80030f6:	4603      	mov	r3, r0
 80030f8:	460c      	mov	r4, r1
 80030fa:	461a      	mov	r2, r3
 80030fc:	4b0e      	ldr	r3, [pc, #56]	; (8003138 <UART_SetConfig+0x6f4>)
 80030fe:	fba3 1302 	umull	r1, r3, r3, r2
 8003102:	095b      	lsrs	r3, r3, #5
 8003104:	2164      	movs	r1, #100	; 0x64
 8003106:	fb01 f303 	mul.w	r3, r1, r3
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	011b      	lsls	r3, r3, #4
 800310e:	3332      	adds	r3, #50	; 0x32
 8003110:	4a09      	ldr	r2, [pc, #36]	; (8003138 <UART_SetConfig+0x6f4>)
 8003112:	fba2 2303 	umull	r2, r3, r2, r3
 8003116:	095b      	lsrs	r3, r3, #5
 8003118:	f003 020f 	and.w	r2, r3, #15
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4442      	add	r2, r8
 8003122:	609a      	str	r2, [r3, #8]
}
 8003124:	e7ff      	b.n	8003126 <UART_SetConfig+0x6e2>
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003130:	40011000 	.word	0x40011000
 8003134:	40011400 	.word	0x40011400
 8003138:	51eb851f 	.word	0x51eb851f

0800313c <__errno>:
 800313c:	4b01      	ldr	r3, [pc, #4]	; (8003144 <__errno+0x8>)
 800313e:	6818      	ldr	r0, [r3, #0]
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	2000000c 	.word	0x2000000c

08003148 <__libc_init_array>:
 8003148:	b570      	push	{r4, r5, r6, lr}
 800314a:	4e0d      	ldr	r6, [pc, #52]	; (8003180 <__libc_init_array+0x38>)
 800314c:	4c0d      	ldr	r4, [pc, #52]	; (8003184 <__libc_init_array+0x3c>)
 800314e:	1ba4      	subs	r4, r4, r6
 8003150:	10a4      	asrs	r4, r4, #2
 8003152:	2500      	movs	r5, #0
 8003154:	42a5      	cmp	r5, r4
 8003156:	d109      	bne.n	800316c <__libc_init_array+0x24>
 8003158:	4e0b      	ldr	r6, [pc, #44]	; (8003188 <__libc_init_array+0x40>)
 800315a:	4c0c      	ldr	r4, [pc, #48]	; (800318c <__libc_init_array+0x44>)
 800315c:	f000 f8d4 	bl	8003308 <_init>
 8003160:	1ba4      	subs	r4, r4, r6
 8003162:	10a4      	asrs	r4, r4, #2
 8003164:	2500      	movs	r5, #0
 8003166:	42a5      	cmp	r5, r4
 8003168:	d105      	bne.n	8003176 <__libc_init_array+0x2e>
 800316a:	bd70      	pop	{r4, r5, r6, pc}
 800316c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003170:	4798      	blx	r3
 8003172:	3501      	adds	r5, #1
 8003174:	e7ee      	b.n	8003154 <__libc_init_array+0xc>
 8003176:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800317a:	4798      	blx	r3
 800317c:	3501      	adds	r5, #1
 800317e:	e7f2      	b.n	8003166 <__libc_init_array+0x1e>
 8003180:	080034a8 	.word	0x080034a8
 8003184:	080034a8 	.word	0x080034a8
 8003188:	080034a8 	.word	0x080034a8
 800318c:	080034ac 	.word	0x080034ac

08003190 <memcpy>:
 8003190:	b510      	push	{r4, lr}
 8003192:	1e43      	subs	r3, r0, #1
 8003194:	440a      	add	r2, r1
 8003196:	4291      	cmp	r1, r2
 8003198:	d100      	bne.n	800319c <memcpy+0xc>
 800319a:	bd10      	pop	{r4, pc}
 800319c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031a4:	e7f7      	b.n	8003196 <memcpy+0x6>

080031a6 <memset>:
 80031a6:	4402      	add	r2, r0
 80031a8:	4603      	mov	r3, r0
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d100      	bne.n	80031b0 <memset+0xa>
 80031ae:	4770      	bx	lr
 80031b0:	f803 1b01 	strb.w	r1, [r3], #1
 80031b4:	e7f9      	b.n	80031aa <memset+0x4>
	...

080031b8 <rand>:
 80031b8:	b538      	push	{r3, r4, r5, lr}
 80031ba:	4b13      	ldr	r3, [pc, #76]	; (8003208 <rand+0x50>)
 80031bc:	681c      	ldr	r4, [r3, #0]
 80031be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80031c0:	b97b      	cbnz	r3, 80031e2 <rand+0x2a>
 80031c2:	2018      	movs	r0, #24
 80031c4:	f000 f82c 	bl	8003220 <malloc>
 80031c8:	4a10      	ldr	r2, [pc, #64]	; (800320c <rand+0x54>)
 80031ca:	4b11      	ldr	r3, [pc, #68]	; (8003210 <rand+0x58>)
 80031cc:	63a0      	str	r0, [r4, #56]	; 0x38
 80031ce:	e9c0 2300 	strd	r2, r3, [r0]
 80031d2:	4b10      	ldr	r3, [pc, #64]	; (8003214 <rand+0x5c>)
 80031d4:	6083      	str	r3, [r0, #8]
 80031d6:	230b      	movs	r3, #11
 80031d8:	8183      	strh	r3, [r0, #12]
 80031da:	2201      	movs	r2, #1
 80031dc:	2300      	movs	r3, #0
 80031de:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80031e2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80031e4:	480c      	ldr	r0, [pc, #48]	; (8003218 <rand+0x60>)
 80031e6:	690a      	ldr	r2, [r1, #16]
 80031e8:	694b      	ldr	r3, [r1, #20]
 80031ea:	4c0c      	ldr	r4, [pc, #48]	; (800321c <rand+0x64>)
 80031ec:	4350      	muls	r0, r2
 80031ee:	fb04 0003 	mla	r0, r4, r3, r0
 80031f2:	fba2 2304 	umull	r2, r3, r2, r4
 80031f6:	4403      	add	r3, r0
 80031f8:	1c54      	adds	r4, r2, #1
 80031fa:	f143 0500 	adc.w	r5, r3, #0
 80031fe:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8003202:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8003206:	bd38      	pop	{r3, r4, r5, pc}
 8003208:	2000000c 	.word	0x2000000c
 800320c:	abcd330e 	.word	0xabcd330e
 8003210:	e66d1234 	.word	0xe66d1234
 8003214:	0005deec 	.word	0x0005deec
 8003218:	5851f42d 	.word	0x5851f42d
 800321c:	4c957f2d 	.word	0x4c957f2d

08003220 <malloc>:
 8003220:	4b02      	ldr	r3, [pc, #8]	; (800322c <malloc+0xc>)
 8003222:	4601      	mov	r1, r0
 8003224:	6818      	ldr	r0, [r3, #0]
 8003226:	f000 b803 	b.w	8003230 <_malloc_r>
 800322a:	bf00      	nop
 800322c:	2000000c 	.word	0x2000000c

08003230 <_malloc_r>:
 8003230:	b570      	push	{r4, r5, r6, lr}
 8003232:	1ccd      	adds	r5, r1, #3
 8003234:	f025 0503 	bic.w	r5, r5, #3
 8003238:	3508      	adds	r5, #8
 800323a:	2d0c      	cmp	r5, #12
 800323c:	bf38      	it	cc
 800323e:	250c      	movcc	r5, #12
 8003240:	2d00      	cmp	r5, #0
 8003242:	4606      	mov	r6, r0
 8003244:	db01      	blt.n	800324a <_malloc_r+0x1a>
 8003246:	42a9      	cmp	r1, r5
 8003248:	d903      	bls.n	8003252 <_malloc_r+0x22>
 800324a:	230c      	movs	r3, #12
 800324c:	6033      	str	r3, [r6, #0]
 800324e:	2000      	movs	r0, #0
 8003250:	bd70      	pop	{r4, r5, r6, pc}
 8003252:	f000 f857 	bl	8003304 <__malloc_lock>
 8003256:	4a21      	ldr	r2, [pc, #132]	; (80032dc <_malloc_r+0xac>)
 8003258:	6814      	ldr	r4, [r2, #0]
 800325a:	4621      	mov	r1, r4
 800325c:	b991      	cbnz	r1, 8003284 <_malloc_r+0x54>
 800325e:	4c20      	ldr	r4, [pc, #128]	; (80032e0 <_malloc_r+0xb0>)
 8003260:	6823      	ldr	r3, [r4, #0]
 8003262:	b91b      	cbnz	r3, 800326c <_malloc_r+0x3c>
 8003264:	4630      	mov	r0, r6
 8003266:	f000 f83d 	bl	80032e4 <_sbrk_r>
 800326a:	6020      	str	r0, [r4, #0]
 800326c:	4629      	mov	r1, r5
 800326e:	4630      	mov	r0, r6
 8003270:	f000 f838 	bl	80032e4 <_sbrk_r>
 8003274:	1c43      	adds	r3, r0, #1
 8003276:	d124      	bne.n	80032c2 <_malloc_r+0x92>
 8003278:	230c      	movs	r3, #12
 800327a:	6033      	str	r3, [r6, #0]
 800327c:	4630      	mov	r0, r6
 800327e:	f000 f842 	bl	8003306 <__malloc_unlock>
 8003282:	e7e4      	b.n	800324e <_malloc_r+0x1e>
 8003284:	680b      	ldr	r3, [r1, #0]
 8003286:	1b5b      	subs	r3, r3, r5
 8003288:	d418      	bmi.n	80032bc <_malloc_r+0x8c>
 800328a:	2b0b      	cmp	r3, #11
 800328c:	d90f      	bls.n	80032ae <_malloc_r+0x7e>
 800328e:	600b      	str	r3, [r1, #0]
 8003290:	50cd      	str	r5, [r1, r3]
 8003292:	18cc      	adds	r4, r1, r3
 8003294:	4630      	mov	r0, r6
 8003296:	f000 f836 	bl	8003306 <__malloc_unlock>
 800329a:	f104 000b 	add.w	r0, r4, #11
 800329e:	1d23      	adds	r3, r4, #4
 80032a0:	f020 0007 	bic.w	r0, r0, #7
 80032a4:	1ac3      	subs	r3, r0, r3
 80032a6:	d0d3      	beq.n	8003250 <_malloc_r+0x20>
 80032a8:	425a      	negs	r2, r3
 80032aa:	50e2      	str	r2, [r4, r3]
 80032ac:	e7d0      	b.n	8003250 <_malloc_r+0x20>
 80032ae:	428c      	cmp	r4, r1
 80032b0:	684b      	ldr	r3, [r1, #4]
 80032b2:	bf16      	itet	ne
 80032b4:	6063      	strne	r3, [r4, #4]
 80032b6:	6013      	streq	r3, [r2, #0]
 80032b8:	460c      	movne	r4, r1
 80032ba:	e7eb      	b.n	8003294 <_malloc_r+0x64>
 80032bc:	460c      	mov	r4, r1
 80032be:	6849      	ldr	r1, [r1, #4]
 80032c0:	e7cc      	b.n	800325c <_malloc_r+0x2c>
 80032c2:	1cc4      	adds	r4, r0, #3
 80032c4:	f024 0403 	bic.w	r4, r4, #3
 80032c8:	42a0      	cmp	r0, r4
 80032ca:	d005      	beq.n	80032d8 <_malloc_r+0xa8>
 80032cc:	1a21      	subs	r1, r4, r0
 80032ce:	4630      	mov	r0, r6
 80032d0:	f000 f808 	bl	80032e4 <_sbrk_r>
 80032d4:	3001      	adds	r0, #1
 80032d6:	d0cf      	beq.n	8003278 <_malloc_r+0x48>
 80032d8:	6025      	str	r5, [r4, #0]
 80032da:	e7db      	b.n	8003294 <_malloc_r+0x64>
 80032dc:	20000094 	.word	0x20000094
 80032e0:	20000098 	.word	0x20000098

080032e4 <_sbrk_r>:
 80032e4:	b538      	push	{r3, r4, r5, lr}
 80032e6:	4c06      	ldr	r4, [pc, #24]	; (8003300 <_sbrk_r+0x1c>)
 80032e8:	2300      	movs	r3, #0
 80032ea:	4605      	mov	r5, r0
 80032ec:	4608      	mov	r0, r1
 80032ee:	6023      	str	r3, [r4, #0]
 80032f0:	f7fd ff14 	bl	800111c <_sbrk>
 80032f4:	1c43      	adds	r3, r0, #1
 80032f6:	d102      	bne.n	80032fe <_sbrk_r+0x1a>
 80032f8:	6823      	ldr	r3, [r4, #0]
 80032fa:	b103      	cbz	r3, 80032fe <_sbrk_r+0x1a>
 80032fc:	602b      	str	r3, [r5, #0]
 80032fe:	bd38      	pop	{r3, r4, r5, pc}
 8003300:	20001bc0 	.word	0x20001bc0

08003304 <__malloc_lock>:
 8003304:	4770      	bx	lr

08003306 <__malloc_unlock>:
 8003306:	4770      	bx	lr

08003308 <_init>:
 8003308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800330a:	bf00      	nop
 800330c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800330e:	bc08      	pop	{r3}
 8003310:	469e      	mov	lr, r3
 8003312:	4770      	bx	lr

08003314 <_fini>:
 8003314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003316:	bf00      	nop
 8003318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800331a:	bc08      	pop	{r3}
 800331c:	469e      	mov	lr, r3
 800331e:	4770      	bx	lr
