/**
 * (c) 2013 Xilinx Inc.
 * XREGDB v0.91
 * XREGCHDR v0.15
 *
 * Generated on: 2018-05-06
 *
 * @file: pmc_iou_slcr.h
 *
 *
 * This file contains confidential and proprietary information
 * of Xilinx, Inc. and is protected under U.S. and
 * international copyright and other intellectual property
 * laws.
 *
 * DISCLAIMER
 * This disclaimer is not a license and does not grant any
 * rights to the materials distributed herewith. Except as
 * otherwise provided in a valid license issued to you by
 * Xilinx, and to the maximum extent permitted by applicable
 * law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
 * WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
 * AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
 * BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
 * INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
 * (2) Xilinx shall not be liable (whether in contract or tort,
 * including negligence, or under any other theory of
 * liability) for any loss or damage of any kind or nature
 * related to, arising under or in connection with these
 * materials, including for any direct, or any indirect,
 * special, incidental, or consequential loss or damage
 * (including loss of data, profits, goodwill, or any type of
 * loss or damage suffered as a result of any action brought
 * by a third party) even if such damage or loss was
 * reasonably foreseeable or Xilinx had been advised of the
 * possibility of the same.
 *
 * CRITICAL APPLICATIONS
 * Xilinx products are not designed or intended to be fail-
 * safe, or for use in any application requiring fail-safe
 * performance, such as life-support or safety devices or
 * systems, Class III medical devices, nuclear facilities,
 * applications related to the deployment of airbags, or any
 * other applications that could lead to death, personal
 * injury, or severe property or environmental damage
 * (individually and collectively, "Critical
 * Applications"). Customer assumes the sole risk and
 * liability of any use of Xilinx products in Critical
 * Applications, subject only to applicable laws and
 * regulations governing limitations on product liability.
 *
 * THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
 * PART OF THIS FILE AT ALL TIMES.
 *
 * Naming Convention: <MODULE>_<REGISTER>[_<FIELD>[_<DESC>]]
 *     <MODULE>       Module name (e.g. can or usb)
 *     <REGISTER>     Register within the current module
 *     [_<FIELD>]     Bit field within a register
 *     [_<DESC>]      Type of bit field define:
 *         SHIFT:     Least significant bit for the field
 *         WIDTH:     Size of field in bites
 *         MASK:      A masking over a range of bits or a bit to
 *                    be used for setting or clearing
 *
 */

#ifndef _PMC_IOU_SLCR_H_
#define _PMC_IOU_SLCR_H_

#ifdef __cplusplus
extern "C" {
#endif

/**
 * PMC_IOU_SLCR Base Address
 */
#define PMC_IOU_SLCR_BASEADDR      0XF1060000

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_0
 */
#define PMC_IOU_SLCR_MIO_PIN_0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000000 )

#define PMC_IOU_SLCR_MIO_PIN_0_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_0_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_0_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_0_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_0_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_0_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_0_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_0_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_0_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_0_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_0_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_0_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_1
 */
#define PMC_IOU_SLCR_MIO_PIN_1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000004 )

#define PMC_IOU_SLCR_MIO_PIN_1_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_1_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_1_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_1_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_1_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_1_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_1_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_1_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_1_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_1_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_1_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_1_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_2
 */
#define PMC_IOU_SLCR_MIO_PIN_2    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000008 )

#define PMC_IOU_SLCR_MIO_PIN_2_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_2_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_2_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_2_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_2_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_2_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_2_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_2_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_2_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_2_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_2_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_2_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_3
 */
#define PMC_IOU_SLCR_MIO_PIN_3    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000000C )

#define PMC_IOU_SLCR_MIO_PIN_3_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_3_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_3_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_3_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_3_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_3_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_3_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_3_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_3_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_3_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_3_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_3_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_4
 */
#define PMC_IOU_SLCR_MIO_PIN_4    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000010 )

#define PMC_IOU_SLCR_MIO_PIN_4_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_4_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_4_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_4_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_4_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_4_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_4_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_4_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_4_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_4_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_4_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_4_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_5
 */
#define PMC_IOU_SLCR_MIO_PIN_5    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000014 )

#define PMC_IOU_SLCR_MIO_PIN_5_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_5_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_5_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_5_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_5_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_5_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_5_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_5_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_5_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_5_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_5_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_5_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_6
 */
#define PMC_IOU_SLCR_MIO_PIN_6    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000018 )

#define PMC_IOU_SLCR_MIO_PIN_6_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_6_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_6_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_6_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_6_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_6_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_6_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_6_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_6_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_6_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_6_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_6_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_7
 */
#define PMC_IOU_SLCR_MIO_PIN_7    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000001C )

#define PMC_IOU_SLCR_MIO_PIN_7_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_7_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_7_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_7_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_7_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_7_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_7_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_7_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_7_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_7_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_7_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_7_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_8
 */
#define PMC_IOU_SLCR_MIO_PIN_8    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000020 )

#define PMC_IOU_SLCR_MIO_PIN_8_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_8_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_8_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_8_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_8_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_8_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_8_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_8_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_8_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_8_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_8_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_8_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_9
 */
#define PMC_IOU_SLCR_MIO_PIN_9    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000024 )

#define PMC_IOU_SLCR_MIO_PIN_9_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_9_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_9_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_9_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_9_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_9_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_9_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_9_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_9_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_9_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_9_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_9_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_10
 */
#define PMC_IOU_SLCR_MIO_PIN_10    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000028 )

#define PMC_IOU_SLCR_MIO_PIN_10_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_10_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_10_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_10_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_10_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_10_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_10_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_10_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_10_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_10_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_10_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_10_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_11
 */
#define PMC_IOU_SLCR_MIO_PIN_11    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000002C )

#define PMC_IOU_SLCR_MIO_PIN_11_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_11_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_11_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_11_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_11_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_11_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_11_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_11_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_11_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_11_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_11_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_11_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_12
 */
#define PMC_IOU_SLCR_MIO_PIN_12    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000030 )

#define PMC_IOU_SLCR_MIO_PIN_12_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_12_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_12_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_12_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_12_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_12_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_12_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_12_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_12_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_12_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_12_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_12_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_13
 */
#define PMC_IOU_SLCR_MIO_PIN_13    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000034 )

#define PMC_IOU_SLCR_MIO_PIN_13_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_13_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_13_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_13_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_13_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_13_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_13_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_13_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_13_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_13_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_13_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_13_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_14
 */
#define PMC_IOU_SLCR_MIO_PIN_14    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000038 )

#define PMC_IOU_SLCR_MIO_PIN_14_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_14_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_14_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_14_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_14_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_14_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_14_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_14_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_14_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_14_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_14_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_14_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_15
 */
#define PMC_IOU_SLCR_MIO_PIN_15    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000003C )

#define PMC_IOU_SLCR_MIO_PIN_15_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_15_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_15_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_15_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_15_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_15_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_15_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_15_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_15_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_15_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_15_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_15_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_16
 */
#define PMC_IOU_SLCR_MIO_PIN_16    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000040 )

#define PMC_IOU_SLCR_MIO_PIN_16_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_16_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_16_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_16_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_16_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_16_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_16_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_16_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_16_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_16_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_16_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_16_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_17
 */
#define PMC_IOU_SLCR_MIO_PIN_17    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000044 )

#define PMC_IOU_SLCR_MIO_PIN_17_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_17_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_17_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_17_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_17_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_17_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_17_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_17_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_17_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_17_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_17_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_17_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_18
 */
#define PMC_IOU_SLCR_MIO_PIN_18    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000048 )

#define PMC_IOU_SLCR_MIO_PIN_18_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_18_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_18_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_18_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_18_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_18_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_18_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_18_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_18_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_18_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_18_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_18_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_19
 */
#define PMC_IOU_SLCR_MIO_PIN_19    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000004C )

#define PMC_IOU_SLCR_MIO_PIN_19_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_19_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_19_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_19_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_19_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_19_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_19_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_19_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_19_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_19_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_19_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_19_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_20
 */
#define PMC_IOU_SLCR_MIO_PIN_20    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000050 )

#define PMC_IOU_SLCR_MIO_PIN_20_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_20_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_20_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_20_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_20_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_20_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_20_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_20_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_20_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_20_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_20_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_20_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_21
 */
#define PMC_IOU_SLCR_MIO_PIN_21    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000054 )

#define PMC_IOU_SLCR_MIO_PIN_21_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_21_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_21_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_21_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_21_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_21_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_21_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_21_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_21_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_21_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_21_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_21_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_22
 */
#define PMC_IOU_SLCR_MIO_PIN_22    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000058 )

#define PMC_IOU_SLCR_MIO_PIN_22_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_22_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_22_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_22_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_22_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_22_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_22_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_22_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_22_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_22_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_22_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_22_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_23
 */
#define PMC_IOU_SLCR_MIO_PIN_23    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000005C )

#define PMC_IOU_SLCR_MIO_PIN_23_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_23_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_23_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_23_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_23_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_23_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_23_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_23_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_23_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_23_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_23_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_23_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_24
 */
#define PMC_IOU_SLCR_MIO_PIN_24    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000060 )

#define PMC_IOU_SLCR_MIO_PIN_24_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_24_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_24_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_24_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_24_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_24_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_24_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_24_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_24_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_24_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_24_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_24_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_25
 */
#define PMC_IOU_SLCR_MIO_PIN_25    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000064 )

#define PMC_IOU_SLCR_MIO_PIN_25_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_25_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_25_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_25_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_25_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_25_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_25_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_25_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_25_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_25_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_25_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_25_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_26
 */
#define PMC_IOU_SLCR_MIO_PIN_26    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000068 )

#define PMC_IOU_SLCR_MIO_PIN_26_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_26_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_26_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_26_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_26_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_26_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_26_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_26_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_26_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_26_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_26_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_26_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_27
 */
#define PMC_IOU_SLCR_MIO_PIN_27    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000006C )

#define PMC_IOU_SLCR_MIO_PIN_27_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_27_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_27_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_27_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_27_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_27_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_27_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_27_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_27_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_27_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_27_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_27_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_28
 */
#define PMC_IOU_SLCR_MIO_PIN_28    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000070 )

#define PMC_IOU_SLCR_MIO_PIN_28_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_28_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_28_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_28_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_28_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_28_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_28_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_28_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_28_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_28_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_28_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_28_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_29
 */
#define PMC_IOU_SLCR_MIO_PIN_29    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000074 )

#define PMC_IOU_SLCR_MIO_PIN_29_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_29_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_29_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_29_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_29_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_29_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_29_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_29_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_29_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_29_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_29_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_29_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_30
 */
#define PMC_IOU_SLCR_MIO_PIN_30    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000078 )

#define PMC_IOU_SLCR_MIO_PIN_30_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_30_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_30_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_30_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_30_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_30_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_30_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_30_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_30_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_30_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_30_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_30_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_31
 */
#define PMC_IOU_SLCR_MIO_PIN_31    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000007C )

#define PMC_IOU_SLCR_MIO_PIN_31_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_31_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_31_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_31_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_31_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_31_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_31_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_31_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_31_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_31_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_31_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_31_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_32
 */
#define PMC_IOU_SLCR_MIO_PIN_32    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000080 )

#define PMC_IOU_SLCR_MIO_PIN_32_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_32_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_32_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_32_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_32_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_32_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_32_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_32_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_32_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_32_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_32_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_32_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_33
 */
#define PMC_IOU_SLCR_MIO_PIN_33    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000084 )

#define PMC_IOU_SLCR_MIO_PIN_33_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_33_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_33_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_33_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_33_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_33_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_33_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_33_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_33_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_33_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_33_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_33_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_34
 */
#define PMC_IOU_SLCR_MIO_PIN_34    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000088 )

#define PMC_IOU_SLCR_MIO_PIN_34_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_34_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_34_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_34_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_34_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_34_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_34_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_34_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_34_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_34_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_34_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_34_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_35
 */
#define PMC_IOU_SLCR_MIO_PIN_35    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000008C )

#define PMC_IOU_SLCR_MIO_PIN_35_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_35_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_35_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_35_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_35_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_35_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_35_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_35_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_35_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_35_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_35_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_35_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_36
 */
#define PMC_IOU_SLCR_MIO_PIN_36    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000090 )

#define PMC_IOU_SLCR_MIO_PIN_36_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_36_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_36_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_36_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_36_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_36_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_36_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_36_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_36_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_36_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_36_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_36_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_37
 */
#define PMC_IOU_SLCR_MIO_PIN_37    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000094 )

#define PMC_IOU_SLCR_MIO_PIN_37_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_37_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_37_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_37_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_37_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_37_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_37_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_37_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_37_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_37_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_37_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_37_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_38
 */
#define PMC_IOU_SLCR_MIO_PIN_38    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000098 )

#define PMC_IOU_SLCR_MIO_PIN_38_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_38_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_38_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_38_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_38_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_38_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_38_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_38_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_38_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_38_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_38_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_38_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_39
 */
#define PMC_IOU_SLCR_MIO_PIN_39    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000009C )

#define PMC_IOU_SLCR_MIO_PIN_39_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_39_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_39_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_39_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_39_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_39_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_39_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_39_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_39_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_39_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_39_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_39_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_40
 */
#define PMC_IOU_SLCR_MIO_PIN_40    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000000A0 )

#define PMC_IOU_SLCR_MIO_PIN_40_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_40_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_40_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_40_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_40_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_40_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_40_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_40_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_40_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_40_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_40_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_40_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_41
 */
#define PMC_IOU_SLCR_MIO_PIN_41    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000000A4 )

#define PMC_IOU_SLCR_MIO_PIN_41_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_41_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_41_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_41_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_41_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_41_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_41_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_41_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_41_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_41_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_41_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_41_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_42
 */
#define PMC_IOU_SLCR_MIO_PIN_42    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000000A8 )

#define PMC_IOU_SLCR_MIO_PIN_42_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_42_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_42_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_42_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_42_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_42_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_42_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_42_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_42_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_42_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_42_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_42_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_43
 */
#define PMC_IOU_SLCR_MIO_PIN_43    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000000AC )

#define PMC_IOU_SLCR_MIO_PIN_43_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_43_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_43_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_43_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_43_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_43_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_43_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_43_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_43_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_43_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_43_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_43_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_44
 */
#define PMC_IOU_SLCR_MIO_PIN_44    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000000B0 )

#define PMC_IOU_SLCR_MIO_PIN_44_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_44_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_44_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_44_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_44_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_44_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_44_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_44_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_44_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_44_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_44_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_44_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_45
 */
#define PMC_IOU_SLCR_MIO_PIN_45    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000000B4 )

#define PMC_IOU_SLCR_MIO_PIN_45_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_45_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_45_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_45_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_45_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_45_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_45_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_45_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_45_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_45_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_45_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_45_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_46
 */
#define PMC_IOU_SLCR_MIO_PIN_46    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000000B8 )

#define PMC_IOU_SLCR_MIO_PIN_46_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_46_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_46_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_46_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_46_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_46_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_46_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_46_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_46_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_46_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_46_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_46_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_47
 */
#define PMC_IOU_SLCR_MIO_PIN_47    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000000BC )

#define PMC_IOU_SLCR_MIO_PIN_47_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_47_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_47_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_47_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_47_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_47_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_47_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_47_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_47_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_47_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_47_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_47_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_48
 */
#define PMC_IOU_SLCR_MIO_PIN_48    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000000C0 )

#define PMC_IOU_SLCR_MIO_PIN_48_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_48_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_48_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_48_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_48_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_48_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_48_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_48_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_48_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_48_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_48_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_48_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_49
 */
#define PMC_IOU_SLCR_MIO_PIN_49    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000000C4 )

#define PMC_IOU_SLCR_MIO_PIN_49_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_49_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_49_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_49_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_49_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_49_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_49_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_49_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_49_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_49_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_49_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_49_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_50
 */
#define PMC_IOU_SLCR_MIO_PIN_50    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000000C8 )

#define PMC_IOU_SLCR_MIO_PIN_50_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_50_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_50_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_50_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_50_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_50_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_50_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_50_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_50_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_50_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_50_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_50_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_MIO_PIN_51
 */
#define PMC_IOU_SLCR_MIO_PIN_51    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000000CC )

#define PMC_IOU_SLCR_MIO_PIN_51_L3_SEL_SHIFT   7
#define PMC_IOU_SLCR_MIO_PIN_51_L3_SEL_WIDTH   3
#define PMC_IOU_SLCR_MIO_PIN_51_L3_SEL_MASK    0X00000380

#define PMC_IOU_SLCR_MIO_PIN_51_L2_SEL_SHIFT   5
#define PMC_IOU_SLCR_MIO_PIN_51_L2_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_51_L2_SEL_MASK    0X00000060

#define PMC_IOU_SLCR_MIO_PIN_51_L1_SEL_SHIFT   3
#define PMC_IOU_SLCR_MIO_PIN_51_L1_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_51_L1_SEL_MASK    0X00000018

#define PMC_IOU_SLCR_MIO_PIN_51_L0_SEL_SHIFT   1
#define PMC_IOU_SLCR_MIO_PIN_51_L0_SEL_WIDTH   2
#define PMC_IOU_SLCR_MIO_PIN_51_L0_SEL_MASK    0X00000006

/**
 * Register: PMC_IOU_SLCR_BNK0_EN_RX
 */
#define PMC_IOU_SLCR_BNK0_EN_RX    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000100 )

#define PMC_IOU_SLCR_BNK0_EN_RX_BNK0_EN_RX_SHIFT   0
#define PMC_IOU_SLCR_BNK0_EN_RX_BNK0_EN_RX_WIDTH   26
#define PMC_IOU_SLCR_BNK0_EN_RX_BNK0_EN_RX_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_SEL_RX0
 */
#define PMC_IOU_SLCR_BNK0_SEL_RX0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000104 )

#define PMC_IOU_SLCR_BNK0_SEL_RX0_BNK0_SEL_RX_SHIFT   0
#define PMC_IOU_SLCR_BNK0_SEL_RX0_BNK0_SEL_RX_WIDTH   32
#define PMC_IOU_SLCR_BNK0_SEL_RX0_BNK0_SEL_RX_MASK    0XFFFFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_SEL_RX1
 */
#define PMC_IOU_SLCR_BNK0_SEL_RX1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000108 )

#define PMC_IOU_SLCR_BNK0_SEL_RX1_BNK0_SEL_RX_SHIFT   0
#define PMC_IOU_SLCR_BNK0_SEL_RX1_BNK0_SEL_RX_WIDTH   20
#define PMC_IOU_SLCR_BNK0_SEL_RX1_BNK0_SEL_RX_MASK    0X000FFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_EN_RX_SCHMITT_HYST
 */
#define PMC_IOU_SLCR_BNK0_EN_RX_SCHMITT_HYST    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000010C )

#define PMC_IOU_SLCR_BNK0_EN_RX_SCHMITT_HYST_BNK0_EN_RX_SCHMITT_HYST_SHIFT   0
#define PMC_IOU_SLCR_BNK0_EN_RX_SCHMITT_HYST_BNK0_EN_RX_SCHMITT_HYST_WIDTH   26
#define PMC_IOU_SLCR_BNK0_EN_RX_SCHMITT_HYST_BNK0_EN_RX_SCHMITT_HYST_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_EN_WK_PD
 */
#define PMC_IOU_SLCR_BNK0_EN_WK_PD    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000110 )

#define PMC_IOU_SLCR_BNK0_EN_WK_PD_BNK0_EN_WK_PD_SHIFT   0
#define PMC_IOU_SLCR_BNK0_EN_WK_PD_BNK0_EN_WK_PD_WIDTH   26
#define PMC_IOU_SLCR_BNK0_EN_WK_PD_BNK0_EN_WK_PD_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_EN_WK_PU
 */
#define PMC_IOU_SLCR_BNK0_EN_WK_PU    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000114 )

#define PMC_IOU_SLCR_BNK0_EN_WK_PU_BNK0_EN_WK_PU_SHIFT   0
#define PMC_IOU_SLCR_BNK0_EN_WK_PU_BNK0_EN_WK_PU_WIDTH   26
#define PMC_IOU_SLCR_BNK0_EN_WK_PU_BNK0_EN_WK_PU_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_SEL_DRV0
 */
#define PMC_IOU_SLCR_BNK0_SEL_DRV0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000118 )

#define PMC_IOU_SLCR_BNK0_SEL_DRV0_BNK0_SEL_DRV_SHIFT   0
#define PMC_IOU_SLCR_BNK0_SEL_DRV0_BNK0_SEL_DRV_WIDTH   32
#define PMC_IOU_SLCR_BNK0_SEL_DRV0_BNK0_SEL_DRV_MASK    0XFFFFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_SEL_DRV1
 */
#define PMC_IOU_SLCR_BNK0_SEL_DRV1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000011C )

#define PMC_IOU_SLCR_BNK0_SEL_DRV1_BNK0_SEL_DRV_SHIFT   0
#define PMC_IOU_SLCR_BNK0_SEL_DRV1_BNK0_SEL_DRV_WIDTH   20
#define PMC_IOU_SLCR_BNK0_SEL_DRV1_BNK0_SEL_DRV_MASK    0X000FFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_SEL_SLEW
 */
#define PMC_IOU_SLCR_BNK0_SEL_SLEW    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000120 )

#define PMC_IOU_SLCR_BNK0_SEL_SLEW_BNK0_SEL_SLEW_SHIFT   0
#define PMC_IOU_SLCR_BNK0_SEL_SLEW_BNK0_SEL_SLEW_WIDTH   26
#define PMC_IOU_SLCR_BNK0_SEL_SLEW_BNK0_SEL_SLEW_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_EN_DFT_OPT_INV
 */
#define PMC_IOU_SLCR_BNK0_EN_DFT_OPT_INV    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000124 )

#define PMC_IOU_SLCR_BNK0_EN_DFT_OPT_INV_BNK0_EN_DFT_OPT_INV_SHIFT   0
#define PMC_IOU_SLCR_BNK0_EN_DFT_OPT_INV_BNK0_EN_DFT_OPT_INV_WIDTH   26
#define PMC_IOU_SLCR_BNK0_EN_DFT_OPT_INV_BNK0_EN_DFT_OPT_INV_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_EN_PAD2PAD_LOOPBACK
 */
#define PMC_IOU_SLCR_BNK0_EN_PAD2PAD_LOOPBACK    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000128 )

#define PMC_IOU_SLCR_BNK0_EN_PAD2PAD_LOOPBACK_BNK0_EN_PAD2PAD_LOOPBACK_SHIFT   0
#define PMC_IOU_SLCR_BNK0_EN_PAD2PAD_LOOPBACK_BNK0_EN_PAD2PAD_LOOPBACK_WIDTH   13
#define PMC_IOU_SLCR_BNK0_EN_PAD2PAD_LOOPBACK_BNK0_EN_PAD2PAD_LOOPBACK_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_BNK0_RX_SPARE0
 */
#define PMC_IOU_SLCR_BNK0_RX_SPARE0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000012C )

#define PMC_IOU_SLCR_BNK0_RX_SPARE0_BNK0_RX_SPARE_SHIFT   0
#define PMC_IOU_SLCR_BNK0_RX_SPARE0_BNK0_RX_SPARE_WIDTH   32
#define PMC_IOU_SLCR_BNK0_RX_SPARE0_BNK0_RX_SPARE_MASK    0XFFFFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_RX_SPARE1
 */
#define PMC_IOU_SLCR_BNK0_RX_SPARE1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000130 )

#define PMC_IOU_SLCR_BNK0_RX_SPARE1_BNK0_RX_SPARE_SHIFT   0
#define PMC_IOU_SLCR_BNK0_RX_SPARE1_BNK0_RX_SPARE_WIDTH   20
#define PMC_IOU_SLCR_BNK0_RX_SPARE1_BNK0_RX_SPARE_MASK    0X000FFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_TX_SPARE0
 */
#define PMC_IOU_SLCR_BNK0_TX_SPARE0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000134 )

#define PMC_IOU_SLCR_BNK0_TX_SPARE0_BNK0_TX_SPARE_SHIFT   0
#define PMC_IOU_SLCR_BNK0_TX_SPARE0_BNK0_TX_SPARE_WIDTH   32
#define PMC_IOU_SLCR_BNK0_TX_SPARE0_BNK0_TX_SPARE_MASK    0XFFFFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_TX_SPARE1
 */
#define PMC_IOU_SLCR_BNK0_TX_SPARE1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000138 )

#define PMC_IOU_SLCR_BNK0_TX_SPARE1_BNK0_TX_SPARE_SHIFT   0
#define PMC_IOU_SLCR_BNK0_TX_SPARE1_BNK0_TX_SPARE_WIDTH   20
#define PMC_IOU_SLCR_BNK0_TX_SPARE1_BNK0_TX_SPARE_MASK    0X000FFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_SEL_EN1P8
 */
#define PMC_IOU_SLCR_BNK0_SEL_EN1P8    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000013C )

#define PMC_IOU_SLCR_BNK0_SEL_EN1P8_BNK0_SEL_EN1P8_SHIFT   0
#define PMC_IOU_SLCR_BNK0_SEL_EN1P8_BNK0_SEL_EN1P8_WIDTH   1
#define PMC_IOU_SLCR_BNK0_SEL_EN1P8_BNK0_SEL_EN1P8_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK0_EN_B_POR_DETECT
 */
#define PMC_IOU_SLCR_BNK0_EN_B_POR_DETECT    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000140 )

#define PMC_IOU_SLCR_BNK0_EN_B_POR_DETECT_BNK0_EN_B_POR_DETECT_SHIFT   0
#define PMC_IOU_SLCR_BNK0_EN_B_POR_DETECT_BNK0_EN_B_POR_DETECT_WIDTH   1
#define PMC_IOU_SLCR_BNK0_EN_B_POR_DETECT_BNK0_EN_B_POR_DETECT_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK0_LPF_BYP_POR_DETECT
 */
#define PMC_IOU_SLCR_BNK0_LPF_BYP_POR_DETECT    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000144 )

#define PMC_IOU_SLCR_BNK0_LPF_BYP_POR_DETECT_BNK0_LPF_BYP_POR_DETECT_SHIFT   0
#define PMC_IOU_SLCR_BNK0_LPF_BYP_POR_DETECT_BNK0_LPF_BYP_POR_DETECT_WIDTH   1
#define PMC_IOU_SLCR_BNK0_LPF_BYP_POR_DETECT_BNK0_LPF_BYP_POR_DETECT_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK0_EN_LATCH
 */
#define PMC_IOU_SLCR_BNK0_EN_LATCH    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000148 )

#define PMC_IOU_SLCR_BNK0_EN_LATCH_BNK0_EN_LATCH_SHIFT   0
#define PMC_IOU_SLCR_BNK0_EN_LATCH_BNK0_EN_LATCH_WIDTH   1
#define PMC_IOU_SLCR_BNK0_EN_LATCH_BNK0_EN_LATCH_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK0_VBG_LPF_BYP_B
 */
#define PMC_IOU_SLCR_BNK0_VBG_LPF_BYP_B    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000014C )

#define PMC_IOU_SLCR_BNK0_VBG_LPF_BYP_B_BNK0_VBG_LPF_BYP_B_SHIFT   0
#define PMC_IOU_SLCR_BNK0_VBG_LPF_BYP_B_BNK0_VBG_LPF_BYP_B_WIDTH   1
#define PMC_IOU_SLCR_BNK0_VBG_LPF_BYP_B_BNK0_VBG_LPF_BYP_B_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK0_EN_AMP_B
 */
#define PMC_IOU_SLCR_BNK0_EN_AMP_B    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000150 )

#define PMC_IOU_SLCR_BNK0_EN_AMP_B_BNK0_EN_AMP_B_SHIFT   0
#define PMC_IOU_SLCR_BNK0_EN_AMP_B_BNK0_EN_AMP_B_WIDTH   2
#define PMC_IOU_SLCR_BNK0_EN_AMP_B_BNK0_EN_AMP_B_MASK    0X00000003

/**
 * Register: PMC_IOU_SLCR_BNK0_SPARE_BIAS
 */
#define PMC_IOU_SLCR_BNK0_SPARE_BIAS    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000154 )

#define PMC_IOU_SLCR_BNK0_SPARE_BIAS_BNK0_SPARE_BIAS_SHIFT   0
#define PMC_IOU_SLCR_BNK0_SPARE_BIAS_BNK0_SPARE_BIAS_WIDTH   4
#define PMC_IOU_SLCR_BNK0_SPARE_BIAS_BNK0_SPARE_BIAS_MASK    0X0000000F

/**
 * Register: PMC_IOU_SLCR_BNK0_DRIVER_BIAS
 */
#define PMC_IOU_SLCR_BNK0_DRIVER_BIAS    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000158 )

#define PMC_IOU_SLCR_BNK0_DRIVER_BIAS_BNK0_DRIVER_BIAS_SHIFT   0
#define PMC_IOU_SLCR_BNK0_DRIVER_BIAS_BNK0_DRIVER_BIAS_WIDTH   15
#define PMC_IOU_SLCR_BNK0_DRIVER_BIAS_BNK0_DRIVER_BIAS_MASK    0X00007FFF

/**
 * Register: PMC_IOU_SLCR_BNK0_VMODE
 */
#define PMC_IOU_SLCR_BNK0_VMODE    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000015C )

#define PMC_IOU_SLCR_BNK0_VMODE_BNK0_VMODE_SHIFT   0
#define PMC_IOU_SLCR_BNK0_VMODE_BNK0_VMODE_WIDTH   1
#define PMC_IOU_SLCR_BNK0_VMODE_BNK0_VMODE_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK0_SEL_AUX_IO_RX
 */
#define PMC_IOU_SLCR_BNK0_SEL_AUX_IO_RX    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000160 )

#define PMC_IOU_SLCR_BNK0_SEL_AUX_IO_RX_BNK0_SEL_AUX_IO_RX_SHIFT   0
#define PMC_IOU_SLCR_BNK0_SEL_AUX_IO_RX_BNK0_SEL_AUX_IO_RX_WIDTH   26
#define PMC_IOU_SLCR_BNK0_SEL_AUX_IO_RX_BNK0_SEL_AUX_IO_RX_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK0_EN_TX_HS_MODE
 */
#define PMC_IOU_SLCR_BNK0_EN_TX_HS_MODE    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000164 )

#define PMC_IOU_SLCR_BNK0_EN_TX_HS_MODE_BNK0_EN_TX_HS_MODE_SHIFT   0
#define PMC_IOU_SLCR_BNK0_EN_TX_HS_MODE_BNK0_EN_TX_HS_MODE_WIDTH   26
#define PMC_IOU_SLCR_BNK0_EN_TX_HS_MODE_BNK0_EN_TX_HS_MODE_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_MIO_MST_TRI0
 */
#define PMC_IOU_SLCR_MIO_MST_TRI0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000200 )

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_25_TRI_SHIFT   25
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_25_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_25_TRI_MASK    0X02000000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_24_TRI_SHIFT   24
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_24_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_24_TRI_MASK    0X01000000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_23_TRI_SHIFT   23
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_23_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_23_TRI_MASK    0X00800000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_22_TRI_SHIFT   22
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_22_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_22_TRI_MASK    0X00400000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_21_TRI_SHIFT   21
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_21_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_21_TRI_MASK    0X00200000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_20_TRI_SHIFT   20
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_20_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_20_TRI_MASK    0X00100000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_19_TRI_SHIFT   19
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_19_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_19_TRI_MASK    0X00080000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_18_TRI_SHIFT   18
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_18_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_18_TRI_MASK    0X00040000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_17_TRI_SHIFT   17
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_17_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_17_TRI_MASK    0X00020000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_16_TRI_SHIFT   16
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_16_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_16_TRI_MASK    0X00010000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_15_TRI_SHIFT   15
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_15_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_15_TRI_MASK    0X00008000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_14_TRI_SHIFT   14
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_14_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_14_TRI_MASK    0X00004000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_13_TRI_SHIFT   13
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_13_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_13_TRI_MASK    0X00002000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_12_TRI_SHIFT   12
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_12_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_12_TRI_MASK    0X00001000

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_11_TRI_SHIFT   11
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_11_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_11_TRI_MASK    0X00000800

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_10_TRI_SHIFT   10
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_10_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_10_TRI_MASK    0X00000400

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_09_TRI_SHIFT   9
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_09_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_09_TRI_MASK    0X00000200

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_08_TRI_SHIFT   8
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_08_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_08_TRI_MASK    0X00000100

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_07_TRI_SHIFT   7
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_07_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_07_TRI_MASK    0X00000080

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_06_TRI_SHIFT   6
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_06_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_06_TRI_MASK    0X00000040

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_05_TRI_SHIFT   5
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_05_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_05_TRI_MASK    0X00000020

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_04_TRI_SHIFT   4
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_04_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_04_TRI_MASK    0X00000010

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_03_TRI_SHIFT   3
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_03_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_03_TRI_MASK    0X00000008

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_02_TRI_SHIFT   2
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_02_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_02_TRI_MASK    0X00000004

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_01_TRI_SHIFT   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_01_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_01_TRI_MASK    0X00000002

#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_00_TRI_SHIFT   0
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_00_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI0_PIN_00_TRI_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_MIO_MST_TRI1
 */
#define PMC_IOU_SLCR_MIO_MST_TRI1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000204 )

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_51_TRI_SHIFT   25
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_51_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_51_TRI_MASK    0X02000000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_50_TRI_SHIFT   24
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_50_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_50_TRI_MASK    0X01000000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_49_TRI_SHIFT   23
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_49_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_49_TRI_MASK    0X00800000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_48_TRI_SHIFT   22
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_48_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_48_TRI_MASK    0X00400000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_47_TRI_SHIFT   21
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_47_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_47_TRI_MASK    0X00200000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_46_TRI_SHIFT   20
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_46_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_46_TRI_MASK    0X00100000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_45_TRI_SHIFT   19
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_45_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_45_TRI_MASK    0X00080000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_44_TRI_SHIFT   18
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_44_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_44_TRI_MASK    0X00040000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_43_TRI_SHIFT   17
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_43_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_43_TRI_MASK    0X00020000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_42_TRI_SHIFT   16
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_42_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_42_TRI_MASK    0X00010000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_41_TRI_SHIFT   15
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_41_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_41_TRI_MASK    0X00008000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_40_TRI_SHIFT   14
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_40_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_40_TRI_MASK    0X00004000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_39_TRI_SHIFT   13
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_39_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_39_TRI_MASK    0X00002000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_38_TRI_SHIFT   12
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_38_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_38_TRI_MASK    0X00001000

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_37_TRI_SHIFT   11
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_37_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_37_TRI_MASK    0X00000800

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_36_TRI_SHIFT   10
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_36_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_36_TRI_MASK    0X00000400

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_35_TRI_SHIFT   9
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_35_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_35_TRI_MASK    0X00000200

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_34_TRI_SHIFT   8
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_34_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_34_TRI_MASK    0X00000100

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_33_TRI_SHIFT   7
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_33_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_33_TRI_MASK    0X00000080

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_32_TRI_SHIFT   6
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_32_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_32_TRI_MASK    0X00000040

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_31_TRI_SHIFT   5
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_31_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_31_TRI_MASK    0X00000020

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_30_TRI_SHIFT   4
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_30_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_30_TRI_MASK    0X00000010

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_29_TRI_SHIFT   3
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_29_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_29_TRI_MASK    0X00000008

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_28_TRI_SHIFT   2
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_28_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_28_TRI_MASK    0X00000004

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_27_TRI_SHIFT   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_27_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_27_TRI_MASK    0X00000002

#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_26_TRI_SHIFT   0
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_26_TRI_WIDTH   1
#define PMC_IOU_SLCR_MIO_MST_TRI1_PIN_26_TRI_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK1_EN_RX
 */
#define PMC_IOU_SLCR_BNK1_EN_RX    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000300 )

#define PMC_IOU_SLCR_BNK1_EN_RX_BNK1_EN_RX_SHIFT   0
#define PMC_IOU_SLCR_BNK1_EN_RX_BNK1_EN_RX_WIDTH   26
#define PMC_IOU_SLCR_BNK1_EN_RX_BNK1_EN_RX_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_SEL_RX0
 */
#define PMC_IOU_SLCR_BNK1_SEL_RX0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000304 )

#define PMC_IOU_SLCR_BNK1_SEL_RX0_BNK1_SEL_RX_SHIFT   0
#define PMC_IOU_SLCR_BNK1_SEL_RX0_BNK1_SEL_RX_WIDTH   32
#define PMC_IOU_SLCR_BNK1_SEL_RX0_BNK1_SEL_RX_MASK    0XFFFFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_SEL_RX1
 */
#define PMC_IOU_SLCR_BNK1_SEL_RX1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000308 )

#define PMC_IOU_SLCR_BNK1_SEL_RX1_BNK1_SEL_RX_SHIFT   0
#define PMC_IOU_SLCR_BNK1_SEL_RX1_BNK1_SEL_RX_WIDTH   20
#define PMC_IOU_SLCR_BNK1_SEL_RX1_BNK1_SEL_RX_MASK    0X000FFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_EN_RX_SCHMITT_HYST
 */
#define PMC_IOU_SLCR_BNK1_EN_RX_SCHMITT_HYST    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000030C )

#define PMC_IOU_SLCR_BNK1_EN_RX_SCHMITT_HYST_BNK1_EN_RX_SCHMITT_HYST_SHIFT   0
#define PMC_IOU_SLCR_BNK1_EN_RX_SCHMITT_HYST_BNK1_EN_RX_SCHMITT_HYST_WIDTH   26
#define PMC_IOU_SLCR_BNK1_EN_RX_SCHMITT_HYST_BNK1_EN_RX_SCHMITT_HYST_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_EN_WK_PD
 */
#define PMC_IOU_SLCR_BNK1_EN_WK_PD    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000310 )

#define PMC_IOU_SLCR_BNK1_EN_WK_PD_BNK1_EN_WK_PD_SHIFT   0
#define PMC_IOU_SLCR_BNK1_EN_WK_PD_BNK1_EN_WK_PD_WIDTH   26
#define PMC_IOU_SLCR_BNK1_EN_WK_PD_BNK1_EN_WK_PD_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_EN_WK_PU
 */
#define PMC_IOU_SLCR_BNK1_EN_WK_PU    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000314 )

#define PMC_IOU_SLCR_BNK1_EN_WK_PU_BNK1_EN_WK_PU_SHIFT   0
#define PMC_IOU_SLCR_BNK1_EN_WK_PU_BNK1_EN_WK_PU_WIDTH   26
#define PMC_IOU_SLCR_BNK1_EN_WK_PU_BNK1_EN_WK_PU_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_SEL_DRV0
 */
#define PMC_IOU_SLCR_BNK1_SEL_DRV0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000318 )

#define PMC_IOU_SLCR_BNK1_SEL_DRV0_BNK1_SEL_DRV_SHIFT   0
#define PMC_IOU_SLCR_BNK1_SEL_DRV0_BNK1_SEL_DRV_WIDTH   32
#define PMC_IOU_SLCR_BNK1_SEL_DRV0_BNK1_SEL_DRV_MASK    0XFFFFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_SEL_DRV1
 */
#define PMC_IOU_SLCR_BNK1_SEL_DRV1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000031C )

#define PMC_IOU_SLCR_BNK1_SEL_DRV1_BNK1_SEL_DRV_SHIFT   0
#define PMC_IOU_SLCR_BNK1_SEL_DRV1_BNK1_SEL_DRV_WIDTH   20
#define PMC_IOU_SLCR_BNK1_SEL_DRV1_BNK1_SEL_DRV_MASK    0X000FFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_SEL_SLEW
 */
#define PMC_IOU_SLCR_BNK1_SEL_SLEW    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000320 )

#define PMC_IOU_SLCR_BNK1_SEL_SLEW_BNK1_SEL_SLEW_SHIFT   0
#define PMC_IOU_SLCR_BNK1_SEL_SLEW_BNK1_SEL_SLEW_WIDTH   26
#define PMC_IOU_SLCR_BNK1_SEL_SLEW_BNK1_SEL_SLEW_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_EN_DFT_OPT_INV
 */
#define PMC_IOU_SLCR_BNK1_EN_DFT_OPT_INV    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000324 )

#define PMC_IOU_SLCR_BNK1_EN_DFT_OPT_INV_BNK1_EN_DFT_OPT_INV_SHIFT   0
#define PMC_IOU_SLCR_BNK1_EN_DFT_OPT_INV_BNK1_EN_DFT_OPT_INV_WIDTH   26
#define PMC_IOU_SLCR_BNK1_EN_DFT_OPT_INV_BNK1_EN_DFT_OPT_INV_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_EN_PAD2PAD_LOOPBACK
 */
#define PMC_IOU_SLCR_BNK1_EN_PAD2PAD_LOOPBACK    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000328 )

#define PMC_IOU_SLCR_BNK1_EN_PAD2PAD_LOOPBACK_BNK1_EN_PAD2PAD_LOOPBACK_SHIFT   0
#define PMC_IOU_SLCR_BNK1_EN_PAD2PAD_LOOPBACK_BNK1_EN_PAD2PAD_LOOPBACK_WIDTH   13
#define PMC_IOU_SLCR_BNK1_EN_PAD2PAD_LOOPBACK_BNK1_EN_PAD2PAD_LOOPBACK_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_BNK1_RX_SPARE0
 */
#define PMC_IOU_SLCR_BNK1_RX_SPARE0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000032C )

#define PMC_IOU_SLCR_BNK1_RX_SPARE0_BNK1_RX_SPARE_SHIFT   0
#define PMC_IOU_SLCR_BNK1_RX_SPARE0_BNK1_RX_SPARE_WIDTH   32
#define PMC_IOU_SLCR_BNK1_RX_SPARE0_BNK1_RX_SPARE_MASK    0XFFFFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_RX_SPARE1
 */
#define PMC_IOU_SLCR_BNK1_RX_SPARE1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000330 )

#define PMC_IOU_SLCR_BNK1_RX_SPARE1_BNK1_RX_SPARE_SHIFT   0
#define PMC_IOU_SLCR_BNK1_RX_SPARE1_BNK1_RX_SPARE_WIDTH   20
#define PMC_IOU_SLCR_BNK1_RX_SPARE1_BNK1_RX_SPARE_MASK    0X000FFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_TX_SPARE0
 */
#define PMC_IOU_SLCR_BNK1_TX_SPARE0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000334 )

#define PMC_IOU_SLCR_BNK1_TX_SPARE0_BNK1_TX_SPARE_SHIFT   0
#define PMC_IOU_SLCR_BNK1_TX_SPARE0_BNK1_TX_SPARE_WIDTH   32
#define PMC_IOU_SLCR_BNK1_TX_SPARE0_BNK1_TX_SPARE_MASK    0XFFFFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_TX_SPARE1
 */
#define PMC_IOU_SLCR_BNK1_TX_SPARE1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000338 )

#define PMC_IOU_SLCR_BNK1_TX_SPARE1_BNK1_TX_SPARE_SHIFT   0
#define PMC_IOU_SLCR_BNK1_TX_SPARE1_BNK1_TX_SPARE_WIDTH   20
#define PMC_IOU_SLCR_BNK1_TX_SPARE1_BNK1_TX_SPARE_MASK    0X000FFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_SEL_EN1P8
 */
#define PMC_IOU_SLCR_BNK1_SEL_EN1P8    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000033C )

#define PMC_IOU_SLCR_BNK1_SEL_EN1P8_BNK1_SEL_EN1P8_SHIFT   0
#define PMC_IOU_SLCR_BNK1_SEL_EN1P8_BNK1_SEL_EN1P8_WIDTH   1
#define PMC_IOU_SLCR_BNK1_SEL_EN1P8_BNK1_SEL_EN1P8_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK1_EN_B_POR_DETECT
 */
#define PMC_IOU_SLCR_BNK1_EN_B_POR_DETECT    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000340 )

#define PMC_IOU_SLCR_BNK1_EN_B_POR_DETECT_BNK1_EN_B_POR_DETECT_SHIFT   0
#define PMC_IOU_SLCR_BNK1_EN_B_POR_DETECT_BNK1_EN_B_POR_DETECT_WIDTH   1
#define PMC_IOU_SLCR_BNK1_EN_B_POR_DETECT_BNK1_EN_B_POR_DETECT_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK1_LPF_BYP_POR_DETECT
 */
#define PMC_IOU_SLCR_BNK1_LPF_BYP_POR_DETECT    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000344 )

#define PMC_IOU_SLCR_BNK1_LPF_BYP_POR_DETECT_BNK1_LPF_BYP_POR_DETECT_SHIFT   0
#define PMC_IOU_SLCR_BNK1_LPF_BYP_POR_DETECT_BNK1_LPF_BYP_POR_DETECT_WIDTH   1
#define PMC_IOU_SLCR_BNK1_LPF_BYP_POR_DETECT_BNK1_LPF_BYP_POR_DETECT_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK1_EN_LATCH
 */
#define PMC_IOU_SLCR_BNK1_EN_LATCH    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000348 )

#define PMC_IOU_SLCR_BNK1_EN_LATCH_BNK1_EN_LATCH_SHIFT   0
#define PMC_IOU_SLCR_BNK1_EN_LATCH_BNK1_EN_LATCH_WIDTH   1
#define PMC_IOU_SLCR_BNK1_EN_LATCH_BNK1_EN_LATCH_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK1_VBG_LPF_BYP_B
 */
#define PMC_IOU_SLCR_BNK1_VBG_LPF_BYP_B    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000034C )

#define PMC_IOU_SLCR_BNK1_VBG_LPF_BYP_B_BNK1_VBG_LPF_BYP_B_SHIFT   0
#define PMC_IOU_SLCR_BNK1_VBG_LPF_BYP_B_BNK1_VBG_LPF_BYP_B_WIDTH   1
#define PMC_IOU_SLCR_BNK1_VBG_LPF_BYP_B_BNK1_VBG_LPF_BYP_B_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK1_EN_AMP_B
 */
#define PMC_IOU_SLCR_BNK1_EN_AMP_B    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000350 )

#define PMC_IOU_SLCR_BNK1_EN_AMP_B_BNK1_EN_AMP_B_SHIFT   0
#define PMC_IOU_SLCR_BNK1_EN_AMP_B_BNK1_EN_AMP_B_WIDTH   2
#define PMC_IOU_SLCR_BNK1_EN_AMP_B_BNK1_EN_AMP_B_MASK    0X00000003

/**
 * Register: PMC_IOU_SLCR_BNK1_SPARE_BIAS
 */
#define PMC_IOU_SLCR_BNK1_SPARE_BIAS    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000354 )

#define PMC_IOU_SLCR_BNK1_SPARE_BIAS_BNK1_SPARE_BIAS_SHIFT   0
#define PMC_IOU_SLCR_BNK1_SPARE_BIAS_BNK1_SPARE_BIAS_WIDTH   4
#define PMC_IOU_SLCR_BNK1_SPARE_BIAS_BNK1_SPARE_BIAS_MASK    0X0000000F

/**
 * Register: PMC_IOU_SLCR_BNK1_DRIVER_BIAS
 */
#define PMC_IOU_SLCR_BNK1_DRIVER_BIAS    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000358 )

#define PMC_IOU_SLCR_BNK1_DRIVER_BIAS_BNK1_DRIVER_BIAS_SHIFT   0
#define PMC_IOU_SLCR_BNK1_DRIVER_BIAS_BNK1_DRIVER_BIAS_WIDTH   15
#define PMC_IOU_SLCR_BNK1_DRIVER_BIAS_BNK1_DRIVER_BIAS_MASK    0X00007FFF

/**
 * Register: PMC_IOU_SLCR_BNK1_VMODE
 */
#define PMC_IOU_SLCR_BNK1_VMODE    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000035C )

#define PMC_IOU_SLCR_BNK1_VMODE_BNK1_VMODE_SHIFT   0
#define PMC_IOU_SLCR_BNK1_VMODE_BNK1_VMODE_WIDTH   1
#define PMC_IOU_SLCR_BNK1_VMODE_BNK1_VMODE_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_BNK1_SEL_AUX_IO_RX
 */
#define PMC_IOU_SLCR_BNK1_SEL_AUX_IO_RX    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000360 )

#define PMC_IOU_SLCR_BNK1_SEL_AUX_IO_RX_BNK1_SEL_AUX_IO_RX_SHIFT   0
#define PMC_IOU_SLCR_BNK1_SEL_AUX_IO_RX_BNK1_SEL_AUX_IO_RX_WIDTH   26
#define PMC_IOU_SLCR_BNK1_SEL_AUX_IO_RX_BNK1_SEL_AUX_IO_RX_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_BNK1_EN_TX_HS_MODE
 */
#define PMC_IOU_SLCR_BNK1_EN_TX_HS_MODE    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000364 )

#define PMC_IOU_SLCR_BNK1_EN_TX_HS_MODE_BNK1_EN_TX_HS_MODE_SHIFT   0
#define PMC_IOU_SLCR_BNK1_EN_TX_HS_MODE_BNK1_EN_TX_HS_MODE_WIDTH   26
#define PMC_IOU_SLCR_BNK1_EN_TX_HS_MODE_BNK1_EN_TX_HS_MODE_MASK    0X03FFFFFF

/**
 * Register: PMC_IOU_SLCR_SD0_CLK_CTRL
 */
#define PMC_IOU_SLCR_SD0_CLK_CTRL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000400 )

#define PMC_IOU_SLCR_SD0_CLK_CTRL_SDIO0_FBCLK_SEL_SHIFT   2
#define PMC_IOU_SLCR_SD0_CLK_CTRL_SDIO0_FBCLK_SEL_WIDTH   1
#define PMC_IOU_SLCR_SD0_CLK_CTRL_SDIO0_FBCLK_SEL_MASK    0X00000004

#define PMC_IOU_SLCR_SD0_CLK_CTRL_SDIO0_RX_SRC_SEL_SHIFT   0
#define PMC_IOU_SLCR_SD0_CLK_CTRL_SDIO0_RX_SRC_SEL_WIDTH   2
#define PMC_IOU_SLCR_SD0_CLK_CTRL_SDIO0_RX_SRC_SEL_MASK    0X00000003

/**
 * Register: PMC_IOU_SLCR_SD0_CTRL_REG
 */
#define PMC_IOU_SLCR_SD0_CTRL_REG    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000404 )

#define PMC_IOU_SLCR_SD0_CTRL_REG_SD0_EMMC_SEL_SHIFT   0
#define PMC_IOU_SLCR_SD0_CTRL_REG_SD0_EMMC_SEL_WIDTH   1
#define PMC_IOU_SLCR_SD0_CTRL_REG_SD0_EMMC_SEL_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD0_CONFIG_REG1
 */
#define PMC_IOU_SLCR_SD0_CONFIG_REG1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000410 )

#define PMC_IOU_SLCR_SD0_CONFIG_REG1_SD0_BASECLK_SHIFT   7
#define PMC_IOU_SLCR_SD0_CONFIG_REG1_SD0_BASECLK_WIDTH   8
#define PMC_IOU_SLCR_SD0_CONFIG_REG1_SD0_BASECLK_MASK    0X00007F80

#define PMC_IOU_SLCR_SD0_CONFIG_REG1_SD0_TUNIGCOUNT_SHIFT   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG1_SD0_TUNIGCOUNT_WIDTH   6
#define PMC_IOU_SLCR_SD0_CONFIG_REG1_SD0_TUNIGCOUNT_MASK    0X0000007E

#define PMC_IOU_SLCR_SD0_CONFIG_REG1_SD0_ASYNCWKPENA_SHIFT   0
#define PMC_IOU_SLCR_SD0_CONFIG_REG1_SD0_ASYNCWKPENA_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG1_SD0_ASYNCWKPENA_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD0_CONFIG_REG2
 */
#define PMC_IOU_SLCR_SD0_CONFIG_REG2    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000414 )

#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_SLOTTYPE_SHIFT   12
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_SLOTTYPE_WIDTH   2
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_SLOTTYPE_MASK    0X00003000

#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_ASYCINTR_SHIFT   11
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_ASYCINTR_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_ASYCINTR_MASK    0X00000800

#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_64BIT_SHIFT   10
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_64BIT_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_64BIT_MASK    0X00000400

#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_1P8V_SHIFT   9
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_1P8V_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_1P8V_MASK    0X00000200

#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_3P0V_SHIFT   8
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_3P0V_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_3P0V_MASK    0X00000100

#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_3P3V_SHIFT   7
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_3P3V_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_3P3V_MASK    0X00000080

#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_SUSPRES_SHIFT   6
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_SUSPRES_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_SUSPRES_MASK    0X00000040

#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_SDMA_SHIFT   5
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_SDMA_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_SDMA_MASK    0X00000020

#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_HIGHSPEED_SHIFT   4
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_HIGHSPEED_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_HIGHSPEED_MASK    0X00000010

#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_ADMA2_SHIFT   3
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_ADMA2_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_ADMA2_MASK    0X00000008

#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_8BIT_SHIFT   2
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_8BIT_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_8BIT_MASK    0X00000004

#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_MAXBLK_SHIFT   0
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_MAXBLK_WIDTH   2
#define PMC_IOU_SLCR_SD0_CONFIG_REG2_SD0_MAXBLK_MASK    0X00000003

/**
 * Register: PMC_IOU_SLCR_SD0_CONFIG_REG3
 */
#define PMC_IOU_SLCR_SD0_CONFIG_REG3    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000418 )

#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_TUNINGSDR50_SHIFT   10
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_TUNINGSDR50_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_TUNINGSDR50_MASK    0X00000400

#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_RETUNETMR_SHIFT   6
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_RETUNETMR_WIDTH   4
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_RETUNETMR_MASK    0X000003C0

#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_DDRIVER_SHIFT   5
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_DDRIVER_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_DDRIVER_MASK    0X00000020

#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_CDRIVER_SHIFT   4
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_CDRIVER_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_CDRIVER_MASK    0X00000010

#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_ADRIVER_SHIFT   3
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_ADRIVER_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_ADRIVER_MASK    0X00000008

#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_DDR50_SHIFT   2
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_DDR50_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_DDR50_MASK    0X00000004

#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_SDR104_SHIFT   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_SDR104_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_SDR104_MASK    0X00000002

#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_SDR50_SHIFT   0
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_SDR50_WIDTH   1
#define PMC_IOU_SLCR_SD0_CONFIG_REG3_SD0_SDR50_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD0_INITPRESET
 */
#define PMC_IOU_SLCR_SD0_INITPRESET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000041C )

#define PMC_IOU_SLCR_SD0_INITPRESET_SD0_INITPRESET_SHIFT   0
#define PMC_IOU_SLCR_SD0_INITPRESET_SD0_INITPRESET_WIDTH   13
#define PMC_IOU_SLCR_SD0_INITPRESET_SD0_INITPRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD0_DSPPRESET
 */
#define PMC_IOU_SLCR_SD0_DSPPRESET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000420 )

#define PMC_IOU_SLCR_SD0_DSPPRESET_SD0_DSPPRESET_SHIFT   0
#define PMC_IOU_SLCR_SD0_DSPPRESET_SD0_DSPPRESET_WIDTH   13
#define PMC_IOU_SLCR_SD0_DSPPRESET_SD0_DSPPRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD0_HSPDPRESET
 */
#define PMC_IOU_SLCR_SD0_HSPDPRESET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000424 )

#define PMC_IOU_SLCR_SD0_HSPDPRESET_SD0_HSPDPRESET_SHIFT   0
#define PMC_IOU_SLCR_SD0_HSPDPRESET_SD0_HSPDPRESET_WIDTH   13
#define PMC_IOU_SLCR_SD0_HSPDPRESET_SD0_HSPDPRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD0_SDR12PRESET
 */
#define PMC_IOU_SLCR_SD0_SDR12PRESET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000428 )

#define PMC_IOU_SLCR_SD0_SDR12PRESET_SD0_SDR12PRESET_SHIFT   0
#define PMC_IOU_SLCR_SD0_SDR12PRESET_SD0_SDR12PRESET_WIDTH   13
#define PMC_IOU_SLCR_SD0_SDR12PRESET_SD0_SDR12PRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD0_SDR25PRESET
 */
#define PMC_IOU_SLCR_SD0_SDR25PRESET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000042C )

#define PMC_IOU_SLCR_SD0_SDR25PRESET_SD0_SDR25PRESET_SHIFT   0
#define PMC_IOU_SLCR_SD0_SDR25PRESET_SD0_SDR25PRESET_WIDTH   13
#define PMC_IOU_SLCR_SD0_SDR25PRESET_SD0_SDR25PRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD0_SDR50PRSET
 */
#define PMC_IOU_SLCR_SD0_SDR50PRSET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000430 )

#define PMC_IOU_SLCR_SD0_SDR50PRSET_SD0_SDR50PRESET_SHIFT   0
#define PMC_IOU_SLCR_SD0_SDR50PRSET_SD0_SDR50PRESET_WIDTH   13
#define PMC_IOU_SLCR_SD0_SDR50PRSET_SD0_SDR50PRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD0_SDR104PRST
 */
#define PMC_IOU_SLCR_SD0_SDR104PRST    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000434 )

#define PMC_IOU_SLCR_SD0_SDR104PRST_SD0_SDR104PRESET_SHIFT   0
#define PMC_IOU_SLCR_SD0_SDR104PRST_SD0_SDR104PRESET_WIDTH   13
#define PMC_IOU_SLCR_SD0_SDR104PRST_SD0_SDR104PRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD0_DDR50PRESET
 */
#define PMC_IOU_SLCR_SD0_DDR50PRESET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000438 )

#define PMC_IOU_SLCR_SD0_DDR50PRESET_SD0_DDR50PRESET_SHIFT   0
#define PMC_IOU_SLCR_SD0_DDR50PRESET_SD0_DDR50PRESET_WIDTH   13
#define PMC_IOU_SLCR_SD0_DDR50PRESET_SD0_DDR50PRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD0_MAXCUR1P8
 */
#define PMC_IOU_SLCR_SD0_MAXCUR1P8    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000043C )

#define PMC_IOU_SLCR_SD0_MAXCUR1P8_SD0_MAXCUR1P8_SHIFT   0
#define PMC_IOU_SLCR_SD0_MAXCUR1P8_SD0_MAXCUR1P8_WIDTH   8
#define PMC_IOU_SLCR_SD0_MAXCUR1P8_SD0_MAXCUR1P8_MASK    0X000000FF

/**
 * Register: PMC_IOU_SLCR_SD0_MAXCUR3P0
 */
#define PMC_IOU_SLCR_SD0_MAXCUR3P0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000440 )

#define PMC_IOU_SLCR_SD0_MAXCUR3P0_SD0_MAXCUR3P0_SHIFT   0
#define PMC_IOU_SLCR_SD0_MAXCUR3P0_SD0_MAXCUR3P0_WIDTH   8
#define PMC_IOU_SLCR_SD0_MAXCUR3P0_SD0_MAXCUR3P0_MASK    0X000000FF

/**
 * Register: PMC_IOU_SLCR_SD0_MAXCUR3P3
 */
#define PMC_IOU_SLCR_SD0_MAXCUR3P3    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000444 )

#define PMC_IOU_SLCR_SD0_MAXCUR3P3_SD0_MAXCUR3P3_SHIFT   0
#define PMC_IOU_SLCR_SD0_MAXCUR3P3_SD0_MAXCUR3P3_WIDTH   8
#define PMC_IOU_SLCR_SD0_MAXCUR3P3_SD0_MAXCUR3P3_MASK    0X000000FF

/**
 * Register: PMC_IOU_SLCR_SD0_DLL_CTRL
 */
#define PMC_IOU_SLCR_SD0_DLL_CTRL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000448 )

#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_CLKSTABLE_CFG_SHIFT   9
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_CLKSTABLE_CFG_WIDTH   1
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_CLKSTABLE_CFG_MASK    0X00000200

#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_CFG_SHIFT   5
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_CFG_WIDTH   4
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_CFG_MASK    0X000001E0

#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_PSDONE_SHIFT   4
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_PSDONE_WIDTH   1
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_PSDONE_MASK    0X00000010

#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_OVF_SHIFT   3
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_OVF_WIDTH   1
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_OVF_MASK    0X00000008

#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_RST_SHIFT   2
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_RST_WIDTH   1
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_RST_MASK    0X00000004

#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_TESTMODE_SHIFT   1
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_TESTMODE_WIDTH   1
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_TESTMODE_MASK    0X00000002

#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_LOCK_SHIFT   0
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_LOCK_WIDTH   1
#define PMC_IOU_SLCR_SD0_DLL_CTRL_SD0_DLL_LOCK_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD0_CDN_CTRL
 */
#define PMC_IOU_SLCR_SD0_CDN_CTRL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000044C )

#define PMC_IOU_SLCR_SD0_CDN_CTRL_SD0_CDN_CTRL_SHIFT   0
#define PMC_IOU_SLCR_SD0_CDN_CTRL_SD0_CDN_CTRL_WIDTH   1
#define PMC_IOU_SLCR_SD0_CDN_CTRL_SD0_CDN_CTRL_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD0_DLL_TEST
 */
#define PMC_IOU_SLCR_SD0_DLL_TEST    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000450 )

#define PMC_IOU_SLCR_SD0_DLL_TEST_DLL_DIV_SHIFT   16
#define PMC_IOU_SLCR_SD0_DLL_TEST_DLL_DIV_WIDTH   8
#define PMC_IOU_SLCR_SD0_DLL_TEST_DLL_DIV_MASK    0X00FF0000

#define PMC_IOU_SLCR_SD0_DLL_TEST_DLL_TX_SEL_SHIFT   9
#define PMC_IOU_SLCR_SD0_DLL_TEST_DLL_TX_SEL_WIDTH   7
#define PMC_IOU_SLCR_SD0_DLL_TEST_DLL_TX_SEL_MASK    0X0000FE00

#define PMC_IOU_SLCR_SD0_DLL_TEST_DLL_RX_SEL_SHIFT   0
#define PMC_IOU_SLCR_SD0_DLL_TEST_DLL_RX_SEL_WIDTH   9
#define PMC_IOU_SLCR_SD0_DLL_TEST_DLL_RX_SEL_MASK    0X000001FF

/**
 * Register: PMC_IOU_SLCR_SD0_RX_TUNING_SEL
 */
#define PMC_IOU_SLCR_SD0_RX_TUNING_SEL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000454 )

#define PMC_IOU_SLCR_SD0_RX_TUNING_SEL_SD0_RX_SEL_SHIFT   0
#define PMC_IOU_SLCR_SD0_RX_TUNING_SEL_SD0_RX_SEL_WIDTH   9
#define PMC_IOU_SLCR_SD0_RX_TUNING_SEL_SD0_RX_SEL_MASK    0X000001FF

/**
 * Register: PMC_IOU_SLCR_SD0_DLL_DIV_MAP0
 */
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000458 )

#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0_DIV_3_SHIFT   24
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0_DIV_3_WIDTH   8
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0_DIV_3_MASK    0XFF000000

#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0_DIV_2_SHIFT   16
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0_DIV_2_WIDTH   8
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0_DIV_2_MASK    0X00FF0000

#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0_DIV_1_SHIFT   8
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0_DIV_1_WIDTH   8
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0_DIV_1_MASK    0X0000FF00

#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0_DIV_0_SHIFT   0
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0_DIV_0_WIDTH   8
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP0_DIV_0_MASK    0X000000FF

/**
 * Register: PMC_IOU_SLCR_SD0_DLL_DIV_MAP1
 */
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000045C )

#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1_DIV_7_SHIFT   24
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1_DIV_7_WIDTH   8
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1_DIV_7_MASK    0XFF000000

#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1_DIV_6_SHIFT   16
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1_DIV_6_WIDTH   8
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1_DIV_6_MASK    0X00FF0000

#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1_DIV_5_SHIFT   8
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1_DIV_5_WIDTH   8
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1_DIV_5_MASK    0X0000FF00

#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1_DIV_4_SHIFT   0
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1_DIV_4_WIDTH   8
#define PMC_IOU_SLCR_SD0_DLL_DIV_MAP1_DIV_4_MASK    0X000000FF

/**
 * Register: PMC_IOU_SLCR_SD0_IOU_COHERENT_CTRL
 */
#define PMC_IOU_SLCR_SD0_IOU_COHERENT_CTRL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000460 )

#define PMC_IOU_SLCR_SD0_IOU_COHERENT_CTRL_SD0_AXI_COH_SHIFT   0
#define PMC_IOU_SLCR_SD0_IOU_COHERENT_CTRL_SD0_AXI_COH_WIDTH   4
#define PMC_IOU_SLCR_SD0_IOU_COHERENT_CTRL_SD0_AXI_COH_MASK    0X0000000F

/**
 * Register: PMC_IOU_SLCR_SD0_IOU_INTERCONNECT_ROUTE
 */
#define PMC_IOU_SLCR_SD0_IOU_INTERCONNECT_ROUTE    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000464 )

#define PMC_IOU_SLCR_SD0_IOU_INTERCONNECT_ROUTE_SD0_SHIFT   0
#define PMC_IOU_SLCR_SD0_IOU_INTERCONNECT_ROUTE_SD0_WIDTH   1
#define PMC_IOU_SLCR_SD0_IOU_INTERCONNECT_ROUTE_SD0_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD0_IOU_RAM
 */
#define PMC_IOU_SLCR_SD0_IOU_RAM    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000468 )

#define PMC_IOU_SLCR_SD0_IOU_RAM_STOV0_SHIFT   7
#define PMC_IOU_SLCR_SD0_IOU_RAM_STOV0_WIDTH   1
#define PMC_IOU_SLCR_SD0_IOU_RAM_STOV0_MASK    0X00000080

#define PMC_IOU_SLCR_SD0_IOU_RAM_EMASA0_SHIFT   6
#define PMC_IOU_SLCR_SD0_IOU_RAM_EMASA0_WIDTH   1
#define PMC_IOU_SLCR_SD0_IOU_RAM_EMASA0_MASK    0X00000040

#define PMC_IOU_SLCR_SD0_IOU_RAM_EMAB0_SHIFT   3
#define PMC_IOU_SLCR_SD0_IOU_RAM_EMAB0_WIDTH   3
#define PMC_IOU_SLCR_SD0_IOU_RAM_EMAB0_MASK    0X00000038

#define PMC_IOU_SLCR_SD0_IOU_RAM_EMAA0_SHIFT   0
#define PMC_IOU_SLCR_SD0_IOU_RAM_EMAA0_WIDTH   3
#define PMC_IOU_SLCR_SD0_IOU_RAM_EMAA0_MASK    0X00000007

/**
 * Register: PMC_IOU_SLCR_SD0_IOU_INTERCONNECT_QOS
 */
#define PMC_IOU_SLCR_SD0_IOU_INTERCONNECT_QOS    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000046C )

#define PMC_IOU_SLCR_SD0_IOU_INTERCONNECT_QOS_SD0_QOS_SHIFT   0
#define PMC_IOU_SLCR_SD0_IOU_INTERCONNECT_QOS_SD0_QOS_WIDTH   4
#define PMC_IOU_SLCR_SD0_IOU_INTERCONNECT_QOS_SD0_QOS_MASK    0X0000000F

/**
 * Register: PMC_IOU_SLCR_SD1_CLK_CTRL
 */
#define PMC_IOU_SLCR_SD1_CLK_CTRL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000480 )

#define PMC_IOU_SLCR_SD1_CLK_CTRL_SDIO1_FBCLK_SEL_SHIFT   1
#define PMC_IOU_SLCR_SD1_CLK_CTRL_SDIO1_FBCLK_SEL_WIDTH   1
#define PMC_IOU_SLCR_SD1_CLK_CTRL_SDIO1_FBCLK_SEL_MASK    0X00000002

#define PMC_IOU_SLCR_SD1_CLK_CTRL_SDIO1_RX_SRC_SEL_SHIFT   0
#define PMC_IOU_SLCR_SD1_CLK_CTRL_SDIO1_RX_SRC_SEL_WIDTH   1
#define PMC_IOU_SLCR_SD1_CLK_CTRL_SDIO1_RX_SRC_SEL_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD1_CTRL_REG
 */
#define PMC_IOU_SLCR_SD1_CTRL_REG    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000484 )

#define PMC_IOU_SLCR_SD1_CTRL_REG_SD1_EMMC_SEL_SHIFT   0
#define PMC_IOU_SLCR_SD1_CTRL_REG_SD1_EMMC_SEL_WIDTH   1
#define PMC_IOU_SLCR_SD1_CTRL_REG_SD1_EMMC_SEL_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD1_CONFIG_REG1
 */
#define PMC_IOU_SLCR_SD1_CONFIG_REG1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000490 )

#define PMC_IOU_SLCR_SD1_CONFIG_REG1_SD1_BASECLK_SHIFT   7
#define PMC_IOU_SLCR_SD1_CONFIG_REG1_SD1_BASECLK_WIDTH   8
#define PMC_IOU_SLCR_SD1_CONFIG_REG1_SD1_BASECLK_MASK    0X00007F80

#define PMC_IOU_SLCR_SD1_CONFIG_REG1_SD1_TUNIGCOUNT_SHIFT   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG1_SD1_TUNIGCOUNT_WIDTH   6
#define PMC_IOU_SLCR_SD1_CONFIG_REG1_SD1_TUNIGCOUNT_MASK    0X0000007E

#define PMC_IOU_SLCR_SD1_CONFIG_REG1_SD1_ASYNCWKPENA_SHIFT   0
#define PMC_IOU_SLCR_SD1_CONFIG_REG1_SD1_ASYNCWKPENA_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG1_SD1_ASYNCWKPENA_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD1_CONFIG_REG2
 */
#define PMC_IOU_SLCR_SD1_CONFIG_REG2    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000494 )

#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_SLOTTYPE_SHIFT   12
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_SLOTTYPE_WIDTH   2
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_SLOTTYPE_MASK    0X00003000

#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_ASYCINTR_SHIFT   11
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_ASYCINTR_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_ASYCINTR_MASK    0X00000800

#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_64BIT_SHIFT   10
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_64BIT_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_64BIT_MASK    0X00000400

#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_1P8V_SHIFT   9
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_1P8V_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_1P8V_MASK    0X00000200

#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_3P0V_SHIFT   8
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_3P0V_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_3P0V_MASK    0X00000100

#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_3P3V_SHIFT   7
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_3P3V_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_3P3V_MASK    0X00000080

#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_SUSPRES_SHIFT   6
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_SUSPRES_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_SUSPRES_MASK    0X00000040

#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_SDMA_SHIFT   5
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_SDMA_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_SDMA_MASK    0X00000020

#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_HIGHSPEED_SHIFT   4
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_HIGHSPEED_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_HIGHSPEED_MASK    0X00000010

#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_ADMA2_SHIFT   3
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_ADMA2_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_ADMA2_MASK    0X00000008

#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_8BIT_SHIFT   2
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_8BIT_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_8BIT_MASK    0X00000004

#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_MAXBLK_SHIFT   0
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_MAXBLK_WIDTH   2
#define PMC_IOU_SLCR_SD1_CONFIG_REG2_SD1_MAXBLK_MASK    0X00000003

/**
 * Register: PMC_IOU_SLCR_SD1_CONFIG_REG3
 */
#define PMC_IOU_SLCR_SD1_CONFIG_REG3    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000498 )

#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_TUNINGSDR50_SHIFT   10
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_TUNINGSDR50_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_TUNINGSDR50_MASK    0X00000400

#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_RETUNETMR_SHIFT   6
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_RETUNETMR_WIDTH   4
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_RETUNETMR_MASK    0X000003C0

#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_DDRIVER_SHIFT   5
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_DDRIVER_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_DDRIVER_MASK    0X00000020

#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_CDRIVER_SHIFT   4
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_CDRIVER_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_CDRIVER_MASK    0X00000010

#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_ADRIVER_SHIFT   3
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_ADRIVER_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_ADRIVER_MASK    0X00000008

#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_DDR50_SHIFT   2
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_DDR50_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_DDR50_MASK    0X00000004

#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_SDR104_SHIFT   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_SDR104_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_SDR104_MASK    0X00000002

#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_SDR50_SHIFT   0
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_SDR50_WIDTH   1
#define PMC_IOU_SLCR_SD1_CONFIG_REG3_SD1_SDR50_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD1_INITPRESET
 */
#define PMC_IOU_SLCR_SD1_INITPRESET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000049C )

#define PMC_IOU_SLCR_SD1_INITPRESET_SD1_INITPRESET_SHIFT   0
#define PMC_IOU_SLCR_SD1_INITPRESET_SD1_INITPRESET_WIDTH   13
#define PMC_IOU_SLCR_SD1_INITPRESET_SD1_INITPRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD1_DSPPRESET
 */
#define PMC_IOU_SLCR_SD1_DSPPRESET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004A0 )

#define PMC_IOU_SLCR_SD1_DSPPRESET_SD1_DSPPRESET_SHIFT   0
#define PMC_IOU_SLCR_SD1_DSPPRESET_SD1_DSPPRESET_WIDTH   13
#define PMC_IOU_SLCR_SD1_DSPPRESET_SD1_DSPPRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD1_HSPDPRESET
 */
#define PMC_IOU_SLCR_SD1_HSPDPRESET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004A4 )

#define PMC_IOU_SLCR_SD1_HSPDPRESET_SD1_HSPDPRESET_SHIFT   0
#define PMC_IOU_SLCR_SD1_HSPDPRESET_SD1_HSPDPRESET_WIDTH   13
#define PMC_IOU_SLCR_SD1_HSPDPRESET_SD1_HSPDPRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD1_SDR12PRESET
 */
#define PMC_IOU_SLCR_SD1_SDR12PRESET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004A8 )

#define PMC_IOU_SLCR_SD1_SDR12PRESET_SD1_SDR12PRESET_SHIFT   0
#define PMC_IOU_SLCR_SD1_SDR12PRESET_SD1_SDR12PRESET_WIDTH   13
#define PMC_IOU_SLCR_SD1_SDR12PRESET_SD1_SDR12PRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD1_SDR25PRESET
 */
#define PMC_IOU_SLCR_SD1_SDR25PRESET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004AC )

#define PMC_IOU_SLCR_SD1_SDR25PRESET_SD1_SDR25PRESET_SHIFT   0
#define PMC_IOU_SLCR_SD1_SDR25PRESET_SD1_SDR25PRESET_WIDTH   13
#define PMC_IOU_SLCR_SD1_SDR25PRESET_SD1_SDR25PRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD1_SDR50PRSET
 */
#define PMC_IOU_SLCR_SD1_SDR50PRSET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004B0 )

#define PMC_IOU_SLCR_SD1_SDR50PRSET_SD1_SDR50PRESET_SHIFT   0
#define PMC_IOU_SLCR_SD1_SDR50PRSET_SD1_SDR50PRESET_WIDTH   13
#define PMC_IOU_SLCR_SD1_SDR50PRSET_SD1_SDR50PRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD1_SDR104PRST
 */
#define PMC_IOU_SLCR_SD1_SDR104PRST    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004B4 )

#define PMC_IOU_SLCR_SD1_SDR104PRST_SD1_SDR104PRESET_SHIFT   0
#define PMC_IOU_SLCR_SD1_SDR104PRST_SD1_SDR104PRESET_WIDTH   13
#define PMC_IOU_SLCR_SD1_SDR104PRST_SD1_SDR104PRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD1_DDR50PRESET
 */
#define PMC_IOU_SLCR_SD1_DDR50PRESET    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004B8 )

#define PMC_IOU_SLCR_SD1_DDR50PRESET_SD1_DDR50PRESET_SHIFT   0
#define PMC_IOU_SLCR_SD1_DDR50PRESET_SD1_DDR50PRESET_WIDTH   13
#define PMC_IOU_SLCR_SD1_DDR50PRESET_SD1_DDR50PRESET_MASK    0X00001FFF

/**
 * Register: PMC_IOU_SLCR_SD1_MAXCUR1P8
 */
#define PMC_IOU_SLCR_SD1_MAXCUR1P8    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004BC )

#define PMC_IOU_SLCR_SD1_MAXCUR1P8_SD1_MAXCUR1P8_SHIFT   0
#define PMC_IOU_SLCR_SD1_MAXCUR1P8_SD1_MAXCUR1P8_WIDTH   8
#define PMC_IOU_SLCR_SD1_MAXCUR1P8_SD1_MAXCUR1P8_MASK    0X000000FF

/**
 * Register: PMC_IOU_SLCR_SD1_MAXCUR3P0
 */
#define PMC_IOU_SLCR_SD1_MAXCUR3P0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004C0 )

#define PMC_IOU_SLCR_SD1_MAXCUR3P0_SD1_MAXCUR3P0_SHIFT   0
#define PMC_IOU_SLCR_SD1_MAXCUR3P0_SD1_MAXCUR3P0_WIDTH   8
#define PMC_IOU_SLCR_SD1_MAXCUR3P0_SD1_MAXCUR3P0_MASK    0X000000FF

/**
 * Register: PMC_IOU_SLCR_SD1_MAXCUR3P3
 */
#define PMC_IOU_SLCR_SD1_MAXCUR3P3    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004C4 )

#define PMC_IOU_SLCR_SD1_MAXCUR3P3_SD1_MAXCUR3P3_SHIFT   0
#define PMC_IOU_SLCR_SD1_MAXCUR3P3_SD1_MAXCUR3P3_WIDTH   8
#define PMC_IOU_SLCR_SD1_MAXCUR3P3_SD1_MAXCUR3P3_MASK    0X000000FF

/**
 * Register: PMC_IOU_SLCR_SD1_DLL_CTRL
 */
#define PMC_IOU_SLCR_SD1_DLL_CTRL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004C8 )

#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_CLKSTABLE_CFG_SHIFT   9
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_CLKSTABLE_CFG_WIDTH   1
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_CLKSTABLE_CFG_MASK    0X00000200

#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_CFG_SHIFT   5
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_CFG_WIDTH   4
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_CFG_MASK    0X000001E0

#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_PSDONE_SHIFT   4
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_PSDONE_WIDTH   1
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_PSDONE_MASK    0X00000010

#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_OVF_SHIFT   3
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_OVF_WIDTH   1
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_OVF_MASK    0X00000008

#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_RST_SHIFT   2
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_RST_WIDTH   1
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_RST_MASK    0X00000004

#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_TESTMODE_SHIFT   1
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_TESTMODE_WIDTH   1
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_TESTMODE_MASK    0X00000002

#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_LOCK_SHIFT   0
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_LOCK_WIDTH   1
#define PMC_IOU_SLCR_SD1_DLL_CTRL_SD1_DLL_LOCK_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD1_CDN_CTRL
 */
#define PMC_IOU_SLCR_SD1_CDN_CTRL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004CC )

#define PMC_IOU_SLCR_SD1_CDN_CTRL_SD1_CDN_CTRL_SHIFT   0
#define PMC_IOU_SLCR_SD1_CDN_CTRL_SD1_CDN_CTRL_WIDTH   1
#define PMC_IOU_SLCR_SD1_CDN_CTRL_SD1_CDN_CTRL_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD1_DLL_TEST
 */
#define PMC_IOU_SLCR_SD1_DLL_TEST    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004D0 )

#define PMC_IOU_SLCR_SD1_DLL_TEST_DLL_DIV_SHIFT   16
#define PMC_IOU_SLCR_SD1_DLL_TEST_DLL_DIV_WIDTH   8
#define PMC_IOU_SLCR_SD1_DLL_TEST_DLL_DIV_MASK    0X00FF0000

#define PMC_IOU_SLCR_SD1_DLL_TEST_DLL_TX_SEL_SHIFT   9
#define PMC_IOU_SLCR_SD1_DLL_TEST_DLL_TX_SEL_WIDTH   7
#define PMC_IOU_SLCR_SD1_DLL_TEST_DLL_TX_SEL_MASK    0X0000FE00

#define PMC_IOU_SLCR_SD1_DLL_TEST_DLL_RX_SEL_SHIFT   0
#define PMC_IOU_SLCR_SD1_DLL_TEST_DLL_RX_SEL_WIDTH   9
#define PMC_IOU_SLCR_SD1_DLL_TEST_DLL_RX_SEL_MASK    0X000001FF

/**
 * Register: PMC_IOU_SLCR_SD1_RX_TUNING_SEL
 */
#define PMC_IOU_SLCR_SD1_RX_TUNING_SEL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004D4 )

#define PMC_IOU_SLCR_SD1_RX_TUNING_SEL_SD1_RX_SEL_SHIFT   0
#define PMC_IOU_SLCR_SD1_RX_TUNING_SEL_SD1_RX_SEL_WIDTH   9
#define PMC_IOU_SLCR_SD1_RX_TUNING_SEL_SD1_RX_SEL_MASK    0X000001FF

/**
 * Register: PMC_IOU_SLCR_SD1_DLL_DIV_MAP0
 */
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004D8 )

#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0_DIV_3_SHIFT   24
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0_DIV_3_WIDTH   8
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0_DIV_3_MASK    0XFF000000

#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0_DIV_2_SHIFT   16
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0_DIV_2_WIDTH   8
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0_DIV_2_MASK    0X00FF0000

#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0_DIV_1_SHIFT   8
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0_DIV_1_WIDTH   8
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0_DIV_1_MASK    0X0000FF00

#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0_DIV_0_SHIFT   0
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0_DIV_0_WIDTH   8
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP0_DIV_0_MASK    0X000000FF

/**
 * Register: PMC_IOU_SLCR_SD1_DLL_DIV_MAP1
 */
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004DC )

#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1_DIV_7_SHIFT   24
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1_DIV_7_WIDTH   8
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1_DIV_7_MASK    0XFF000000

#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1_DIV_6_SHIFT   16
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1_DIV_6_WIDTH   8
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1_DIV_6_MASK    0X00FF0000

#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1_DIV_5_SHIFT   8
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1_DIV_5_WIDTH   8
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1_DIV_5_MASK    0X0000FF00

#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1_DIV_4_SHIFT   0
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1_DIV_4_WIDTH   8
#define PMC_IOU_SLCR_SD1_DLL_DIV_MAP1_DIV_4_MASK    0X000000FF

/**
 * Register: PMC_IOU_SLCR_SD1_IOU_COHERENT_CTRL
 */
#define PMC_IOU_SLCR_SD1_IOU_COHERENT_CTRL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004E0 )

#define PMC_IOU_SLCR_SD1_IOU_COHERENT_CTRL_SD1_AXI_COH_SHIFT   0
#define PMC_IOU_SLCR_SD1_IOU_COHERENT_CTRL_SD1_AXI_COH_WIDTH   4
#define PMC_IOU_SLCR_SD1_IOU_COHERENT_CTRL_SD1_AXI_COH_MASK    0X0000000F

/**
 * Register: PMC_IOU_SLCR_SD1_IOU_INTERCONNECT_ROUTE
 */
#define PMC_IOU_SLCR_SD1_IOU_INTERCONNECT_ROUTE    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004E4 )

#define PMC_IOU_SLCR_SD1_IOU_INTERCONNECT_ROUTE_SD1_SHIFT   0
#define PMC_IOU_SLCR_SD1_IOU_INTERCONNECT_ROUTE_SD1_WIDTH   1
#define PMC_IOU_SLCR_SD1_IOU_INTERCONNECT_ROUTE_SD1_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_SD1_IOU_RAM
 */
#define PMC_IOU_SLCR_SD1_IOU_RAM    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004E8 )

#define PMC_IOU_SLCR_SD1_IOU_RAM_STOV0_SHIFT   7
#define PMC_IOU_SLCR_SD1_IOU_RAM_STOV0_WIDTH   1
#define PMC_IOU_SLCR_SD1_IOU_RAM_STOV0_MASK    0X00000080

#define PMC_IOU_SLCR_SD1_IOU_RAM_EMASA0_SHIFT   6
#define PMC_IOU_SLCR_SD1_IOU_RAM_EMASA0_WIDTH   1
#define PMC_IOU_SLCR_SD1_IOU_RAM_EMASA0_MASK    0X00000040

#define PMC_IOU_SLCR_SD1_IOU_RAM_EMAB0_SHIFT   3
#define PMC_IOU_SLCR_SD1_IOU_RAM_EMAB0_WIDTH   3
#define PMC_IOU_SLCR_SD1_IOU_RAM_EMAB0_MASK    0X00000038

#define PMC_IOU_SLCR_SD1_IOU_RAM_EMAA0_SHIFT   0
#define PMC_IOU_SLCR_SD1_IOU_RAM_EMAA0_WIDTH   3
#define PMC_IOU_SLCR_SD1_IOU_RAM_EMAA0_MASK    0X00000007

/**
 * Register: PMC_IOU_SLCR_SD1_IOU_INTERCONNECT_QOS
 */
#define PMC_IOU_SLCR_SD1_IOU_INTERCONNECT_QOS    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X000004EC )

#define PMC_IOU_SLCR_SD1_IOU_INTERCONNECT_QOS_SD1_QOS_SHIFT   0
#define PMC_IOU_SLCR_SD1_IOU_INTERCONNECT_QOS_SD1_QOS_WIDTH   4
#define PMC_IOU_SLCR_SD1_IOU_INTERCONNECT_QOS_SD1_QOS_MASK    0X0000000F

/**
 * Register: PMC_IOU_SLCR_OSPI_QSPI_IOU_AXI_MUX_SEL
 */
#define PMC_IOU_SLCR_OSPI_QSPI_IOU_AXI_MUX_SEL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000504 )

#define PMC_IOU_SLCR_OSPI_QSPI_IOU_AXI_MUX_SEL_OSPI_MUX_SEL_SHIFT   1
#define PMC_IOU_SLCR_OSPI_QSPI_IOU_AXI_MUX_SEL_OSPI_MUX_SEL_WIDTH   1
#define PMC_IOU_SLCR_OSPI_QSPI_IOU_AXI_MUX_SEL_OSPI_MUX_SEL_MASK    0X00000002

#define PMC_IOU_SLCR_OSPI_QSPI_IOU_AXI_MUX_SEL_QSPI_OSPI_MUX_SEL_SHIFT   0
#define PMC_IOU_SLCR_OSPI_QSPI_IOU_AXI_MUX_SEL_QSPI_OSPI_MUX_SEL_WIDTH   1
#define PMC_IOU_SLCR_OSPI_QSPI_IOU_AXI_MUX_SEL_QSPI_OSPI_MUX_SEL_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_QSPI_IOU_COHERENT_CTRL
 */
#define PMC_IOU_SLCR_QSPI_IOU_COHERENT_CTRL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000508 )

#define PMC_IOU_SLCR_QSPI_IOU_COHERENT_CTRL_QSPI_AXI_COH_SHIFT   0
#define PMC_IOU_SLCR_QSPI_IOU_COHERENT_CTRL_QSPI_AXI_COH_WIDTH   4
#define PMC_IOU_SLCR_QSPI_IOU_COHERENT_CTRL_QSPI_AXI_COH_MASK    0X0000000F

/**
 * Register: PMC_IOU_SLCR_QSPI_IOU_INTERCONNECT_ROUTE
 */
#define PMC_IOU_SLCR_QSPI_IOU_INTERCONNECT_ROUTE    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000050C )

#define PMC_IOU_SLCR_QSPI_IOU_INTERCONNECT_ROUTE_QSPI_SHIFT   0
#define PMC_IOU_SLCR_QSPI_IOU_INTERCONNECT_ROUTE_QSPI_WIDTH   1
#define PMC_IOU_SLCR_QSPI_IOU_INTERCONNECT_ROUTE_QSPI_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_QSPI_IOU_RAM
 */
#define PMC_IOU_SLCR_QSPI_IOU_RAM    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000510 )

#define PMC_IOU_SLCR_QSPI_IOU_RAM_STOV1_SHIFT   15
#define PMC_IOU_SLCR_QSPI_IOU_RAM_STOV1_WIDTH   1
#define PMC_IOU_SLCR_QSPI_IOU_RAM_STOV1_MASK    0X00008000

#define PMC_IOU_SLCR_QSPI_IOU_RAM_STOV0_SHIFT   14
#define PMC_IOU_SLCR_QSPI_IOU_RAM_STOV0_WIDTH   1
#define PMC_IOU_SLCR_QSPI_IOU_RAM_STOV0_MASK    0X00004000

#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMASA1_SHIFT   13
#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMASA1_WIDTH   1
#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMASA1_MASK    0X00002000

#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMAB1_SHIFT   10
#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMAB1_WIDTH   3
#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMAB1_MASK    0X00001C00

#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMAA1_SHIFT   7
#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMAA1_WIDTH   3
#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMAA1_MASK    0X00000380

#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMASA0_SHIFT   6
#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMASA0_WIDTH   1
#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMASA0_MASK    0X00000040

#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMAB0_SHIFT   3
#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMAB0_WIDTH   3
#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMAB0_MASK    0X00000038

#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMAA0_SHIFT   0
#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMAA0_WIDTH   3
#define PMC_IOU_SLCR_QSPI_IOU_RAM_EMAA0_MASK    0X00000007

/**
 * Register: PMC_IOU_SLCR_QSPI_IOU_INTERCONNECT_QOS
 */
#define PMC_IOU_SLCR_QSPI_IOU_INTERCONNECT_QOS    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000514 )

#define PMC_IOU_SLCR_QSPI_IOU_INTERCONNECT_QOS_QSPI_QOS_SHIFT   0
#define PMC_IOU_SLCR_QSPI_IOU_INTERCONNECT_QOS_QSPI_QOS_WIDTH   4
#define PMC_IOU_SLCR_QSPI_IOU_INTERCONNECT_QOS_QSPI_QOS_MASK    0X0000000F

/**
 * Register: PMC_IOU_SLCR_OSPI_IOU_COHERENT_CTRL
 */
#define PMC_IOU_SLCR_OSPI_IOU_COHERENT_CTRL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000530 )

#define PMC_IOU_SLCR_OSPI_IOU_COHERENT_CTRL_OSPI_AXI_COH_SHIFT   0
#define PMC_IOU_SLCR_OSPI_IOU_COHERENT_CTRL_OSPI_AXI_COH_WIDTH   4
#define PMC_IOU_SLCR_OSPI_IOU_COHERENT_CTRL_OSPI_AXI_COH_MASK    0X0000000F

/**
 * Register: PMC_IOU_SLCR_OSPI_IOU_INTERCONNECT_ROUTE
 */
#define PMC_IOU_SLCR_OSPI_IOU_INTERCONNECT_ROUTE    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000534 )

#define PMC_IOU_SLCR_OSPI_IOU_INTERCONNECT_ROUTE_OSPI_SHIFT   0
#define PMC_IOU_SLCR_OSPI_IOU_INTERCONNECT_ROUTE_OSPI_WIDTH   1
#define PMC_IOU_SLCR_OSPI_IOU_INTERCONNECT_ROUTE_OSPI_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_OSPI_IOU_RAM
 */
#define PMC_IOU_SLCR_OSPI_IOU_RAM    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000538 )

#define PMC_IOU_SLCR_OSPI_IOU_RAM_STOV0_SHIFT   6
#define PMC_IOU_SLCR_OSPI_IOU_RAM_STOV0_WIDTH   1
#define PMC_IOU_SLCR_OSPI_IOU_RAM_STOV0_MASK    0X00000040

#define PMC_IOU_SLCR_OSPI_IOU_RAM_EMAS0_SHIFT   5
#define PMC_IOU_SLCR_OSPI_IOU_RAM_EMAS0_WIDTH   1
#define PMC_IOU_SLCR_OSPI_IOU_RAM_EMAS0_MASK    0X00000020

#define PMC_IOU_SLCR_OSPI_IOU_RAM_EMAW0_SHIFT   3
#define PMC_IOU_SLCR_OSPI_IOU_RAM_EMAW0_WIDTH   2
#define PMC_IOU_SLCR_OSPI_IOU_RAM_EMAW0_MASK    0X00000018

#define PMC_IOU_SLCR_OSPI_IOU_RAM_EMA0_SHIFT   0
#define PMC_IOU_SLCR_OSPI_IOU_RAM_EMA0_WIDTH   3
#define PMC_IOU_SLCR_OSPI_IOU_RAM_EMA0_MASK    0X00000007

/**
 * Register: PMC_IOU_SLCR_OSPI_IOU_INTERCONNECT_QOS
 */
#define PMC_IOU_SLCR_OSPI_IOU_INTERCONNECT_QOS    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000053C )

#define PMC_IOU_SLCR_OSPI_IOU_INTERCONNECT_QOS_OSPI_QOS_SHIFT   0
#define PMC_IOU_SLCR_OSPI_IOU_INTERCONNECT_QOS_OSPI_QOS_WIDTH   4
#define PMC_IOU_SLCR_OSPI_IOU_INTERCONNECT_QOS_OSPI_QOS_MASK    0X0000000F

/**
 * Register: PMC_IOU_SLCR_OSPI_REFCLK_DLY_CTRL
 */
#define PMC_IOU_SLCR_OSPI_REFCLK_DLY_CTRL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000540 )

#define PMC_IOU_SLCR_OSPI_REFCLK_DLY_CTRL_DLY1_SHIFT   3
#define PMC_IOU_SLCR_OSPI_REFCLK_DLY_CTRL_DLY1_WIDTH   2
#define PMC_IOU_SLCR_OSPI_REFCLK_DLY_CTRL_DLY1_MASK    0X00000018

#define PMC_IOU_SLCR_OSPI_REFCLK_DLY_CTRL_DLY0_SHIFT   0
#define PMC_IOU_SLCR_OSPI_REFCLK_DLY_CTRL_DLY0_WIDTH   3
#define PMC_IOU_SLCR_OSPI_REFCLK_DLY_CTRL_DLY0_MASK    0X00000007

/**
 * Register: PMC_IOU_SLCR_CUR_PWR_ST
 */
#define PMC_IOU_SLCR_CUR_PWR_ST    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000600 )

#define PMC_IOU_SLCR_CUR_PWR_ST_U2PMU_SHIFT   0
#define PMC_IOU_SLCR_CUR_PWR_ST_U2PMU_WIDTH   2
#define PMC_IOU_SLCR_CUR_PWR_ST_U2PMU_MASK    0X00000003

/**
 * Register: PMC_IOU_SLCR_CONNECT_ST
 */
#define PMC_IOU_SLCR_CONNECT_ST    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000604 )

#define PMC_IOU_SLCR_CONNECT_ST_U2PMU_SHIFT   0
#define PMC_IOU_SLCR_CONNECT_ST_U2PMU_WIDTH   1
#define PMC_IOU_SLCR_CONNECT_ST_U2PMU_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_PW_STATE_REQ
 */
#define PMC_IOU_SLCR_PW_STATE_REQ    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000608 )

#define PMC_IOU_SLCR_PW_STATE_REQ_BIT_1_0_SHIFT   0
#define PMC_IOU_SLCR_PW_STATE_REQ_BIT_1_0_WIDTH   2
#define PMC_IOU_SLCR_PW_STATE_REQ_BIT_1_0_MASK    0X00000003

/**
 * Register: PMC_IOU_SLCR_HOST_U2_PORT_DISABLE
 */
#define PMC_IOU_SLCR_HOST_U2_PORT_DISABLE    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000060C )

#define PMC_IOU_SLCR_HOST_U2_PORT_DISABLE_BIT_0_SHIFT   0
#define PMC_IOU_SLCR_HOST_U2_PORT_DISABLE_BIT_0_WIDTH   1
#define PMC_IOU_SLCR_HOST_U2_PORT_DISABLE_BIT_0_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_DBG_U2PMU
 */
#define PMC_IOU_SLCR_DBG_U2PMU    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000610 )

#define PMC_IOU_SLCR_DBG_U2PMU_BIT_31_0_SHIFT   0
#define PMC_IOU_SLCR_DBG_U2PMU_BIT_31_0_WIDTH   32
#define PMC_IOU_SLCR_DBG_U2PMU_BIT_31_0_MASK    0XFFFFFFFF

/**
 * Register: PMC_IOU_SLCR_DBG_U2PMU_EXT1
 */
#define PMC_IOU_SLCR_DBG_U2PMU_EXT1    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000614 )

#define PMC_IOU_SLCR_DBG_U2PMU_EXT1_BIT_63_32_SHIFT   0
#define PMC_IOU_SLCR_DBG_U2PMU_EXT1_BIT_63_32_WIDTH   32
#define PMC_IOU_SLCR_DBG_U2PMU_EXT1_BIT_63_32_MASK    0XFFFFFFFF

/**
 * Register: PMC_IOU_SLCR_DBG_U2PMU_EXT2
 */
#define PMC_IOU_SLCR_DBG_U2PMU_EXT2    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000618 )

#define PMC_IOU_SLCR_DBG_U2PMU_EXT2_BIT_67_64_SHIFT   0
#define PMC_IOU_SLCR_DBG_U2PMU_EXT2_BIT_67_64_WIDTH   4
#define PMC_IOU_SLCR_DBG_U2PMU_EXT2_BIT_67_64_MASK    0X0000000F

/**
 * Register: PMC_IOU_SLCR_PME_GEN_U2PMU
 */
#define PMC_IOU_SLCR_PME_GEN_U2PMU    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000061C )

#define PMC_IOU_SLCR_PME_GEN_U2PMU_BIT_0_SHIFT   0
#define PMC_IOU_SLCR_PME_GEN_U2PMU_BIT_0_WIDTH   1
#define PMC_IOU_SLCR_PME_GEN_U2PMU_BIT_0_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_PWR_CONFIG_USB2
 */
#define PMC_IOU_SLCR_PWR_CONFIG_USB2    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000620 )

#define PMC_IOU_SLCR_PWR_CONFIG_USB2_STRAP_SHIFT   0
#define PMC_IOU_SLCR_PWR_CONFIG_USB2_STRAP_WIDTH   30
#define PMC_IOU_SLCR_PWR_CONFIG_USB2_STRAP_MASK    0X3FFFFFFF

/**
 * Register: PMC_IOU_SLCR_PHY_HUB
 */
#define PMC_IOU_SLCR_PHY_HUB    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000624 )

#define PMC_IOU_SLCR_PHY_HUB_VBUS_CTRL_SHIFT   1
#define PMC_IOU_SLCR_PHY_HUB_VBUS_CTRL_WIDTH   1
#define PMC_IOU_SLCR_PHY_HUB_VBUS_CTRL_MASK    0X00000002

#define PMC_IOU_SLCR_PHY_HUB_OVER_CURRENT_SHIFT   0
#define PMC_IOU_SLCR_PHY_HUB_OVER_CURRENT_WIDTH   1
#define PMC_IOU_SLCR_PHY_HUB_OVER_CURRENT_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_CTRL
 */
#define PMC_IOU_SLCR_CTRL    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000700 )

#define PMC_IOU_SLCR_CTRL_SLVERR_ENABLE_SHIFT   0
#define PMC_IOU_SLCR_CTRL_SLVERR_ENABLE_WIDTH   1
#define PMC_IOU_SLCR_CTRL_SLVERR_ENABLE_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_ISR
 */
#define PMC_IOU_SLCR_ISR    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000800 )

#define PMC_IOU_SLCR_ISR_ADDR_DECODE_ERR_SHIFT   0
#define PMC_IOU_SLCR_ISR_ADDR_DECODE_ERR_WIDTH   1
#define PMC_IOU_SLCR_ISR_ADDR_DECODE_ERR_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_IMR
 */
#define PMC_IOU_SLCR_IMR    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000804 )

#define PMC_IOU_SLCR_IMR_ADDR_DECODE_ERR_SHIFT   0
#define PMC_IOU_SLCR_IMR_ADDR_DECODE_ERR_WIDTH   1
#define PMC_IOU_SLCR_IMR_ADDR_DECODE_ERR_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_IER
 */
#define PMC_IOU_SLCR_IER    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000808 )

#define PMC_IOU_SLCR_IER_ADDR_DECODE_ERR_SHIFT   0
#define PMC_IOU_SLCR_IER_ADDR_DECODE_ERR_WIDTH   1
#define PMC_IOU_SLCR_IER_ADDR_DECODE_ERR_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_IDR
 */
#define PMC_IOU_SLCR_IDR    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000080C )

#define PMC_IOU_SLCR_IDR_ADDR_DECODE_ERR_SHIFT   0
#define PMC_IOU_SLCR_IDR_ADDR_DECODE_ERR_WIDTH   1
#define PMC_IOU_SLCR_IDR_ADDR_DECODE_ERR_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_ITR
 */
#define PMC_IOU_SLCR_ITR    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000810 )

#define PMC_IOU_SLCR_ITR_ADDR_DECODE_ERR_SHIFT   0
#define PMC_IOU_SLCR_ITR_ADDR_DECODE_ERR_WIDTH   1
#define PMC_IOU_SLCR_ITR_ADDR_DECODE_ERR_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_PARITY_ISR
 */
#define PMC_IOU_SLCR_PARITY_ISR    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000814 )

#define PMC_IOU_SLCR_PARITY_ISR_PERR_AXI_SD1_IOU_SHIFT   12
#define PMC_IOU_SLCR_PARITY_ISR_PERR_AXI_SD1_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_AXI_SD1_IOU_MASK    0X00001000

#define PMC_IOU_SLCR_PARITY_ISR_PERR_AXI_SD0_IOU_SHIFT   11
#define PMC_IOU_SLCR_PARITY_ISR_PERR_AXI_SD0_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_AXI_SD0_IOU_MASK    0X00000800

#define PMC_IOU_SLCR_PARITY_ISR_PERR_AXI_QSPI_IOU_SHIFT   10
#define PMC_IOU_SLCR_PARITY_ISR_PERR_AXI_QSPI_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_AXI_QSPI_IOU_MASK    0X00000400

#define PMC_IOU_SLCR_PARITY_ISR_PERR_AXI_OSPI_IOU_SHIFT   9
#define PMC_IOU_SLCR_PARITY_ISR_PERR_AXI_OSPI_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_AXI_OSPI_IOU_MASK    0X00000200

#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOU_SD1_SHIFT   8
#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOU_SD1_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOU_SD1_MASK    0X00000100

#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOU_SD0_SHIFT   7
#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOU_SD0_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOU_SD0_MASK    0X00000080

#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOU_QSPI1_SHIFT   6
#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOU_QSPI1_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOU_QSPI1_MASK    0X00000040

#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOUSLCR_SECURE_APB_SHIFT   5
#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOUSLCR_SECURE_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOUSLCR_SECURE_APB_MASK    0X00000020

#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOUSLCR_APB_SHIFT   4
#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOUSLCR_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_IOUSLCR_APB_MASK    0X00000010

#define PMC_IOU_SLCR_PARITY_ISR_PERR_QSPI0_APB_SHIFT   3
#define PMC_IOU_SLCR_PARITY_ISR_PERR_QSPI0_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_QSPI0_APB_MASK    0X00000008

#define PMC_IOU_SLCR_PARITY_ISR_PERR_OSPI_APB_SHIFT   2
#define PMC_IOU_SLCR_PARITY_ISR_PERR_OSPI_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_OSPI_APB_MASK    0X00000004

#define PMC_IOU_SLCR_PARITY_ISR_PERR_I2C_APB_SHIFT   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_I2C_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_I2C_APB_MASK    0X00000002

#define PMC_IOU_SLCR_PARITY_ISR_PERR_GPIO_APB_SHIFT   0
#define PMC_IOU_SLCR_PARITY_ISR_PERR_GPIO_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ISR_PERR_GPIO_APB_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_PARITY_IMR
 */
#define PMC_IOU_SLCR_PARITY_IMR    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000818 )

#define PMC_IOU_SLCR_PARITY_IMR_PERR_AXI_SD1_IOU_SHIFT   12
#define PMC_IOU_SLCR_PARITY_IMR_PERR_AXI_SD1_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_AXI_SD1_IOU_MASK    0X00001000

#define PMC_IOU_SLCR_PARITY_IMR_PERR_AXI_SD0_IOU_SHIFT   11
#define PMC_IOU_SLCR_PARITY_IMR_PERR_AXI_SD0_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_AXI_SD0_IOU_MASK    0X00000800

#define PMC_IOU_SLCR_PARITY_IMR_PERR_AXI_QSPI_IOU_SHIFT   10
#define PMC_IOU_SLCR_PARITY_IMR_PERR_AXI_QSPI_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_AXI_QSPI_IOU_MASK    0X00000400

#define PMC_IOU_SLCR_PARITY_IMR_PERR_AXI_OSPI_IOU_SHIFT   9
#define PMC_IOU_SLCR_PARITY_IMR_PERR_AXI_OSPI_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_AXI_OSPI_IOU_MASK    0X00000200

#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOU_SD1_SHIFT   8
#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOU_SD1_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOU_SD1_MASK    0X00000100

#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOU_SD0_SHIFT   7
#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOU_SD0_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOU_SD0_MASK    0X00000080

#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOU_QSPI1_SHIFT   6
#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOU_QSPI1_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOU_QSPI1_MASK    0X00000040

#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOUSLCR_SECURE_APB_SHIFT   5
#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOUSLCR_SECURE_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOUSLCR_SECURE_APB_MASK    0X00000020

#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOUSLCR_APB_SHIFT   4
#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOUSLCR_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_IOUSLCR_APB_MASK    0X00000010

#define PMC_IOU_SLCR_PARITY_IMR_PERR_QSPI0_APB_SHIFT   3
#define PMC_IOU_SLCR_PARITY_IMR_PERR_QSPI0_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_QSPI0_APB_MASK    0X00000008

#define PMC_IOU_SLCR_PARITY_IMR_PERR_OSPI_APB_SHIFT   2
#define PMC_IOU_SLCR_PARITY_IMR_PERR_OSPI_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_OSPI_APB_MASK    0X00000004

#define PMC_IOU_SLCR_PARITY_IMR_PERR_I2C_APB_SHIFT   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_I2C_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_I2C_APB_MASK    0X00000002

#define PMC_IOU_SLCR_PARITY_IMR_PERR_GPIO_APB_SHIFT   0
#define PMC_IOU_SLCR_PARITY_IMR_PERR_GPIO_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IMR_PERR_GPIO_APB_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_PARITY_IER
 */
#define PMC_IOU_SLCR_PARITY_IER    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X0000081C )

#define PMC_IOU_SLCR_PARITY_IER_PERR_AXI_SD1_IOU_SHIFT   12
#define PMC_IOU_SLCR_PARITY_IER_PERR_AXI_SD1_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_AXI_SD1_IOU_MASK    0X00001000

#define PMC_IOU_SLCR_PARITY_IER_PERR_AXI_SD0_IOU_SHIFT   11
#define PMC_IOU_SLCR_PARITY_IER_PERR_AXI_SD0_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_AXI_SD0_IOU_MASK    0X00000800

#define PMC_IOU_SLCR_PARITY_IER_PERR_AXI_QSPI_IOU_SHIFT   10
#define PMC_IOU_SLCR_PARITY_IER_PERR_AXI_QSPI_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_AXI_QSPI_IOU_MASK    0X00000400

#define PMC_IOU_SLCR_PARITY_IER_PERR_AXI_OSPI_IOU_SHIFT   9
#define PMC_IOU_SLCR_PARITY_IER_PERR_AXI_OSPI_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_AXI_OSPI_IOU_MASK    0X00000200

#define PMC_IOU_SLCR_PARITY_IER_PERR_IOU_SD1_SHIFT   8
#define PMC_IOU_SLCR_PARITY_IER_PERR_IOU_SD1_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_IOU_SD1_MASK    0X00000100

#define PMC_IOU_SLCR_PARITY_IER_PERR_IOU_SD0_SHIFT   7
#define PMC_IOU_SLCR_PARITY_IER_PERR_IOU_SD0_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_IOU_SD0_MASK    0X00000080

#define PMC_IOU_SLCR_PARITY_IER_PERR_IOU_QSPI1_SHIFT   6
#define PMC_IOU_SLCR_PARITY_IER_PERR_IOU_QSPI1_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_IOU_QSPI1_MASK    0X00000040

#define PMC_IOU_SLCR_PARITY_IER_PERR_IOUSLCR_SECURE_APB_SHIFT   5
#define PMC_IOU_SLCR_PARITY_IER_PERR_IOUSLCR_SECURE_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_IOUSLCR_SECURE_APB_MASK    0X00000020

#define PMC_IOU_SLCR_PARITY_IER_PERR_IOUSLCR_APB_SHIFT   4
#define PMC_IOU_SLCR_PARITY_IER_PERR_IOUSLCR_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_IOUSLCR_APB_MASK    0X00000010

#define PMC_IOU_SLCR_PARITY_IER_PERR_QSPI0_APB_SHIFT   3
#define PMC_IOU_SLCR_PARITY_IER_PERR_QSPI0_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_QSPI0_APB_MASK    0X00000008

#define PMC_IOU_SLCR_PARITY_IER_PERR_OSPI_APB_SHIFT   2
#define PMC_IOU_SLCR_PARITY_IER_PERR_OSPI_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_OSPI_APB_MASK    0X00000004

#define PMC_IOU_SLCR_PARITY_IER_PERR_I2C_APB_SHIFT   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_I2C_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_I2C_APB_MASK    0X00000002

#define PMC_IOU_SLCR_PARITY_IER_PERR_GPIO_APB_SHIFT   0
#define PMC_IOU_SLCR_PARITY_IER_PERR_GPIO_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IER_PERR_GPIO_APB_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_PARITY_IDR
 */
#define PMC_IOU_SLCR_PARITY_IDR    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000820 )

#define PMC_IOU_SLCR_PARITY_IDR_PERR_AXI_SD1_IOU_SHIFT   12
#define PMC_IOU_SLCR_PARITY_IDR_PERR_AXI_SD1_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_AXI_SD1_IOU_MASK    0X00001000

#define PMC_IOU_SLCR_PARITY_IDR_PERR_AXI_SD0_IOU_SHIFT   11
#define PMC_IOU_SLCR_PARITY_IDR_PERR_AXI_SD0_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_AXI_SD0_IOU_MASK    0X00000800

#define PMC_IOU_SLCR_PARITY_IDR_PERR_AXI_QSPI_IOU_SHIFT   10
#define PMC_IOU_SLCR_PARITY_IDR_PERR_AXI_QSPI_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_AXI_QSPI_IOU_MASK    0X00000400

#define PMC_IOU_SLCR_PARITY_IDR_PERR_AXI_OSPI_IOU_SHIFT   9
#define PMC_IOU_SLCR_PARITY_IDR_PERR_AXI_OSPI_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_AXI_OSPI_IOU_MASK    0X00000200

#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOU_SD1_SHIFT   8
#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOU_SD1_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOU_SD1_MASK    0X00000100

#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOU_SD0_SHIFT   7
#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOU_SD0_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOU_SD0_MASK    0X00000080

#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOU_QSPI1_SHIFT   6
#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOU_QSPI1_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOU_QSPI1_MASK    0X00000040

#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOUSLCR_SECURE_APB_SHIFT   5
#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOUSLCR_SECURE_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOUSLCR_SECURE_APB_MASK    0X00000020

#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOUSLCR_APB_SHIFT   4
#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOUSLCR_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_IOUSLCR_APB_MASK    0X00000010

#define PMC_IOU_SLCR_PARITY_IDR_PERR_QSPI0_APB_SHIFT   3
#define PMC_IOU_SLCR_PARITY_IDR_PERR_QSPI0_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_QSPI0_APB_MASK    0X00000008

#define PMC_IOU_SLCR_PARITY_IDR_PERR_OSPI_APB_SHIFT   2
#define PMC_IOU_SLCR_PARITY_IDR_PERR_OSPI_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_OSPI_APB_MASK    0X00000004

#define PMC_IOU_SLCR_PARITY_IDR_PERR_I2C_APB_SHIFT   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_I2C_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_I2C_APB_MASK    0X00000002

#define PMC_IOU_SLCR_PARITY_IDR_PERR_GPIO_APB_SHIFT   0
#define PMC_IOU_SLCR_PARITY_IDR_PERR_GPIO_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_IDR_PERR_GPIO_APB_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_PARITY_ITR
 */
#define PMC_IOU_SLCR_PARITY_ITR    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000824 )

#define PMC_IOU_SLCR_PARITY_ITR_PERR_AXI_SD1_IOU_SHIFT   12
#define PMC_IOU_SLCR_PARITY_ITR_PERR_AXI_SD1_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_AXI_SD1_IOU_MASK    0X00001000

#define PMC_IOU_SLCR_PARITY_ITR_PERR_AXI_SD0_IOU_SHIFT   11
#define PMC_IOU_SLCR_PARITY_ITR_PERR_AXI_SD0_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_AXI_SD0_IOU_MASK    0X00000800

#define PMC_IOU_SLCR_PARITY_ITR_PERR_AXI_QSPI_IOU_SHIFT   10
#define PMC_IOU_SLCR_PARITY_ITR_PERR_AXI_QSPI_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_AXI_QSPI_IOU_MASK    0X00000400

#define PMC_IOU_SLCR_PARITY_ITR_PERR_AXI_OSPI_IOU_SHIFT   9
#define PMC_IOU_SLCR_PARITY_ITR_PERR_AXI_OSPI_IOU_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_AXI_OSPI_IOU_MASK    0X00000200

#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOU_SD1_SHIFT   8
#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOU_SD1_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOU_SD1_MASK    0X00000100

#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOU_SD0_SHIFT   7
#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOU_SD0_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOU_SD0_MASK    0X00000080

#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOU_QSPI1_SHIFT   6
#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOU_QSPI1_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOU_QSPI1_MASK    0X00000040

#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOUSLCR_SECURE_APB_SHIFT   5
#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOUSLCR_SECURE_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOUSLCR_SECURE_APB_MASK    0X00000020

#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOUSLCR_APB_SHIFT   4
#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOUSLCR_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_IOUSLCR_APB_MASK    0X00000010

#define PMC_IOU_SLCR_PARITY_ITR_PERR_QSPI0_APB_SHIFT   3
#define PMC_IOU_SLCR_PARITY_ITR_PERR_QSPI0_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_QSPI0_APB_MASK    0X00000008

#define PMC_IOU_SLCR_PARITY_ITR_PERR_OSPI_APB_SHIFT   2
#define PMC_IOU_SLCR_PARITY_ITR_PERR_OSPI_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_OSPI_APB_MASK    0X00000004

#define PMC_IOU_SLCR_PARITY_ITR_PERR_I2C_APB_SHIFT   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_I2C_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_I2C_APB_MASK    0X00000002

#define PMC_IOU_SLCR_PARITY_ITR_PERR_GPIO_APB_SHIFT   0
#define PMC_IOU_SLCR_PARITY_ITR_PERR_GPIO_APB_WIDTH   1
#define PMC_IOU_SLCR_PARITY_ITR_PERR_GPIO_APB_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_WPROT0
 */
#define PMC_IOU_SLCR_WPROT0    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000828 )

#define PMC_IOU_SLCR_WPROT0_ACTIVE_SHIFT   0
#define PMC_IOU_SLCR_WPROT0_ACTIVE_WIDTH   1
#define PMC_IOU_SLCR_WPROT0_ACTIVE_MASK    0X00000001

/**
 * Register: PMC_IOU_SLCR_ECO
 */
#define PMC_IOU_SLCR_ECO    ( ( PMC_IOU_SLCR_BASEADDR ) + 0X00000830 )

#define PMC_IOU_SLCR_ECO_FIELD_SHIFT   0
#define PMC_IOU_SLCR_ECO_FIELD_WIDTH   32
#define PMC_IOU_SLCR_ECO_FIELD_MASK    0XFFFFFFFF

#ifdef __cplusplus
}
#endif


#endif /* _PMC_IOU_SLCR_H_ */
