#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Sep  9 09:33:21 2020
# Process ID: 44072
# Current directory: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36924 C:\GitHub\ReconHardware\PynqSoftware\Projects\Convolution_Accelerator\Convolution_Accelerator.xpr
# Log file: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/vivado.log
# Journal file: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1151.832 ; gain = 507.699
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/GitHub/ReconHardware/PynqSoftware/Sources/General/Conv_Accel_Top.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}}
export_ip_user_files -of_objects  [get_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}}] -lib_map_path [list {modelsim=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/modelsim} {questa=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/questa} {riviera=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/riviera} {activehdl=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}}] -top
add_files -norecurse {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/hdl/design_1_wrapper.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.srcs/sources_1/bd/PYNQ_Wrap/PYNQ_Wrap.bd] -no_script -reset -force -quiet
remove_files  C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.srcs/sources_1/bd/PYNQ_Wrap/PYNQ_Wrap.bd
file delete -force C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.srcs/sources_1/bd/PYNQ_Wrap
generate_target all [get_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}}]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}}]
export_simulation -of_objects [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}}] -directory C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.ip_user_files -ipstatic_source_dir C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/modelsim} {questa=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/questa} {riviera=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/riviera} {activehdl=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property top Conv_Accel_Top [current_fileset]
update_compile_order -fileset sources_1
reset_run Floating_synth_1
reset_run Fixed_synth_1
reset_run Integer_synth_1
reset_run adderFloat_synth_1
reset_run adder_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Sep  9 09:51:52 2020] Launched synth_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/synth_1/runme.log
add_files -norecurse -scan_for_includes C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v
update_compile_order -fileset sources_1
delete_reconfig_modules -merge sources_1 [get_reconfig_modules Integer]
INFO: [Project 1-385] File 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' already exists in fileset 'sources_1'; deleting from fileset 'Integer'.
INFO: [Project 1-385] File 'C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v' already exists in fileset 'sources_1'; deleting from fileset 'Integer'.
delete_reconfig_modules  [get_reconfig_modules adderFloat]
delete_reconfig_modules  [get_reconfig_modules adder]
delete_reconfig_modules  [get_reconfig_modules Floating]
delete_reconfig_modules  [get_reconfig_modules Fixed]
create_reconfig_module -name adder -partition_def [get_partition_defs Adder ] 
add_files -norecurse -scan_for_includes C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v  -of_objects [get_reconfig_modules adder]
create_reconfig_module -name adderFloat -partition_def [get_partition_defs Adder ] 
add_files -norecurse -scan_for_includes C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adderFloat.v  -of_objects [get_reconfig_modules adderFloat]
delete_reconfig_modules  [get_reconfig_modules adderFloat]
delete_reconfig_modules  [get_reconfig_modules adder]
delete_partition_defs  [get_partition_defs Adder]
delete_partition_defs  [get_partition_defs Multiplier]
create_partition_def -name Adder -module adder
create_reconfig_module -name adder -partition_def [get_partition_defs Adder ]  -define_from adder
INFO: [Vivado 12-2924] Copying file 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' from fileset 'sources_1' to fileset 'adder'.
INFO: [Vivado 12-2924] Copying file 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' from fileset 'sources_1' to fileset 'adder'.
INFO: [Vivado 12-2924] Moving file 'C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v' from fileset 'sources_1' to fileset 'adder'.
INFO: [Vivado 12-2924] Copying file 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' from fileset 'sources_1' to fileset 'adder'.
CRITICAL WARNING: [filemgmt 20-937] The given source file is already part of the fileset 'adder'. Requested source 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' will not be added.
CRITICAL WARNING: [filemgmt 20-937] The given source file is already part of the fileset 'adder'. Requested source 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' will not be added.
update_compile_order -fileset adder
create_reconfig_module -name adderFloat -partition_def [get_partition_defs Adder ] 
add_files -norecurse -scan_for_includes C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adderFloat.v  -of_objects [get_reconfig_modules adderFloat]
delete_pr_configurations config_3
delete_pr_configurations config_2
delete_pr_configurations config_1
delete_runs "child_0_impl_1 child_1_impl_1"
generate_target all [get_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}}]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}}]
export_simulation -of_objects [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}}] -directory C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.ip_user_files -ipstatic_source_dir C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/modelsim} {questa=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/questa} {riviera=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/riviera} {activehdl=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - Rst
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - cStart
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - dataInput
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - wr_clk
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - wr
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <design_1> from BD file <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd>
INFO: [Common 17-365] Interrupt caught but 'open_bd_design' cannot be canceled. Please wait for command to finish.
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1302.504 ; gain = 78.992
INFO: [Common 17-681] Processing pending cancel.
1
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ui/bd_1f5defd0.ui> 
create_partition_def -name Multiplier -module multiplyComputePynq
create_reconfig_module -name Floating -partition_def [get_partition_defs Multiplier ]  -define_from multiplyComputePynq
INFO: [Vivado 12-2924] Copying file 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' from fileset 'sources_1' to fileset 'Floating'.
INFO: [Vivado 12-2924] Copying file 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' from fileset 'sources_1' to fileset 'Floating'.
INFO: [Vivado 12-2924] Moving file 'C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v' from fileset 'sources_1' to fileset 'Floating'.
INFO: [Vivado 12-2924] Copying file 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' from fileset 'sources_1' to fileset 'Floating'.
CRITICAL WARNING: [filemgmt 20-937] The given source file is already part of the fileset 'Floating'. Requested source 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' will not be added.
CRITICAL WARNING: [filemgmt 20-937] The given source file is already part of the fileset 'Floating'. Requested source 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' will not be added.
set_property name Integer [get_reconfig_modules Floating]
create_reconfig_module -name Floating -partition_def [get_partition_defs Multiplier ] 
add_files -norecurse -scan_for_includes C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/floatmComputePynq.v  -of_objects [get_reconfig_modules Floating]
create_reconfig_module -name Fixed -partition_def [get_partition_defs Multiplier ] 
add_files -norecurse -scan_for_includes C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/fixedmultiplyCompute.v  -of_objects [get_reconfig_modules Fixed]
create_pr_configuration -name config_1 -partitions [list ConvAccel/matrixAccel/finalAdder:adder ConvAccel/matrixAccel/genblk4[0].outputAdder:adder ConvAccel/matrixAccel/genblk4[1].outputAdder:adder ConvAccel/matrixAccel/genblk4[2].outputAdder:adder ConvAccel/matrixAccel/genblk3[0].inputMulti:Integer ConvAccel/matrixAccel/genblk3[1].inputMulti:Integer ConvAccel/matrixAccel/genblk3[2].inputMulti:Integer ]
create_pr_configuration -name config_2 -partitions [list ConvAccel/matrixAccel/finalAdder:adderFloat ConvAccel/matrixAccel/genblk4[0].outputAdder:adderFloat ConvAccel/matrixAccel/genblk4[1].outputAdder:adderFloat ConvAccel/matrixAccel/genblk4[2].outputAdder:adderFloat ConvAccel/matrixAccel/genblk3[0].inputMulti:Floating ConvAccel/matrixAccel/genblk3[1].inputMulti:Floating ConvAccel/matrixAccel/genblk3[2].inputMulti:Floating ]
create_pr_configuration -name config_3 -partitions [list ConvAccel/matrixAccel/genblk3[0].inputMulti:Fixed ConvAccel/matrixAccel/genblk3[1].inputMulti:Fixed ConvAccel/matrixAccel/genblk3[2].inputMulti:Fixed ] -greyboxes [list ConvAccel/matrixAccel/finalAdder ConvAccel/matrixAccel/genblk4[0].outputAdder ConvAccel/matrixAccel/genblk4[1].outputAdder ConvAccel/matrixAccel/genblk4[2].outputAdder ]
create_run child_0_impl_1 -parent_run impl_1 -flow {Vivado Implementation 2019} -pr_config config_2
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7z020clg400-1
create_run child_1_impl_1 -parent_run impl_1 -flow {Vivado Implementation 2019} -pr_config config_3
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7z020clg400-1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  9 10:02:16 2020...
