; Top Design: "Loop10MHz_Project_lib:loop_circuit:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="Loop10MHz_Project_lib:loop_circuit:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
; Library Name: Loop10MHz_Project_lib
; Cell Name: loop_momentum_emCosim
; View Name: emModel
define loop_momentum_emCosim ( P1_NEG  P1_POS  P2_NEG  P2_POS  ref=0 ) 
;parameters 
; MomCmpt model has node 0 as implicit reference. Ref node will be ignored and assumed to be grounded!
em_data_name="Loop10MHz_Project_lib:loop_momentum_emCosim:emModel"
MomCmpt:em_data  S1 S2 \
    name=em_data_name \
    paramFile="" \
    modelFile="C:/Users/andre/Documents/GitHub/262-Project/Loop10MHz_Project_wrk/Loop10MHz_Project_lib/loop_momentum_em%Cosim/em%Model/model.ndx" \
    ModelReuse=1 \
    ModelType="MOMMW" \
    ExtrapolationMode="linear" \
    EnforcePassivity=-1
#uselib "ckt" , "tf"
; Port S1
Short:ShortSP1_1  P1_POS SP1  Mode=0 SaveCurrent=no
Short:ShortSN1_1  P1_NEG SN1  Mode=0 SaveCurrent=no
tf:TFSP1  SP1 S1 S1_common 0  T=1/2
tf:TFSN1  S1_common S1 SN1 0  T=1/2
R:RS1_common_bias  S1_common 0  R=1e+12
; Port S2
Short:ShortSP2_1  P2_POS SP2  Mode=0 SaveCurrent=no
Short:ShortSN2_1  P2_NEG SN2  Mode=0 SaveCurrent=no
tf:TFSP2  SP2 S2 S2_common 0  T=1/2
tf:TFSN2  S2_common S2 SN2 0  T=1/2
R:RS2_common_bias  S2_common 0  R=1e+12
end loop_momentum_emCosim

; Library Name: Loop10MHz_Project_lib
; Cell Name: loop_momentum
; View Name: layout
define loop_momentum_in_loop_momentum_emCosim ( __emcosimNode1_P1_POS  __emcosimNode2_P1_POS  __emcosimNode3_P1_POS  __emcosimNode4_P1_POS ) 
;parameters 
loop_momentum_emCosim:__emcosimModel  __emcosimNode1_P1_POS __emcosimNode2_P1_POS __emcosimNode3_P1_POS __emcosimNode4_P1_POS __emcosimRef
end loop_momentum_in_loop_momentum_emCosim

loop_momentum_in_loop_momentum_emCosim:X1  0 in Cap2 Cap1 
C:C1  Cap1 Cap2 C=360 pF 
Port:TermG1  N__5 0 Num=1 Z=50 Ohm Noise=yes 
C:C2  Cap1 Cap2 C=0.4 pF 
V_Source:SRC1  in N__5 Type="V_AC" Vdc=0.0 V Vac=polar(1,0) V Freq=freq V_Noise=0 uV SaveCurrent=1 
AC:AC1 CalcNoise=no SortNoise=0 IncludePortNoise=yes BandwidthForNoise=1 Hz FreqConversion=no UseFiniteDiff=no StatusLevel=2 OutputBudgetIV=no DevOpPtLevel=0 \
OutputPlan="AC1_Output" Freq=10 MHz 

OutputPlan:AC1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"


#uselib "ckt" , "NetlistIncludeList"
NetlistIncludeList:PinVoltageOutputPlan _List=list( \ 
".\simulation\Loop10MHz_Project_lib\loop_circuit\schematic\pinVoltages.net")

#ifndef _NETLISTINCLUDE_LIST_PinVoltageOutputPlan
#define _NETLISTINCLUDE_LIST_PinVoltageOutputPlan
#include ".\simulation\Loop10MHz_Project_lib\loop_circuit\schematic\pinVoltages.net"
#endif 
