Fitter Route Stage Report for top
Fri May  8 23:53:29 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Estimated Delay Added for Hold Timing Summary
  4. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 5,180 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 8 / 56,741 ( < 1 % )        ;
; C4 interconnects             ; 2,402 / 2,570,048 ( < 1 % ) ;
; Direct links                 ; 1,368 / 3,375,986 ( < 1 % ) ;
; Global clocks                ; 1 / 32 ( 3 % )              ;
; Periphery clocks             ; 0 / 910 ( 0 % )             ;
; R3 interconnects             ; 1,114 / 1,214,760 ( < 1 % ) ;
; R32 interconnects            ; 1 / 99,472 ( < 1 % )        ;
; R32/C27 interconnect drivers ; 9 / 385,136 ( < 1 % )       ;
; R6 interconnects             ; 1,588 / 2,336,152 ( < 1 % ) ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 2 / 704 ( < 1 % )           ;
; Spine clocks                 ; 2 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )           ;
+------------------------------+-----------------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 125.5             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                        ;
+-------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------+
; Source Register                                             ; Destination Register                                                               ; Delay Added in ns ;
+-------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------+
; main_inst|main_if_end317_40_reg[3]~RTM_9                    ; main_inst|main_if_end317_40_reg[3]~RTM                                             ; 0.420             ;
; main_inst|main_if_end317_origem_1438_reg[1]~RTM_3           ; main_inst|main_if_end317_origem_1438_reg[1]~RTM                                    ; 0.411             ;
; main_inst|main_if_end317_40_reg[2]~RTM_7                    ; main_inst|main_if_end317_40_reg[2]~RTM                                             ; 0.408             ;
; main_inst|main_if_end317_40_reg[3]~RTM_10                   ; main_inst|main_if_end317_40_reg[3]~RTM                                             ; 0.405             ;
; main_inst|main_if_end317_40_reg[2]~RTM_8                    ; main_inst|main_if_end317_40_reg[2]~RTM                                             ; 0.396             ;
; main_inst|main_if_end317_40_reg[2]~RTM                      ; main_inst|main_if_end317_origem_1438_reg[2]~RTM                                    ; 0.393             ;
; main_inst|main_if_end317_40_reg[1]~RTM_1                    ; main_inst|main_if_end317_40_reg[1]~RTM                                             ; 0.393             ;
; main_inst|main_if_end317_40_reg[3]~RTM                      ; main_inst|main_if_end317_origem_1438_reg[3]~RTM                                    ; 0.389             ;
; main_inst|main_if_end317_40_reg[1]~RTM_3                    ; main_inst|main_if_end317_40_reg[1]~RTM                                             ; 0.387             ;
; main_inst|main_if_end317_40_reg[5]~RTM                      ; main_inst|main_if_end317_origem_1438_reg[5]~RTM                                    ; 0.386             ;
; main_inst|main_if_end317_40_reg[1]~RTM                      ; main_inst|main_if_end317_origem_1438_reg[1]~RTM                                    ; 0.374             ;
; main_inst|main_for_body226_us_20_reg[0]~RTM_19              ; main_inst|main_for_inc295_us_24_reg[18]                                            ; 0.367             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[4]               ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a4~reg0  ; 0.357             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[6]               ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a6~reg0  ; 0.327             ;
; main_inst|main_for_body226_us_20_reg[0]~RTM_9               ; main_inst|main_for_inc295_us_24_reg[8]                                             ; 0.327             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[8]               ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a8~reg0  ; 0.325             ;
; main_inst|main_dijkstra_exit_39_reg[3]                      ; main_inst|main_if_end317_40_reg[3]~RTM_9                                           ; 0.319             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[2]                 ; main_inst|main_for_body_i_i_min_011_i_i_reg[2]                                     ; 0.319             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[3]                 ; main_inst|main_for_body_i_i_min_011_i_i_reg[3]                                     ; 0.315             ;
; main_inst|main_for_body226_us_20_reg[0]~RTM_10              ; main_inst|main_for_inc295_us_24_reg[9]                                             ; 0.313             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_9              ; main_inst|main_for_body_i_28_reg[8]                                                ; 0.312             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[5]                 ; main_inst|main_for_body_i_i_min_011_i_i_reg[5]                                     ; 0.312             ;
; main_inst|main_for_cond190_preheader_j185_0446_reg[1]~RTM   ; main_inst|main_for_cond190_preheader_j185_0446_reg[1]~RTM_3RTMRTM                  ; 0.311             ;
; main_inst|main_for_inc295_us_24_reg[21]                     ; main_inst|main_for_body226_us_20_reg[21]                                           ; 0.309             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[4]              ; main_inst|main_for_inc_i_i_min_1_i_i_reg[4]                                        ; 0.307             ;
; main_inst|main_for_cond190_preheader_j185_0446_reg[1]       ; main_inst|main_for_cond190_preheader_arrayidx197_reg[3]                            ; 0.307             ;
; main_inst|main_for_inc295_us_24_reg[30]                     ; main_inst|main_for_body226_us_20_reg[30]                                           ; 0.305             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_19             ; main_inst|main_for_body_i_28_reg[18]                                               ; 0.304             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[28]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[28]                                    ; 0.304             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[21]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[21]                                    ; 0.303             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[26]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[26]                                    ; 0.303             ;
; main_inst|main_for_body212_10_reg[0]                        ; main_inst|main_for_body212_j_0443_reg[0]                                           ; 0.296             ;
; main_inst|main_for_cond175_preheader_j173_0448_reg[1]~RTM_4 ; main_inst|main_for_cond175_preheader_j173_0448_reg[3]                              ; 0.296             ;
; main_inst|cur_state[7]                                      ; main_inst|cur_state[5]                                                             ; 0.295             ;
; main_inst|main_for_inc295_us_24_reg[22]                     ; main_inst|main_for_body226_us_20_reg[22]                                           ; 0.294             ;
; main_inst|main_for_body11_i_arrayidx20_i_reg[3]             ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a17~reg0 ; 0.292             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[29]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[29]                                    ; 0.292             ;
; main_inst|main_for_cond190_preheader_j185_0446_reg[2]       ; main_inst|main_for_cond190_preheader_arrayidx197_reg[4]                            ; 0.292             ;
; main_inst|main_for_body_i_i_29_reg[0]~RTM_5                 ; main_inst|main_for_body_i_i_29_reg[5]                                              ; 0.291             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[16]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[16]                                    ; 0.291             ;
; main_inst|main_for_body226_us_21_reg[9]                     ; main_inst|main_for_body226_us_arrayidx266_us_reg[11]                               ; 0.290             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[5]              ; main_inst|main_for_inc_i_i_min_1_i_i_reg[5]                                        ; 0.289             ;
; main_inst|main_dijkstra_exit_39_reg[6]                      ; main_inst|main_if_end317_40_reg[6]~RTM_15                                          ; 0.288             ;
; main_inst|main_for_inc295_us_24_reg[5]                      ; main_inst|main_for_body226_us_20_reg[5]                                            ; 0.288             ;
; main_inst|main_for_body_i_i_29_reg[0]~RTM                   ; main_inst|main_for_body_i_i_29_reg[0]~RTMRTM                                       ; 0.287             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[12]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[12]                                    ; 0.287             ;
; main_inst|main_for_cond224_preheader_12_reg[3]              ; main_inst|main_for_cond224_preheader_sr_add_reg[4]                                 ; 0.286             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[18]              ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a18~reg0 ; 0.286             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[27]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[27]                                    ; 0.286             ;
; main_inst|main_for_cond190_preheader_j185_0446_reg[3]       ; main_inst|main_for_cond190_preheader_arrayidx197_reg[5]                            ; 0.285             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[3]               ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a3~reg0  ; 0.285             ;
; main_inst|main_for_body207_i_0444_reg[1]~RTM_3              ; main_inst|main_for_body207_i_0444_reg[2]                                           ; 0.284             ;
; main_inst|main_for_inc295_us_24_reg[25]                     ; main_inst|main_for_body226_us_20_reg[25]                                           ; 0.284             ;
; main_inst|main_for_cond190_preheader_j185_0446_reg[0]       ; main_inst|main_for_cond190_preheader_arrayidx197_reg[2]                            ; 0.284             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[0]                 ; main_inst|main_for_body_i_i_min_011_i_i_reg[0]                                     ; 0.283             ;
; main_inst|main_dijkstra_exit_39_reg[2]                      ; main_inst|main_if_end317_40_reg[2]~RTM_7                                           ; 0.282             ;
; main_inst|main_for_body226_us_20_reg[0]~RTM_22              ; main_inst|main_for_inc295_us_24_reg[21]                                            ; 0.282             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[9]               ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a9~reg0  ; 0.282             ;
; main_inst|main_for_body226_us_20_reg[0]~RTM_20              ; main_inst|main_for_inc295_us_24_reg[19]                                            ; 0.282             ;
; main_inst|main_for_inc295_us_24_reg[4]                      ; main_inst|main_for_body226_us_20_reg[4]                                            ; 0.282             ;
; main_inst|main_if_end317_origem_1438_reg[4]~RTM_6           ; main_inst|main_if_end317_origem_1438_reg[4]~RTM                                    ; 0.281             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[14]             ; main_inst|main_for_inc_i_i_min_1_i_i_reg[14]                                       ; 0.281             ;
; main_inst|main_for_body11_i_arrayidx20_i_reg[2]             ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a17~reg0 ; 0.281             ;
; main_inst|main_for_body226_us_20_reg[0]~RTM_14              ; main_inst|main_for_inc295_us_24_reg[13]                                            ; 0.280             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_23             ; main_inst|main_for_body_i_28_reg[22]                                               ; 0.280             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_13             ; main_inst|main_for_body_i_28_reg[12]                                               ; 0.280             ;
; main_inst|main_for_body11_i_arrayidx20_i_reg[6]             ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a17~reg0 ; 0.280             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[13]       ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[13]                                 ; 0.280             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_28             ; main_inst|main_for_body_i_28_reg[27]                                               ; 0.279             ;
; main_inst|main_if_end317_origem_1438_reg[0]~RTM_2           ; main_inst|main_if_end317_origem_1438_reg[0]~RTM                                    ; 0.279             ;
; main_inst|main_for_body212_10_reg[29]                       ; main_inst|main_for_body212_j_0443_reg[29]                                          ; 0.279             ;
; main_inst|main_for_cond190_preheader_j185_0446_reg[6]       ; main_inst|main_for_cond190_preheader_arrayidx197_reg[8]                            ; 0.278             ;
; main_inst|main_if_end317_40_reg[6]~RTM_15                   ; main_inst|main_if_end317_40_reg[6]~RTM                                             ; 0.278             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[10]              ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a10~reg0 ; 0.277             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[1]                 ; main_inst|main_for_body_i_i_min_011_i_i_reg[1]                                     ; 0.276             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[7]                 ; main_inst|main_for_body_i_i_min_011_i_i_reg[7]                                     ; 0.276             ;
; main_inst|main_for_body226_us_20_reg[0]~RTM_23              ; main_inst|main_for_inc295_us_24_reg[22]                                            ; 0.275             ;
; main_inst|main_for_body11_i_v_055_i_reg[0]~RTM_3            ; main_inst|main_for_body11_i_v_055_i_reg[2]                                         ; 0.275             ;
; main_inst|main_for_body226_us_21_reg[5]                     ; main_inst|main_for_body226_us_arrayidx266_us_reg[7]                                ; 0.275             ;
; main_inst|main_for_body226_us_20_reg[0]~RTM_29              ; main_inst|main_for_inc295_us_24_reg[28]                                            ; 0.275             ;
; main_inst|main_for_body226_us_21_reg[7]                     ; main_inst|main_for_body226_us_arrayidx266_us_reg[9]                                ; 0.274             ;
; main_inst|main_for_body177_1_reg[0]~RTM                     ; main_inst|main_for_body177_1_reg[0]~RTM_5RTMRTMRTM                                 ; 0.274             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_26             ; main_inst|main_for_body_i_28_reg[25]                                               ; 0.273             ;
; main_inst|main_if_end317_40_reg[4]~RTM                      ; main_inst|main_if_end317_origem_1438_reg[4]~RTM                                    ; 0.273             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[1]              ; main_inst|main_for_inc_i_i_min_1_i_i_reg[1]                                        ; 0.273             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[10]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[10]                                    ; 0.273             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[11]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[11]                                    ; 0.273             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[18]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[18]                                    ; 0.273             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[25]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[25]                                    ; 0.273             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[19]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[19]                                    ; 0.273             ;
; main_inst|main_for_body212_10_reg[30]                       ; main_inst|main_for_body212_j_0443_reg[30]                                          ; 0.272             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[7]               ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a7~reg0  ; 0.272             ;
; main_inst|main_dijkstra_exit_39_reg[1]                      ; main_inst|main_if_end317_40_reg[1]~RTM_1                                           ; 0.272             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[15]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[15]                                    ; 0.271             ;
; main_inst|main_if_end317_40_reg[0]~RTM_5                    ; main_inst|main_if_end317_40_reg[0]~RTM                                             ; 0.270             ;
; main_inst|main_for_body212_10_reg[22]                       ; main_inst|main_for_body212_j_0443_reg[22]                                          ; 0.270             ;
; main_inst|main_for_cond175_preheader_j173_0448_reg[5]       ; main_inst|main_for_cond175_preheader_arrayidx181_reg[7]                            ; 0.270             ;
; main_inst|main_dijkstra_exit_39_reg[0]                      ; main_inst|main_if_end317_40_reg[0]~RTM_5                                           ; 0.270             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[17]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[17]                                    ; 0.270             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[20]                ; main_inst|main_for_body_i_i_min_011_i_i_reg[20]                                    ; 0.270             ;
+-------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


