<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html>

<head>
<title>hol-biblio</title>
</head>

<body>

<!-- This document was automatically generated with bibtex2html 1.52
     (see http://www.lri.fr/~filliatr/bibtex2html/),
     with the following command:
     /Nfs/buntingford/usr18/mjcg/bin/bibtex2html-1.52-linux/bibtex2html hol-biblio.bib  -->

<h2>Bibliography of Publications Related to HOL</h2>

<p>

<table>

<tr valign=top>
<td align=right>
<A NAME="TosuperHT"></A>
[1]
</td>
<td>
M. Aagaard, M. E. Leeser, and P. J. Windley.
  Toward a super duper hardware tactic.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 399-412. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#TosuperHT">bib</A> | 
<A HREF="ftp://lal.cs.byu.edu/pub/HOL/lal-papers/superduper.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DomTheo"></A>
[2]
</td>
<td>
S. Agerholm.
  Domain theory in HOL.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 295-310. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#DomTheo">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FormMod"></A>
[3]
</td>
<td>
S. Agerholm.
  Formalising a model of the lambda-calculus in HOL-st.
  Technical Report 354, University of Cambridge Computer Laboratory,
  1994.<BR>
[ <A HREF="./hol-biblio-bib.html#FormMod">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLReas"></A>
[4]
</td>
<td>
S. Agerholm.
  A HOL basis for reasoning about functional programs.
  Technical Report BRICS Technical Report RS-94-44, Department of
  Computer Science, University of Aarhus, December 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLReas">bib</A> | 
<A HREF="http://www.daimi.aau.dk:80/BRICS/RS/94/44/BRICS-RS-94-44/BRICS-RS-94-44.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="LCFEx"></A>
[5]
</td>
<td>
S.Agerholm.
  LCF examples in HOL.
  <i>The Computer Journal</i>, 38(2):121-130, July 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#LCFEx">bib</A> | 
<A HREF="http://www.oup.co.uk/oup/smj/journals/ed/titles/computer_journal/docs/journal_contents/Volume_38_Number_2/38.2.ps/ager{HOL}m.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="LExinHol"></A>
[6]
</td>
<td>
S.Agerholm.
  LCF examples in HOL.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 1-16. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#LExinHol">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MechProgVHOL"></A>
[7]
</td>
<td>
S. Agerholm.
  Mechanizing program verification in HOL.
  In M. Archer, J. J. Joyce, K. N. Levitt, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 208-222.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#MechProgVHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="Mechprog"></A>
[8]
</td>
<td>
S.Agerholm.
  Mechanizing program verification in HOL.
  Technical Report DAIMI Report Number IR-111, Department of Computer
  Science, University of Aarhus, April 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#Mechprog">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="NonprimRF"></A>
[9]
</td>
<td>
S.Agerholm.
  Non-primitive recursive function definition.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 17-31. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#NonprimRF">bib</A> | 
<A HREF="http://www.daimi.aau.dk:80/BRICS/RS/95/36/BRICS-RS-95-36/BRICS-RS-95-36.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="CompHOLALF"></A>
[10]
</td>
<td>
S.Agerholm, I. Beylin, and P. Dybjer.
  A comparison of HOL and ALF formalizations of a categorical
  coherence theorem.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 17-32. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#CompHOLALF">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ExperZF"></A>
[11]
</td>
<td>
S. Agerholm and M. Gordon.
  Experiments with ZF set theory in HOL and Isabelle.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 32-45. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#ExperZF">bib</A> | 
<A HREF="http://www.daimi.aau.dk:80/BRICS/RS/95/37/BRICS-RS-95-37/BRICS-RS-95-37.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AutoMCFR"></A>
[12]
</td>
<td>
S. Agerholm and H. Skj&oslash;dt.
  Automating a model checker for recursive modal assertions in HOL.
  Technical Report DAIMI Report Number IR-92, Department of Computer
  Science, University of Aarhus, January 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#AutoMCFR">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="Mechpi"></A>
[13]
</td>
<td>
O. Aït Mohamed.
  Mechanizing a pi-calculus equivalence in HOL.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 1-16. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#Mechpi">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="Theopical"></A>
[14]
</td>
<td>
O. Aït Mohamed.
  <i>The theory of the pi-calcul in HOL</i>.
  PhD thesis, Henri Poincare University, July 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#Theopical">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOL95Int"></A>
[15]
</td>
<td>
J. Alves-Foss, editor.
  <i>HOL-95: International Workshop on Higher Order Logic Theorem
  Proving and its Applications: B-Track: Short Presentations, Aspen
  Grove, Utah, September, 1995</i>, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#HOL95Int">bib</A> | 
<A HREF="http://lal.cs.byu.edu/lal/HOL95/Bprocs/indexB.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ModNonDetS"></A>
[16]
</td>
<td>
J. Alves-Foss.
  Modelling non-deterministic systems in HOL.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 295-304. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#ModNonDetS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MechVer"></A>
[17]
</td>
<td>
J. Alves-Foss and K. Levitt.
  Mechanical verification of secure distributed systems in higher order
  logic.
  In M. Archer, J. J. Joyce, K. N. Levitt, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 263-278.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#MechVer">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SecDistSys"></A>
[18]
</td>
<td>
J. Alves-Foss and K. Levitt.
  Verification of secure distributed systems in higher order logic: A
  modular approach using generic components.
  In <i>Proceedings of the 1991 IEEE Computer Society Symposium on
  Research in Security and Privacy; Oakland, California, May 1991</i>, pages
  122-135, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#SecDistSys">bib</A> | 
<A HREF="http://seclab.cs.ucdavis.edu/papers/fl91.abs">http</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLUNITY"></A>
[19]
</td>
<td>
F. Andersen, U. Binau, K. Nyblad, K. D. Petersen, and J. S. Pettersson.
  The HOL-UNITY verification system.
  In P. D. Mosses, M. Nielsen, and M. I. Schwartzbach, editors, <i>
  TAPSOFT'95: Theory and Practice of Software Development: 6th International
  Conference: Proceedings</i>, volume 915 of <i>Lecture Notes in Computer
  Science</i>, pages 795-796. Springer-Verlag, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLUNITY">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RecBoo"></A>
[20]
</td>
<td>
F. Andersen and K. D. Petersen.
  Recursive boolean functions in HOL.
  In M. Archer, J. J. Joyce, K. N. Levitt, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 367-377.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#RecBoo">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="GraphTool"></A>
[21]
</td>
<td>
F. Andersen, K. D. Petersen, and J. S. Pettersson.
  A graphical tool for proving UNITY progress.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 17-32. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#GraphTool">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProgVer"></A>
[22]
</td>
<td>
F. Andersen, K. D. Petersen, and J. S. Pettersson.
  Program verification using HOL-UNITY.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 1-15. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ProgVer">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FormHardVer"></A>
[23]
</td>
<td>
C. M. Angelo.
  <i>Formal Hardware Verification in a Silicon Compilation
  Environment by means of Theorem Proving</i>.
  PhD thesis, Katholieke Universiteit Leuven, February, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#FormHardVer">bib</A> | 
<A HREF="http://www.lsi.usp.br/~catia/phd.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DegForm"></A>
[24]
</td>
<td>
C. M. Angelo, L. Claesen, and H. De Man.
  Degrees of formality in shallow embedding hardware description
  languages in HOL.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 89-100. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#DegForm">bib</A> | 
<A HREF="http://www.lsi.usp.br/~HOL/papers-ps/HOL93.can.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FormSemDef"></A>
[25]
</td>
<td>
C. M. Angelo, L. Claesen, and H. De Man.
  The formal semantics definition of a multi-rate DSP specification
  language in HOL.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 375-394. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#FormSemDef">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MethProvC"></A>
[26]
</td>
<td>
C. M. Angelo, L. Claesen, and H. De Man.
  A methodology for proving correctness of parameterized hardware
  modules in HOL.
  In D. Borrione and R. Waxman, editors, <i>Tenth International
  Symposium on Computer Hardware Description Languages and their Applications,
  CHDL'91: Marseille, France</i>, pages 63-82. North-Holland, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#MethProvC">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ModMulti"></A>
[27]
</td>
<td>
C. M. Angelo, L. Claesen, and H. De Man.
  Modeling multi-rate DSP specification semantics for formal
  transformational design in HOL.
  <i>Formal Methods in System Design</i>, 5(1/2):61-94, July 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ModMulti">bib</A> | 
<A HREF="http://www.lsi.usp.br/~HOL/papers-ps/dsp94.kl.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ReasCLS"></A>
[28]
</td>
<td>
C. M. Angelo, L. Claesen, and H. De Man.
  Reasoning about a class of linear systems of equations in HOL.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 33-48. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ReasCLS">bib</A> | 
<A HREF="http://www.lsi.usp.br/~HOL/papers-ps/HOL94.mt.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="CompHOL"></A>
[29]
</td>
<td>
C. M. Angelo, D. Verkest, L. Claesen, and H. De Man.
  On the comparison of HOL and Boyer-Moore for formal hardware
  verification.
  <i>Formal Methods in System Design</i>, 2(1):45-72, February 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#CompHOL">bib</A> | 
<A HREF="http://www.lsi.usp.br/~HOL/papers-ps/HOLxbm93.kl.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForHarVer"></A>
[30]
</td>
<td>
C. M. Angelo, D. Verkest, L. Claesen, and H. De Man.
  Formal hardware verification in HOL and in boyer-moore: A
  comparative analysis.
  In M. Archer, J. J. Joyce, K. N. Levitt, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 340-347.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#ForHarVer">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SynopCompHOL"></A>
[31]
</td>
<td>
C. M. Angelo, D. Verkest, L. Claesen, and H. De Man.
  A synopsis on the comparison of HOL and Boyer-Moore for formal
  hardware verification.
  In P. Prinetto and P. Camurati, editors, <i>Advanced Research
  Workshop on Correct Hardware Design Methodologies</i>, pages 421-426.
  North-Holland, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#SynopCompHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="LinkTheoP"></A>
[32]
</td>
<td>
M. Archer, G. Fink, and L. Yang.
  Linking other theorem provers to HOL using PM: Proof manager.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 539-548. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#LinkTheoP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="Proc1991"></A>
[33]
</td>
<td>
M. Archer, J. J. Joyce, K. N. Levitt, and P. J. Windley, editors.
  <i>Proceedings of the 1991 International Workshop on the HOL
  Theorem Proving System and its Applications, Davis, August 1991</i>. IEEE
  Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#Proc1991">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RepICLHOL"></A>
[34]
</td>
<td>
R. D. Arthan.
  A report on ICL HOL.
  In M. Archer, J. J. Joyce, K. N. Levitt, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on HOL Theorem Proving
  System and its Applications, Davis, August 1991</i>, pages 280-283. IEEE
  Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#RepICLHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FormSpec"></A>
[35]
</td>
<td>
R. D. Arthan.
  A formal specification of HOL.
  Technical Report DS/FMU/IED/SPC001, ICL Defence Systems, April 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#FormSpec">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="PredTransHOL"></A>
[36]
</td>
<td>
R. J. R. Back and J. von Wright.
  Predicate transformers and higher order logic.
  In J. W. de Bakker, W.-P. de Roever, and G. Rozenberg, editors, <i>
  Semantics: Foundations and Applications: REX Workshop, Beekbergen, June
  1992</i>, volume 666 of <i>Lecture Notes in Computer Science</i>, pages 1-20.
  Springer-Verlag, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#PredTransHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RefConFH"></A>
[37]
</td>
<td>
R. J. R. Back and J. von Wright.
  Refinement concepts formalised in higher order logic.
  <i>Formal Aspects of Computing</i>, 2(3):247-272, July-September
  1990.<BR>
[ <A HREF="./hol-biblio-bib.html#RefConFH">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="IndApp"></A>
[38]
</td>
<td>
S. Bainbridge, A. Camilleri, and R. Fleming.
  Industrial application of theorem proving to system level design.
  In M. Archer, J. J. Joyce, K. N. Levitt, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 130-142.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#IndApp">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TheProvITS"></A>
[39]
</td>
<td>
S. Bainbridge, A. Camilleri, and R. Fleming.
  Theorem proving as an industrial tool for system level design.
  In V. Stavridou, T. F. Melham, and R. T. Boute, editors, <i>Theorem
  Provers in Circuit Design: Proceedings of the IFIP TC10/WG 10.2
  International Conference, Nijmegen, June 1992</i>, IFIP Transactions A-10,
  pages 253-274. North-Holland, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#TheProvITS">bib</A> | 
<A HREF="http://www.dcs.glasgow.ac.uk/~tfm/TPCD.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ReasPet"></A>
[40]
</td>
<td>
E. de Barros Lucena.
  Reasoning about petri nets in HOL.
  In M. Archer, J. J. Joyce, K. N. Levitt, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 384-394.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#ReasPet">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AbstSig"></A>
[41]
</td>
<td>
R. H. Beers and P. J. Windley.
  Abstracting signals: The waveform library.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>
  Supplementary Proceedings of the 9th International Conference on Theorem
  Proving in Higher Order Logics: TPHOLs'96</i>, number 1 in TUCS General
  Publication, pages 1-13. Turku Centre for Computer Science, August 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#AbstSig">bib</A> | 
<A HREF="http://www.abo.fi/~jharriso/supp-root.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerSECDH"></A>
[42]
</td>
<td>
G. Birtwistle and B. Graham.
  Verifying SECD in HOL.
  In J. Staunstrup, editor, <i>Formal Methods for VLSI Design:
  IFIP WG10.2</i>, Lecture Notes, pages 129-177. North-Holland, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#VerSECDH">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="IntroHardV"></A>
[43]
</td>
<td>
G. Birtwistle, B. Graham, and S.-K. Chin.
  An introduction to hardware verification in higher order logic.
  Published electronically, August 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#IntroHardV">bib</A> | 
<A HREF="http://lal.cs.byu.edu/lal/HOLdoc/birtwistle/all/all.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerifySECDinHOL"></A>
[44]
</td>
<td>
G. Birtwistle, B. Graham, T. Simpson, K. Slind, M. Williams, and S. Williams.
  Verifying an SECD chip in HOL.
  In <i>Proceedings of the IFIP WG 10.2/WG 10.5 International
  Workshop on Applied Formal Methods for Correct VLSI Design</i>, pages 369-378.
  North Holland, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#VerifySECDinHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerSECD"></A>
[45]
</td>
<td>
G. Birtwistle, B. Graham, T. Simpson, K. Slind, M. Williams, and S. Williams.
  Verifying an SECD chip in HOL.
  In L. J. M. Claesen, editor, <i>Formal VLSI Correctness
  Verification: VLSI Design Methods-II: Proceedings of the IFIP WG
  10.2/WG1 0.5 International Workshop on Applied Formal Methods for VLSI
  Design, Belgium, November 1989</i>, pages 369-378. North-Holland, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#VerSECD">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProofToNetlist"></A>
[46]
</td>
<td>
G. Birtwistle, M. Hermann, T. Simpson, and K. Slind.
  From formal proof to netlist.
  In <i>Proceedings of the Canadian Conference on VLSI</i>, pages
  217-224, Vancouver, British Columbia, Canada, 1989.<BR>
[ <A HREF="./hol-biblio-bib.html#ProofToNetlist">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AutoSynth"></A>
[47]
</td>
<td>
P. E. Black and P. J. Windley.
  Automatically synthesized term denotation predicates: A proof aid.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 46-57. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#AutoSynth">bib</A> | 
<A HREF="http://lal.cs.byu.edu/people/black/Papers/HOL95.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForVeSec"></A>
[48]
</td>
<td>
P. E. Black and P. J. Windley.
  Formal verification of secure programs in the presence of side
  effects.
  In Jr. R. H. Sprague, editor, <i>Proceedings of the Thirty-first
  Hawai'i International Conference on System Sciences (HICSS-31)</i>, volume
  III, pages 327-334. IEEE Computer Science Press, 1998.<BR>
[ <A HREF="./hol-biblio-bib.html#ForVeSec">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="InfRuProgL"></A>
[49]
</td>
<td>
P. E. Black and P. J. Windley.
  Inference rules for programming languages with side effects in
  expressions.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 51-60. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#InfRuProgL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerResSoft"></A>
[50]
</td>
<td>
P. E. Black and P. J. Windley.
  Verifying resilient software.
  In Jr. R. H. Sprague, editor, <i>Proceedings of the Thirty-first
  Hawai'i International Conference on System Sciences (HICSS-31)</i>, volume
  III, pages 262-266. IEEE Computer Science Press, 1998.<BR>
[ <A HREF="./hol-biblio-bib.html#VerResSoft">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RepICL"></A>
[51]
</td>
<td>
K. Blackburn.
  A report on ICL HOL.
  In D. Kapur, editor, <i>Automated Deduction - CADE-11: 11th
  International Conference, Proceedings</i>, volume 607 of <i>Lecture Notes in
  Artificial Intelligence</i>, pages 743-747. Springer-Verlag, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#RepICL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="OnRefSM"></A>
[52]
</td>
<td>
J.-P. Bodeviex and M. Filali.
  On the refinement of symmetric memory protocols.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 58-74. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#OnRefSM">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="Theomem"></A>
[53]
</td>
<td>
J-P. Bodeviex, M. Filali, and P. Roche.
  Towards a HOL theory of memory.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 49-64. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#Theomem">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="BoyMoAut"></A>
[54]
</td>
<td>
R. Boulton.
  Boyer-Moore automation for the HOL system.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 133-142. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#BoyMoAut">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="CombDecP"></A>
[55]
</td>
<td>
R. Boulton.
  Combining decision procedures in the HOL system.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 75-89. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#CombDecP">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/rjb/papers/comb-dec-proc.dvi.gz">.dvi.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="EffinFE"></A>
[56]
</td>
<td>
R. J. Boulton.
  Efficiency in a fully-expansive theorem prover.
  Technical Report 337, University of Cambridge Computer Laboratory,
  May 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#EffinFE">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/rjb/phd/index.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="LazyApp"></A>
[57]
</td>
<td>
R. Boulton.
  A lazy approach to full-expansive theorem proving.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 19-38. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#LazyApp">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="LazyTech"></A>
[58]
</td>
<td>
R. J. Boulton.
  Lazy techniques for fully expansive theorem proving.
  <i>Formal Methods in System Design</i>, 3(1-2):25-47, August 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#LazyTech">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="OnETPF"></A>
[59]
</td>
<td>
R. J. Boulton.
  On efficiency in theorem provers which fully expand proofs into
  primitive inferences.
  Technical Report 248, University of Cambridge Computer Laboratory,
  February 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#OnETPF">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/ftp/papers/reports/TR248-rjb-efficiency-primitive-inferences.dvi.gz">.dvi.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RestFoHOR"></A>
[60]
</td>
<td>
R. Boulton.
  A restricted form of higher-order rewriting applied to an HDL
  semantics.
  In J. Hsiang, editor, <i>Rewriting Techniques and Applications: 6th
  International Conference: Proceedings</i>, volume 914 of <i>Lecture Notes in
  Computer Science</i>, pages 309-323. Springer-Verlag, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#RestFoHOR">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ExpEmbHDL"></A>
[61]
</td>
<td>
R. Boulton, A. Gordon, M. Gordon, J. Harrison, J. Herbert, and J. Van Tassel.
  Experience with embedding hardware description languages in HOL.
  In V. Stavridou, T. F. Melham, and R. T. Boute, editors, <i>Theorem
  Provers in Circuit Design: Proceedings of the IFIP TC10/WG 10.2
  International Conference, Nijmegen, June 1992</i>, IFIP Transactions A-10,
  pages 129-156. North-Holland, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#ExpEmbHDL">bib</A> | 
<A HREF="ftp://ftp.cl.cam.ac.uk/hvg/papers/EmbeddingPaper.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProcVLSIDes"></A>
[62]
</td>
<td>
R. Boulton, M. Gordon, J. Herbert, and J. Van Tassel.
  The HOL verification of ELLA designs.
  Appeared in the Unpublished Proceedings of the International Workshop
  on Formal Methods in VLSI Design, Miami, Florida January 1991, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#ProcVLSIDes">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/ftp/papers/reports/TR199-rjb-mjcg-jmjh-jvt-HOL-verification-ELLA.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AutoDerIndMut"></A>
[63]
</td>
<td>
R. Boulton and K. Slind.
  Automatic derivation and application of induction schemes for
  mutually recursive functions.
  In J. Lloyd, V. Dahl, U. Furbach, M. Kerber, K.-K. Lau,
  C. Palamidessi, L. Moniz Pereira, Y. Sagiv, and P. J. Stuckey, editors,
  <i>Computational Logic: First International Conference, CL2000, London,
  UK, July 2000: Proceedings</i>, volume 1861, pages 629-643. Springer-Verlag,
  2000.<BR>
[ <A HREF="./hol-biblio-bib.html#AutoDerIndMut">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="InterfaceClamHOL"></A>
[64]
</td>
<td>
R. Boulton, K. Slind, A. Bundy, and M. Gordon.
  An interface between Clam and HOL.
  In J. Grundy and M. Newey, editors, <i>Theorem Proving in Higher
  Order Logics, 11th International Conference, TPHOLs'98, Canberra:
  Proceedings</i>, volume 1479 of <i>Lecture Notes in Computer Science</i>, pages
  87-104. Springer-Verlag, 1998.<BR>
[ <A HREF="./hol-biblio-bib.html#InterfaceClamHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TVerSys"></A>
[65]
</td>
<td>
J. Bowen, editor.
  <i>Towards Verified Systems</i>, volume 2 of <i>Real-Time Safety
  Critical Systems Series</i>.
  Elsevier, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#TVerSys">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ShalEmb"></A>
[66]
</td>
<td>
J. P. Bowen and M. J. C. Gordon.
  A shallow embedding of Z in HOL.
  <i>Information and Software Technology</i>, 37(5-6):269-276,
  May/June 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#ShalEmb">bib</A> | 
<A HREF="ftp://ftp.comlab.ox.ac.uk/pub/Documents/techpapers/Jonathan.Bowen/zHOL-ist.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ZHOL"></A>
[67]
</td>
<td>
J. P. Bowen and M. J. C. Gordon.
  Z and HOL.
  In J. P. Bowen and J. A. Hall, editors, <i>Z User Workshop,
  Cambridge 1994</i>, Workshops in Computing Series, pages 141-167.
  Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ZHOL">bib</A> | 
<A HREF="file://ftp.comlab.ox.ac.uk/pub/Documents/techpapers/Jonathan.Bowen/zHOL.ps.Z">.ps.Z</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DecCPA"></A>
[68]
</td>
<td>
S. H. Brackin.
  Deciding cryptographic protocol adequacy with HOL.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 90-105. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#DecCPA">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DecCryptP"></A>
[69]
</td>
<td>
S. H. Brackin.
  Deciding cryptographic protocol adequacy with HOL: The
  implementation.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 61-76. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#DecCryptP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProvTS"></A>
[70]
</td>
<td>
S. H. Brackin.
  Providing tractable security analyses in HOL.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 65-80. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ProvTS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ServPro"></A>
[71]
</td>
<td>
S. H. Brackin and S.-K. Chin.
  Server-process restrictiveness in HOL.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 450-463. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ServPro">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RefCalc"></A>
[72]
</td>
<td>
Michael Butler, Jim Grundy, Thomas L&aring;ngbacka, Rimvydas Ruksenas, and Joakim
  von Wright.
  The refinement calculator: Proof support for program refinement.
  In Lindsay Groves and Steve Reeves, editors, <i>Formal Methods
  Pacific'97: Proceedings of FMP'97</i>, Discrete Mathematics &amp; Theoretical
  Computer Science, pages 40-61, Wellington, New Zealand, July 1997.
  Springer-Verlag.<BR>
[ <A HREF="./hol-biblio-bib.html#RefCalc">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProgDerRC"></A>
[73]
</td>
<td>
M. Butler and T. L&aring;ngbacka.
  Program derivation using the refinement calculator.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 93-108. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#ProgDerRC">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ExBeDeHOL"></A>
[74]
</td>
<td>
A. J. Camilleri.
  Executing behavioural definitions in higher order logic.
  Technical Report 140, University of Cambridge Computer Laboratory,
  February 1988.<BR>
[ <A HREF="./hol-biblio-bib.html#ExBeDeHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLMechCSP"></A>
[75]
</td>
<td>
A. J. Camilleri.
  A higher order logic mechanization of the CSP failure-divergence
  semantics.
  In G. Birtwistle, editor, <i>IV Higher Order Workshop, Banff
  1990: Proceedings</i>, pages 123-150. Springer-Verlag, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLMechCSP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MechCSPTT"></A>
[76]
</td>
<td>
A. J. Camilleri.
  Mechanizing CSP trace theory in higher order logic.
  <i>IEEE Transactions on Software Engineering</i>, 16(9):993-1004,
  September 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#MechCSPTT">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ReasCSPvia"></A>
[77]
</td>
<td>
A. J. Camilleri.
  Reasoning in CSP via the HOL theorem prover.
  In <i>Next Decade in Information Technology: Proceedings of the 5th
  Jerusalem Conference on Information Technology, Israel, 22-25 October
  1990</i>, pages 173-183. IEEE Computer Society Press, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#ReasCSPvia">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SimHarSpec"></A>
[78]
</td>
<td>
A. J. Camilleri.
  Simulating hardware specifications within a theorem-proving
  framework.
  <i>International Journal of Computer Aided VLSI Design</i>,
  2:315-337, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#SimHarSpec">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SimasVerHOL"></A>
[79]
</td>
<td>
A. J. Camilleri.
  Simulation as an aid to verification using the HOL theorem prover.
  In D. Edwards, editor, <i>Design Methodologies for VLSI and
  Computer Architecture: Proceedings of the IFIP TC-10 International
  Working Conference, Pisa, Italy, 19-21 September 1988</i>, pages
  147-168. North-Holland, 1989.<BR>
[ <A HREF="./hol-biblio-bib.html#SimasVerHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HaVeHOLF"></A>
[80]
</td>
<td>
A. Camilleri, M. Gordon, and T. Melham.
  Hardware verification using higher-order logic.
  In D. Borrione, editor, <i>From HDL Descriptions to Guaranteed
  Correct Circuit Designs: Proceedings of the IFIP WG 10.2 Working
  Conference, September 1986</i>, pages 43-67. North-Holland, 1987.<BR>
[ <A HREF="./hol-biblio-bib.html#HaVeHOLF">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="CoInAut"></A>
[81]
</td>
<td>
A. Camilleri, P. Inverardi, and M. Nesi.
  Combining interaction and automation in process algebra verification.
  In S. Abramsky and T. Maibaum, editors, <i>TAPSOFT'91:
  Proceedings of the International Joint Conference on Theory and Practice of
  Software Development, Brighton, 8-12 April 1991</i>, volume 494 of <i>
  Lecture Notes in Computer Science</i>, pages 283-296. Springer-Verlag, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#CoInAut">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ReasIndDef"></A>
[82]
</td>
<td>
J. Camilleri and T. Melham.
  Reasoning with inductively defined relations in the HOL theorem
  prover.
  Technical Report 265, University of Cambridge Computer Laboratory,
  August 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#ReasIndDef">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/users/tfm/Papers/TR265.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SymAnim"></A>
[83]
</td>
<td>
J. Camilleri and V. Zammit.
  Symbolic animation as a proof tool.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 113-127. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#SymAnim">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FoVeHRTS"></A>
[84]
</td>
<td>
R. M. Cardell-Oliver.
  The formal verification of hard real-time systems.
  Technical Report 255, University of Cambridge Computer Laboratory,
  May 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#FoVeHRTS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HTTDHOL"></A>
[85]
</td>
<td>
R. Cardell-Oliver.
  HTTDs and HOL.
  In C. Lewerentz and T. Lindner, editors, <i>Formal development of
  Reactive Systems: Case Study Production Cell</i>, volume 891 of <i>Lecture
  Notes in Computer Science</i>, pages 261-276. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#HTTDHOL">bib</A> | 
<A HREF="ftp://hp1.essex.ac.uk/pub/csc/technical-reports/CSM-214.ps.Z">.ps.Z</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProtVer"></A>
[86]
</td>
<td>
R. Cardell-Oliver.
  On the use of the HOL system for protocol verification.
  In M. Archer, J. J. Joyce, K. N. Levitt, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 59-62.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#ProtVer">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="LinkNotT"></A>
[87]
</td>
<td>
R. M. Cardell-Oliver and R. Hale.
  Linking notations and theories in a proof tool.
  Technical Report CSM-245, Department of Computer Science, University
  of Essex, August 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#LinkNotT">bib</A> | 
<A HREF="ftp://hp1.essex.ac.uk/pub/csc/technical-reports/CSM-245.ps.Z">.ps.Z</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="EmbTTS"></A>
[88]
</td>
<td>
R. Cardell-Oliver, R. Hale, and J. Herbert.
  An embedding of timed transition systems in HOL.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 263-278. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#EmbTTS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ThProvAMC"></A>
[89]
</td>
<td>
R. Cardel-Oliver and C. Southon.
  Theorem proving abstraction of model checking.
  Technical Report CSM-253, Department of Computer Science, University
  of Essex, October 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#ThProvAMC">bib</A> | 
<A HREF="ftp://hp1.essex.ac.uk/pub/csc/technical-reports/CSM-253.ps.Z">.ps.Z</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DataRout"></A>
[90]
</td>
<td>
V. A. Carreño.
  Definition and partial verification of data routing circuit in hol.
  July 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#DataRout">bib</A> | 
<A HREF="http://shemesh.larc.nasa.gov/fm/ftp/larc/vac/data_router.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TransAsser"></A>
[91]
</td>
<td>
V. A. Carreño.
  <i>Transition Assertions: A Higher-Order Logic Based Method for the
  Specification and Verfication of Real-Time Systems</i>.
  PhD thesis, University of Cambridge Computer Laboratory, 1997.<BR>
[ <A HREF="./hol-biblio-bib.html#TransAsser">bib</A> | 
<A HREF="http://shemesh.larc.nasa.gov/ftp/larc/vac/diss.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TransAM"></A>
[92]
</td>
<td>
V. A. Carreño.
  The transition assertions specification method.
  Technical Report 279, Computer Laboratory, University of Cambridge,
  January 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#TransAM">bib</A> | 
<A HREF="http://shemesh.larc.nasa.gov/fm/ftp/larc/vac/transition_assertions.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerinHOL"></A>
[93]
</td>
<td>
V. A. Carreño.
  Verification in higher order logic of mutual exclusion algorithm.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 501-513. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#VerinHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SpeIEEE"></A>
[94]
</td>
<td>
V. A. Carre o and P. S. Miner.
  Specification of the IEEE-854 floating-point standard in HOL and
  PVS.
  In J. Alves-Foss, editor, <i>HOL-95: International Workshop on
  Higher Order Logic Theorem Proving and its Applications: B-Track: Short
  Presentations, Aspen Grove, Utah, September, 1995</i>, pages 1-16,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#SpeIEEE">bib</A> | 
<A HREF="http://lal.cs.byu.edu/lal/HOL95/Bprocs/carreno.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="CoEnVigor"></A>
[95]
</td>
<td>
S.-K. Chin.
  Combining engineering vigor with mathematical rigor.
  In M. Leeser and G. Brown, editors, <i>Hardware Specification,
  Verification and Synthesis: Mathematical Aspects: Mathematical Sciences
  Institute Workshop, Cornell, July 1989</i>, volume 408 of <i>Lecture Notes
  in Computer Science</i>, pages 152-176. Springer-Verlag, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#CoEnVigor">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerFunGSB"></A>
[96]
</td>
<td>
S.-K. Chin.
  Verified functions for generating signed-binary arithmetic hardware.
  <i>IEEE Transactions on Computer-Aided Design of Integrated
  Circuits and Systems</i>, 11(12):1529-1558, December 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#VerFunGSB">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerSynFNA"></A>
[97]
</td>
<td>
S.-K. Chin.
  Verified synthesis functions for negabinary arithmetic hardware.
  In L. J. M. Claesen, editor, <i>Formal VLSI Correctness
  Verification: VLSI Design Methods-II: Proceedings of the IFIP WG
  10.2/WG1 0.5 International Workshop on Applied Formal Methods for VLSI
  Design, Belgium, November 1989</i>, pages 187-196. North-Holland, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#VerSynFNA">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerAriH"></A>
[98]
</td>
<td>
S.-K. Chin.
  Verifying arithmetic hardware in higher-order logic.
  In M. Archer, J. J. Joyce, K. N. Levitt, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 22-31.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#VerAriH">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ImVerFinS"></A>
[99]
</td>
<td>
S.-K. Chin and G. Birtwistle.
  Implementing and verifying finite-state machines using types in
  higher-order logic.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 121-129.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#ImVerFinS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TheoUG"></A>
[100]
</td>
<td>
C.-T. Chou.
  A formal theory of undirected graphs in higher-order logic.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 144-157. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#TheoUG">bib</A> | 
<A HREF="ftp://ftp.cs.ucla.edu/pub/chou/graph.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MVerDAHOL"></A>
[101]
</td>
<td>
C.-T. Chou.
  Mechanical verification of distributed algorithms in higher-order
  logic.
  <i>The Computer Journal</i>, 38(2):152-161, July 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#MVerDAHOL">bib</A> | 
<A HREF="http://www.oup.co.uk/oup/smj/journals/ed/titles/computer_journal/docs/journal_contents/Volume_38_Number_2/38.2.ps/chou.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerDA"></A>
[102]
</td>
<td>
C.-T. Chou.
  Mechanical verification of distributed algorithms in higher-order
  logic.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 158-176. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#VerDA">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="NoteIntTP"></A>
[103]
</td>
<td>
C.-T. Chou.
  Note on interactive theorem proving with theorem continuation
  functions.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 59-69. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#NoteIntTP">bib</A> | 
<A HREF="ftp://ftp.cs.ucla.edu/pub/chou/cont.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="PredTemp"></A>
[104]
</td>
<td>
C.-T. Chou.
  Predicates, temporal logic, and simulations.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 310-323. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#PredTemp">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SeqFor"></A>
[105]
</td>
<td>
C.-T. Chou.
  Sequent formulation of a logic of predicates in HOL.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 71-80. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#SeqFor">bib</A> | 
<A HREF="ftp://ftp.cs.ucla.edu/pub/chou/pred.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FoVeriPart"></A>
[106]
</td>
<td>
C.-T. Chou and D. Peled.
  Formal verification of a partial-order reduction technique for model
  checking.
  In T. Margaria and B. Steffen, editors, <i>Tools and Algorithms for
  the Construction and Analysis of Systems: Second International Workshop,
  TACAS'96: Passau, March 27-29 1996: Proceedings</i>, volume 1055 of <i>
  Lecture Notes in Computer Science</i>, pages 241-257. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#FoVeriPart">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLApp"></A>
[107]
</td>
<td>
L. J. M. Claesen and M. J. C. Gordon, editors.
  <i>Higher Order Logic Theorem Proving and its Applications:
  Proceedings of the IFIP TC10/WG10.2 International Workshop, Leuven,
  September 1992</i>, IFIP Transactions A-20. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLApp">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ResfroVPM"></A>
[108]
</td>
<td>
M. L. Coe.
  <i>Results from Verifying a Pipelined Microprocessor</i>.
  PhD thesis, University of Idaho, October 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ResfroVPM">bib</A> | 
<A HREF="ftp://lal.cs.byu.edu/pub/HOL/lal-papers/coe.thesis.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="CorrProVip"></A>
[109]
</td>
<td>
A. Cohn.
  Correctness properties of the viper block model: The second level.
  In G. Birtwistle and P. A. Subrahmanyam, editors, <i>Current Trends
  in Hardware Verification and Automated Theorem Proving</i>, pages 1-91.
  Springer-Verlag, 1989.<BR>
[ <A HREF="./hol-biblio-bib.html#CorrProVip">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ViperFirst"></A>
[110]
</td>
<td>
A. Cohn.
  A proof of correctness of the VIPER microprocessor: The first
  level.
  In G. Birtwistle and P. A. Subrahmanyam, editors, <i>Current Trends
  in Hardware Verification and Automated Theorem Proving</i>, pages 27-71.
  Springer-Verlag, 1989.<BR>
[ <A HREF="./hol-biblio-bib.html#ViperFirst">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="NotProHV"></A>
[111]
</td>
<td>
A. Cohn.
  The notion of proof in hardware verification.
  <i>Journal of Automated Reasoning</i>, 5(2):127-139, June 1989.<BR>
[ <A HREF="./hol-biblio-bib.html#NotProHV">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="Ameprooco"></A>
[112]
</td>
<td>
A. Cohn and M. Gordon.
  A mechanized proof of correctness of a simple counter.
  In K. McEvoy and J. V. Tucker, editors, <i>Theoretical Foundations
  of VLSI Design</i>, number 10 in Cambridge Tracts in Theoretical Computer
  Science, pages 65-96. Cambridge University Press, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#Ameprooco">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProoTooR"></A>
[113]
</td>
<td>
G. Collins.
  A proof tool for reasoning about functional programs.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 109-124. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#ProoTooR">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SupForReaAS"></A>
[114]
</td>
<td>
G. Collins.
  Supporting formal reasoning about standard ML.
  Master's thesis, University of Edinburgh, November 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#SupForReaAS">bib</A> | 
<A HREF="http://www.dcs.gla.ac.uk/~grmc/Papers/dissertation.ps.Z">.ps.Z</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TheoFin"></A>
[115]
</td>
<td>
G. Collins and D. Syme.
  A theory of finite maps.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 122-137. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#TheoFin">bib</A> | 
<A HREF="http://www.dcs.glasgow.ac.uk/~grmc/Papers/fmap.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SuppFor"></A>
[116]
</td>
<td>
G. Collins and S. Gilmore.
  Supporting formal reasoning about standard ML.
  Technical Report LFCS report ECS-LFCS-94-310, Department of Computer
  Science, University of Edinburgh, November 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#SuppFor">bib</A> | 
<A HREF="http://www.dcs.ed.ac.uk/lfcsreps/EXPORT/94/ECS-LFCS-94-310/index.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RevIntro"></A>
[117]
</td>
<td>
I. Craig.
  Review of introduction to HOL, edited by M. Gordon and T.
  Melham (Cambridge university press), 1993.
  <i>The Computer Journal</i>, 36(6):601, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#RevIntro">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="IrrBehP"></A>
[118]
</td>
<td>
W. J. Cullyer and W. J. Scales.
  Irregularities in the behaviour of the 68020 processor.
  <i>High Integrity Systems</i>, 1(3):301-311, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#IrrBehP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AppForMet"></A>
[119]
</td>
<td>
W. J. Cullyer and W. Wong.
  Application of formal methods to railway signalling - a case study.
  <i>IEE Computing and Control Engineering Journal</i>, 4(1):15-22,
  February 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#AppForMet">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ComCorInOut"></A>
[120]
</td>
<td>
P. Curzon.
  Compiler correctness and input/output.
  In C. E. Landwehr, B. Randell, and L. Simoncini, editors, <i>
  Dependable Computing for Critical Applications 3</i>, volume 8 of <i>
  Dependable Computing and Fault-Tolerant Systems series</i>, pages 189-209.
  Springer Verlag, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#ComCorInOut">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/dcca92.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DerCorP"></A>
[121]
</td>
<td>
P. Curzon.
  Deriving correctness properties of compiled code.
  <i>Formal Methods in System Design</i>, 3(1-2):83-115, August 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#DerCorP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DerCorPCC"></A>
[122]
</td>
<td>
P. Curzon.
  Deriving correctness properties of compiled code.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 327-346. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#DerCorPCC">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/hug92.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForVeATNet"></A>
[123]
</td>
<td>
P. Curzon.
  The formal verification of an ATM network.
  In <i>Proceedings of the 13th Annual ACM Symposium on Principles
  of Distributed Computing</i>, page 392. ACM Press, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ForVeATNet">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/podc94.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ExpeFoVNC"></A>
[124]
</td>
<td>
P. Curzon.
  Experiences formally verifying a network component.
  In <i>Proceedings of the 9th Annual IEEE Conference on Computer
  Assurance</i>, pages 183-193. IEEE Press, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ExpeFoVNC">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/comp94.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FVerofFATM"></A>
[125]
</td>
<td>
P. Curzon.
  The formal verification of the fairisle ATM switching element.
  Technical Report 329, Computer Laboratory, University of Cambridge,
  March 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#FVerofFATM">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/el2tr94.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FVofFATM"></A>
[126]
</td>
<td>
P. Curzon.
  The formal verification of the fairisle ATM switching element: an
  overview.
  Technical Report 328, Computer Laboratory, University of Cambridge,
  March 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#FVofFATM">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/el1tr94.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ImPrMaRe"></A>
[127]
</td>
<td>
P. Curzon.
  The importance of proof maintenance and reengineering.
  In J. Alves-Foss, editor, <i>HOL-95: International Workshop on
  Higher Order Logic Theorem Proving and its Applications: B-Track: Short
  Presentations, Aspen Grove, Utah, September, 1995</i>, pages 17-31,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#ImPrMaRe">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/hugm95.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="OfWhatUse"></A>
[128]
</td>
<td>
P. Curzon.
  Of what use is a verified compiler specification?
  Technical Report 274, Computer Laboratory, University of Cambridge,
  November 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#OfWhatUse">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/whytr92.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProbEncWiM"></A>
[129]
</td>
<td>
P. Curzon.
  Problems encountered with the machine-assisted proof of hardware.
  In P. E. Camurati and H. Eveking, editors, <i>Correct Hardware
  Design and Verification Methods</i>, volume 987 of <i>Lecture Notes in
  Computer Science</i>, pages 56-70. Springer-Verlag, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#ProbEncWiM">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/charme95.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AProLoVS"></A>
[130]
</td>
<td>
P. Curzon.
  A programming logic for a verified structured assembly language.
  In A. Voronkov, editor, <i>Logic Programming and Automated
  Reasoning:International Conference, LPAR'92: St. Petersburg, 1992</i>,
  volume 624 of <i>Lecture Notes in Artificial Intelligence</i>, pages 403-408.
  Springer-Verlag, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#AProLoVS">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/lpar92.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TraDeCF"></A>
[131]
</td>
<td>
P. Curzon.
  Tracking design changes with formal machine-checked proof.
  <i>The Computer Journal</i>, 38(2):91-100, July 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#TraDeCF">bib</A> | 
<A HREF="http://www.oup.co.uk/oup/smj/journals/ed/titles/computer_journal/docs/journal_contents/Volume_38_Number_2/38.2.ps/curzon.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TracDC"></A>
[132]
</td>
<td>
P. Curzon.
  Tracking design changes with formal verification.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 177-192. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#TracDC">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/hugtrk94.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerCompSA"></A>
[133]
</td>
<td>
P. Curzon.
  Verified compiler for a structured assembly language.
  In M. Archer, J. J. Joyce, K. N. Levitt, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 253-262.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#VerCompSA">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/hug91.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerVistI"></A>
[134]
</td>
<td>
P. Curzon.
  A verified vista implementation.
  Technical Report 311, Computer Laboratory, University of Cambridge,
  September 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#VerVistI">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/fintr93.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VirtTheo"></A>
[135]
</td>
<td>
P. Curzon.
  Virtual theories.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 138-153. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#VirtTheo">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/hugvt95.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="CaStDP"></A>
[136]
</td>
<td>
P. Curzon and I. M. Leslie.
  A case study on design for provability.
  In <i>Proceedings of the First International Conference on
  Engineering of Complex Computer Systems</i>, pages 59-62. IEEE Press, November
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#CaStDP">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/iceccs95.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ConStVer"></A>
[137]
</td>
<td>
P. Curzon, I. Leslie, and M. Gordon.
  Conclusions from a study to verify a real network component.
  In A. Ireland, editor, <i>Automated Reasoning: Bridging the Gap
  Between Theory and Practice; Proceedings</i>, April 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#ConStVer">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/war95.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TheLiHOLB"></A>
[138]
</td>
<td>
P. Curzon and W. Wong.
  A theory of lists for HOL based on higher-order functions.
  In T. F. Melham and J. Camilleri, editors, <i>Supplementary
  Proceedings of the 7th International Workshop on Higher Order Logic Theorem
  Proving and its Applications</i>. University of Malta, Valletta, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#TheLiHOLB">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/hug94/curzon.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SemanS"></A>
[139]
</td>
<td>
N. Day and J. J. Joyce.
  The semantics of statecharts in HOL.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 338-351. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#SemanS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForValIntC"></A>
[140]
</td>
<td>
I. S. Dhingra.
  Formal validation of an integrated circuit design style.
  In G. Birtwistle and P. A. Subrahmanyam, editors, <i>Current Trends
  in Hardware Verification and Automated Theorem Proving</i>, pages 293-321.
  Springer-Verlag, 1989.<BR>
[ <A HREF="./hol-biblio-bib.html#ForValIntC">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForIntCirDS"></A>
[141]
</td>
<td>
I. S. Dhingra.
  Formalising an integrated circuit design style in higher order logic.
  Technical Report 151, Computer Laboratory, University of Cambridge,
  November 1988.<BR>
[ <A HREF="./hol-biblio-bib.html#ForIntCirDS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ImpIssEEHL"></A>
[142]
</td>
<td>
D. Eisenbiegler, C. Blumenröhr, and R. Kumar.
  Implementation issues about the embedding of existing high level
  synthesis algorithms in HOL.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 157-172. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#ImpIssEEHL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AutomTheo"></A>
[143]
</td>
<td>
D. Eisenbiegler and R. Kumar.
  An automata theory dedicated towards formal circuit synthesis.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 154-169. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#AutomTheo">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="EvTechPVP"></A>
[144]
</td>
<td>
D. Eisenbiegler and R. Kumar.
  Evaluation techniques as a part of the verification process.
  In T. F. Melham and J. Camilleri, editors, <i>Supplementary
  Proceedings of the 7th International Workshop on Higher Order Logic Theorem
  Proving and its Applications</i>. University of Malta, Valletta, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#EvTechPVP">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/hug94/eisenbiegler.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FuncApp"></A>
[145]
</td>
<td>
D. Eisenbiegler, K. Schneider, and R. Kumar.
  A functional approach to formalizing regular hardware structures.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 101-114. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#FuncApp">bib</A> | 
<A HREF="http://goethe.ira.uka.de/hvg/techreports/SFB358-C2-14-93.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="PMaMP"></A>
[146]
</td>
<td>
G. Fink, M. Archer, and L. Yang.
  Pm: A proof manager for HOL and other provers.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 286-304.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#PMaMP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="WeakSys"></A>
[147]
</td>
<td>
T. Forster.
  Weak systems of set theory related to HOL.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 193-204. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#WeakSys">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/hug94/forster.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AnInInL"></A>
[148]
</td>
<td>
D. A. Fura and A. K. Somani.
  An interpreter interface language: From its formal embedding in
  higher-order logic to its role in better simulation practices.
  In T. F. Melham and J. Camilleri, editors, <i>Supplementary
  Proceedings of the 7th International Workshop on Higher Order Logic Theorem
  Proving and its Applications</i>. University of Malta, Valletta, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#AnInInL">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/hug94/fura.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="IntSem"></A>
[149]
</td>
<td>
D. A. Fura and A. K. Somani.
  Intervel-semantic component models and the efficient verification of
  transaction-level circuit behavior.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 205-220. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#IntSem">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AbsTech"></A>
[150]
</td>
<td>
D. A. Fura, P. J. Windley, and A. K. Somani.
  Abstraction techniques for modeling real-world interface chips.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 267-280. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#AbsTech">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AnHOLTheo"></A>
[151]
</td>
<td>
J. W. Gambles and P. J. Windley.
  An HOL theory for logic states with indeterminate strengths.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 96-103.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#AnHOLTheo">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ImRealTP"></A>
[152]
</td>
<td>
R. Gerber, E. L. Gunter, and I. Lee.
  Implementing a real-time process algebra in HOL.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 144-154.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#ImRealTP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TheForDefSyn"></A>
[153]
</td>
<td>
A. Gordon.
  The formal definition of a synchronous hardware-description language
  in higher order logic.
  In <i>1992 IEEE International Conference on Computer Design: VLSI
  in Computers &amp; Processors</i>, pages 531-534. IEEE Computer Society Press,
  1992.<BR>
[ <A HREF="./hol-biblio-bib.html#TheForDefSyn">bib</A> | 
<A HREF="ftp://ftp.cl.cam.ac.uk/papers/adg/iccd92.dvi.gz">.dvi.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MechNam"></A>
[154]
</td>
<td>
A. Gordon.
  A mechanisation of name-carrying syntax up to alpha-conversion.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 413-425. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#MechNam">bib</A> | 
<A HREF="ftp://ftp.cl.cam.ac.uk/papers/adg/hug93.dvi.gz">.dvi.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MeDeSH"></A>
[155]
</td>
<td>
A. Gordon.
  A mechanised definition of SILAGE in HOL.
  Technical Report 287, Computer Laboratory, University of Cambridge,
  February 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#MeDeSH">bib</A> | 
<A HREF="ftp://ftp.cl.cam.ac.uk/papers/adg/TR287-adg-silage.dvi.gz">.dvi.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FiveAx"></A>
[156]
</td>
<td>
A. D. Gordon and T. Melham.
  Five axioms of alpha-conversion.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 173-190. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#FiveAx">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLMachOF"></A>
[157]
</td>
<td>
M. Gordon.
  HOL: A machine oriented formulation of higher order logic.
  Technical Report 68, Computer Laboratory, University of Cambridge,
  July 1985.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLMachOF">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLProGenS"></A>
[158]
</td>
<td>
M. J. C. Gordon.
  HOL: A proof generating system for higher-order logic.
  In G. Birtwistle and P. A. Subrahmanyam, editors, <i>Current Trends
  in Hardware Verification and Automated Theorem Proving</i>, pages 73-128.
  Springer-Verlag, 1989.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLProGenS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="IntrotoHOL"></A>
[159]
</td>
<td>
M. Gordon.
  Introduction to the HOL system.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 2-3.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#IntrotoHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AMechHoLo"></A>
[160]
</td>
<td>
M. Gordon.
  A mechanized hoare logic of state transitions.
  In A. W. Roscoe, editor, <i>A Classical Mind: Essays in Honour of
  C. A. R. Hoare</i>, pages 143-159. Prentice-Hall, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#AMechHoLo">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/ftp/hvg/papers/HoareLogicPaper.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MecProLoHO"></A>
[161]
</td>
<td>
M. J. C. Gordon.
  Mechanizing programming logics in higher order logic.
  In G. Birtwistle and P. A. Subrahmanyam, editors, <i>Current Trends
  in Hardware Verification and Automated Theorem Proving</i>, pages 387-439.
  Springer-Verlag, 1989.<BR>
[ <A HREF="./hol-biblio-bib.html#MecProLoHO">bib</A> | 
<A HREF="ftp://ftp.cl.cam.ac.uk/hvg/papers/Banffpaper.dvi.gz">.dvi.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MerHOLST"></A>
[162]
</td>
<td>
M. J. C. Gordon.
  Merging HOL with set theory: preliminary experiments.
  Technical Report 353, Computer Laboratory, University of Cambridge,
  1994.<BR>
[ <A HREF="./hol-biblio-bib.html#MerHOLST">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/mjcg/papers/HOLst/HOLst.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SemChallVer"></A>
[163]
</td>
<td>
M. Gordon.
  The semantic challenge of verilog HDL.
  In <i>Proceedings, Tenth Annual IEEE Symposium on Logic in
  Computer Science</i>, pages 136-145. IEEE Computer Society Press, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#SemChallVer">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/ftp/hvg/papers/Verilog.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SetTheoHOL"></A>
[164]
</td>
<td>
M. Gordon.
  Set theory, higher order logic or both?
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 191-201. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#SetTheoHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="StTrAs"></A>
[165]
</td>
<td>
M. J. C. Gordon.
  State transition assertions: A case study.
  In J. Bowen, editor, <i>Towards Verified Systems</i>, volume 2 of <i>
  Real-Time Safety Critical Systems Series</i>, pages 93-113. Elsevier, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#StTrAs">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="Avertiman"></A>
[166]
</td>
<td>
M. J. C. Gordon.
  A verifier and timing analyser for simple imperative programs
  (abstract).
  In C. Courcoubetis, editor, <i>Computer Aided Verification: 5th
  International Conference, CAV'93: Elounda, Greece: Proceedings</i>, volume
  697 of <i>Lecture Notes in Computer Science</i>, page 320. Springer-Verlag,
  1993.<BR>
[ <A HREF="./hol-biblio-bib.html#Avertiman">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="WhyHOLisGoFo"></A>
[167]
</td>
<td>
M. Gordon.
  Why higher-order logic is a good formalism for specifying and
  verifying hardware.
  In G. J. Milne and P. A. Subrahmanyam, editors, <i>Formal Aspects
  of VLSI Design Proceedings of the 1985 Edinburgh Conference on VLSI</i>,
  Lecture Notes in Computer Science, pages 153-177. North-Holland, 1986.<BR>
[ <A HREF="./hol-biblio-bib.html#WhyHOLisGoFo">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FoVeCL"></A>
[168]
</td>
<td>
M. Gordon, P. Loewenstein, and M. Shahaf.
  Formal verification of a cell library: a case study in technology
  transfer.
  In L. J. M. Claesen, editor, <i>Formal VLSI Correctness
  Verification: VLSI Design Methods-II: Proceedings of the IFIP WG
  10.2/WG1 0.5 International Workshop on Applied Formal Methods for VLSI
  Design, Belgium, November 1989</i>, pages 409-417. North-Holland, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#FoVeCL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="IntrotoHAT"></A>
[169]
</td>
<td>
M. J. C. Gordon and T. F. Melham, editors.
  <i>Introduction to HOL: A theorem proving environment for higher
  order logic</i>.
  Cambridge University Press, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#IntrotoHAT">bib</A> | 
<A HREF="http://www.dcs.glasgow.ac.uk/~tfm/HOLbook.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLLOSys"></A>
[170]
</td>
<td>
M. J. C. Gordon and A. M. Pitts.
  The HOL logic and system.
  In J. Bowen, editor, <i>Towards Verified Systems</i>, volume 2 of <i>
  Real-Time Safety Critical Systems Series</i>, pages 49-70. Elsevier, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLLOSys">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="InterpNODEN"></A>
[171]
</td>
<td>
B. T. Graham.
  An interpretation of NODEN in HOL.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 221-234. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#InterpNODEN">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SECDDesVer"></A>
[172]
</td>
<td>
B. T. Graham.
  SECD: The design and verification of a functional microprocessor.
  Master's thesis, Department of Computer Science, University of
  Calgary, June 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#SECDDesVer">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TheSECD"></A>
[173]
</td>
<td>
B. T. Graham.
  <i>The SECD Microprocessor: A Verification Case Study</i>.
  Kluwer, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#TheSECD">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForDesSECD"></A>
[174]
</td>
<td>
B. Graham and G. Birtwistle.
  Formalising the design of an SECD chip.
  In M. Leeser and G. Brown, editors, <i>Hardware Specification,
  Verification and Synthesis: Mathematical Aspects: Mathematical Sciences
  Institute Workshop, Cornell, July 1989</i>, volume 408 of <i>Lecture Notes
  in Computer Science</i>, pages 40-66. Springer-Verlag, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#ForDesSECD">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AlPrAss"></A>
[175]
</td>
<td>
R. Groenboom, C. Hendriks, I. Polak, J. Terlouw, and J. T. Udding.
  Algebraic proof assistants in HOL.
  In B. Möller, editor, <i>Mathematics of Program Construction:
  Third International Conference, MPC'95: Kloster Irsee, July 1995:
  Proceedings</i>, volume 947 of <i>Lecture Notes in Computer Science</i>, pages
  304-321. Springer-Verlag, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#AlPrAss">bib</A> | 
<A HREF="http://www.cs.rug.nl/~indra/APA.dvi.Z">.dvi.Z</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MethProgRe"></A>
[176]
</td>
<td>
J. Grundy.
  A method of program refinement.
  Technical Report 318, Computer Laboratory, University of Cambridge,
  November 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#MethProgRe">bib</A> | 
<A HREF="http://www.abo.fi/~jgrundy/thesis/thesis.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="WinInfinHOLS"></A>
[177]
</td>
<td>
J. Grundy.
  Window inference in the HOL system.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 177-189.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#WinInfinHOLS">bib</A> | 
<A HREF="http://www.abo.fi/~jgrundy/hug91/hug91.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="WinInfToo"></A>
[178]
</td>
<td>
J. Grundy.
  A window inference tool for refinement.
  In C. B. Jones, B. T. Denvir, and Roger C. F. Shaw, editors, <i>
  Proceedings of the 5th Refinement Workshop</i>, volume 947 of <i>Lecture Notes
  in Computer Science</i>, pages 240-254. Springer-Verlag, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#WinInfToo">bib</A> | 
<A HREF="http://www.abo.fi/~jgrundy/rw92/rw92.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RecHol"></A>
[179]
</td>
<td>
Jim Grundy and Thomas L&aring;ngbacka.
  Recording HOL proofs in a structured browsable format.
  In Michael Johnson, editor, <i>Algebraic Methodology and Software
  Technology: 6th International Conference, AMAST'97</i>, volume 1349 of <i>
  Lecture Notes in Computer Science</i>, pages 567-571, Sydney, Australia,
  December 1997. Springer-Verlag.<BR>
[ <A HREF="./hol-biblio-bib.html#RecHol">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ToBrowR"></A>
[180]
</td>
<td>
J. Grundy and T. L&aring;ngbacka.
  Towards a browsable record of HOL proofs.
  Technical Report 7, Turku Centre for Computer Science, May 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#ToBrowR">bib</A> | 
<A HREF="http://www.abo.fi/~jgrundy/tucstr7/tucstr7.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="BroadClass"></A>
[181]
</td>
<td>
J. J. Joyce and C.-J. H. Seger, editors.
  <i>A Broader Class of Trees for Recursive Type Definitions for
  HOL</i>, volume 780 of <i>Lecture Notes in Computer Science</i>.
  Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#BroadClass">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DoAlginST"></A>
[182]
</td>
<td>
E. L. Gunter.
  Doing algebra in simple type theory.
  Technical Report MS-CIS-89-38, Department of Computer and Information
  Science, Moore School of Engineering,University of Pennsylvania, June 1989.
  Distributed with the HOL system in
  Training/studies/int_mod/doing_alg_paper.<BR>
[ <A HREF="./hol-biblio-bib.html#DoAlginST">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="WhyWe"></A>
[183]
</td>
<td>
E. L. Gunter.
  Why we can't have SML style datatype declarations in HOL.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 561-568. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#WhyWe">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="InterfHOL"></A>
[184]
</td>
<td>
E. L. Gunter and L. Libkin.
  Interfacing HOL90 with a functional database query language.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 170-185. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#InterfHOL">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/pc/hugvt95.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProbSolvT"></A>
[185]
</td>
<td>
M. Hagiya, H. Tanaka, M. Yamamoto, and S. Nishizaki.
  Problem solving with tactics.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>
  Supplementary Proceedings of the 9th International Conference on Theorem
  Proving in Higher Order Logics: TPHOLs'96</i>, number 1 in TUCS General
  Publication, pages 31-43. Turku Centre for Computer Science, August 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#ProbSolvT">bib</A> | 
<A HREF="http://www.abo.fi/~jharriso/supp-root.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProCompi"></A>
[186]
</td>
<td>
R. W. S. Hale.
  Program compilation.
  In J. Bowen, editor, <i>Towards Verified Systems</i>, volume 2 of <i>
  Real-Time Safety Critical Systems Series</i>, pages 131-146. Elsevier, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ProCompi">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ReaAbSo"></A>
[187]
</td>
<td>
R. Hale.
  Reasoning about software.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 52-58.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#ReaAbSo">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="EmbTTSinHOL"></A>
[188]
</td>
<td>
R. Hale, R. Cardell-Oliver, and J. Herbert.
  An embedding of timed transition systems in HOL.
  <i>Formal Methods in System Design</i>, 3(1-2):151-174, August 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#EmbTTSinHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TiTraS"></A>
[189]
</td>
<td>
R. W. S. Hale, R. M. Cardell-Oliver, and J. M. J. Herbert.
  Timed transition systems.
  In J. Bowen, editor, <i>Towards Verified Systems</i>, volume 2 of <i>
  Real-Time Safety Critical Systems Series</i>, pages 71-90. Elsevier, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#TiTraS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ReaTiPr"></A>
[190]
</td>
<td>
R. W. S. Hale and H. Jifeng.
  A real-time programming language.
  In J. Bowen, editor, <i>Towards Verified Systems</i>, volume 2 of <i>
  Real-Time Safety Critical Systems Series</i>, pages 115-130. Elsevier, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ReaTiPr">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SimMicFS"></A>
[191]
</td>
<td>
K. M. Hall and P. J. Windley.
  Simulating microprocessors from formal specifications.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 507-525. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#SimMicFS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ExplGraPP"></A>
[192]
</td>
<td>
W. A. Halang, B. Krämer, and L. Trybus.
  Exploiting a graphical programming paradigm to facilitate rigorous
  verification of embedded software.
  <i>The Computer Journal</i>, 38(4):301-309, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#ExplGraPP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="BiDeDi"></A>
[193]
</td>
<td>
J. Harrison.
  Binary decision diagrams as a HOL derived rule.
  <i>The Computer Journal</i>, 38(2):162-170, July 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#BiDeDi">bib</A> | 
<A HREF="http://www.oup.co.uk/oup/smj/journals/ed/titles/computer_journal/docs/journal_contents/Volume_38_Number_2/38.2.ps/harrison.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="BinDD"></A>
[194]
</td>
<td>
J. Harrison.
  Binary decision diagrams as a HOL derived rule.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 254-268. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#BinDD">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ConstRN"></A>
[195]
</td>
<td>
J. Harrison.
  Constructing the real numbers in HOL.
  <i>Formal Methods in System Design</i>, 5(1-2):35-59, July 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ConstRN">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/jrh/papers/reals1.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ConRN"></A>
[196]
</td>
<td>
J. Harrison.
  Constructing the real numbers in HOL.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 145-164. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#ConRN">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FiProoChe"></A>
[197]
</td>
<td>
J. Harrison.
  Finding proofs and checking proofs.
  In H. Stoyan, K. Homann, S. Jacob, and M. Kerber, editors, <i>
  ECAI96: 12th European Conference on Artificial Intelligence, Workshop on
  Representation of Mathematical Knowledge: Proceedings</i>. Budapest, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#FiProoChe">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/jrh/papers/finding.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FloatPV"></A>
[198]
</td>
<td>
J. Harrison.
  Floating point verification in HOL.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 186-199. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#FloatPV">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/jrh/papers/fp.dvi.gz">.dvi.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DecPro"></A>
[199]
</td>
<td>
J. J. Joyce and C.-J. H. Seger, editors.
  <i>A HOL Decision Procedure for Elementary Real Algebra</i>, volume
  780 of <i>Lecture Notes in Computer Science</i>. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#DecPro">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/jrh/papers/decision.dvi.gz">.dvi.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="IndDef"></A>
[200]
</td>
<td>
J. Harrison.
  Inductive definitions: automation and applications.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 200-213. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#IndDef">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/jrh/papers/ind.dvi.gz">.dvi.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MetaRefTP"></A>
[201]
</td>
<td>
J. Harrison.
  Metatheory and reflection in theorem proving: A survey and critique.
  Technical Report CRC-53, SRI International, Cambridge Computer
  Science Research Centre, February 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#MetaRefTP">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/jrh/papers/reflect.dvi.gz">.dvi.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MizarMode"></A>
[202]
</td>
<td>
J. Harrison.
  A mizar mode for HOL.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 203-220. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#MizarMode">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MathMecLo"></A>
[203]
</td>
<td>
J. Harrison.
  Pure mathematics in a mechanized logic.
  In C. Gefwert, P. Orponen, and J. Seppänen, editors, <i>
  Proceedings of the Finnish Artificial Intelligence Society Symposium:
  Logic, Mathematics and the Computer</i>, volume 14 of <i>Suomen
  Tekoälyseuran julkaisuja</i>, pages 153-169. Finnish Artificial
  Intelligence Society, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#MathMecLo">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/jrh/papers/fais.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SAlgo"></A>
[204]
</td>
<td>
J. Harrison.
  St&aring;lmarck's algorithm as a HOL derived rule.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 221-234. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#SAlgo">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TProRN"></A>
[205]
</td>
<td>
J. Harrison.
  Theorem proving with the real numbers.
  Technical Report 408, University of Cambridge Computer Laboratory,
  1996.<BR>
[ <A HREF="./hol-biblio-bib.html#TProRN">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/jrh/papers/thesis.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RefVerHOL"></A>
[206]
</td>
<td>
J. Harrison and K. Slind.
  A reference version of HOL.
  In T. F. Melham and J. Camilleri, editors, <i>Proceedings of the
  7th International Workshop on Higher Order Logic Theorem Proving and its
  Applications</i>. University of Malta, Valletta, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#RefVerHOL">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/hug94/harrison.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ExHOL"></A>
[207]
</td>
<td>
J. Harrison and L. Théry.
  Extending the HOL theorem prover with a computer algebra system to
  reason about the reals.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 174-184. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ExHOL">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/jrh/papers/maple.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ReaARea"></A>
[208]
</td>
<td>
J. Harrison and L. Théry.
  Reasoning about the reals: the marriage of HOL and maple.
  In A. Voronkov, editor, <i>Logic Programming and Automated
  Reasoning: 4th International Conference, St. Petersburg: Proceedings</i>,
  volume 698 of <i>Lecture Notes in Artificial Intelligence</i>, pages 351-353.
  Springer-Verlag, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#ReaARea">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/jrh/papers/marriage.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MeSeHOL"></A>
[209]
</td>
<td>
W. L. Harrison.
  Mechanizing security in HOL.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 63-66.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#MeSeHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLMechAS"></A>
[210]
</td>
<td>
W. L. Harrison, M. A. Archer, and K. N. Levitt.
  A HOL mechanization of the axiomatic semantics of a simple
  distributed programming language.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 347-359. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLMechAS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ToAppCPV"></A>
[211]
</td>
<td>
M. R. Heckman, C. Zhang, B. R. Becker, D. Peticolas, K. N. Levitt, and R. A.
  Olsson.
  Towards applying the composition principle to verify a microkernel
  operating system.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 235-250. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#ToAppCPV">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ReIHOL"></A>
[212]
</td>
<td>
L. Henschen.
  Review of introduction to HOL, edited by M. Gordon and T.
  Melham (cambridge university press, 1993.
  <i>Computing Reviews</i>, 35(8):400-401, August 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ReIHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AppForMeDS"></A>
[213]
</td>
<td>
J. M. J. Herbert.
  <i>Application of Formal Methods to Digital System Design</i>.
  PhD thesis, University of Cambridge Computer Laboratory, 1986.<BR>
[ <A HREF="./hol-biblio-bib.html#AppForMeDS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DealWTC"></A>
[214]
</td>
<td>
J. Herbert.
  Dealing with temporal complexity in hardware verification.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 13-21.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#DealWTC">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForReaTF"></A>
[215]
</td>
<td>
J. Herbert.
  Formal reasoning about the timing and function of basic memory
  devices.
  In L. J. M. Claesen, editor, <i>Formal VLSI Correctness
  Verification: VLSI Design Methods-II: Proceedings of the IFIP WG
  10.2/WG1 0.5 International Workshop on Applied Formal Methods for VLSI
  Design, Belgium, November 1989</i>, pages 379-298. North-Holland, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#ForReaTF">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AFraMi"></A>
[216]
</td>
<td>
J. M. J. Herbert.
  A framework for microprocessor design.
  In J. Bowen, editor, <i>Towards Verified Systems</i>, volume 2 of <i>
  Real-Time Safety Critical Systems Series</i>, pages 149-165. Elsevier, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#AFraMi">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="IncDFV"></A>
[217]
</td>
<td>
J. Herbert.
  Incremental design and formal verification of microcoded
  microprocessors.
  In V. Stavridou, T. F. Melham, and R. T. Boute, editors, <i>Theorem
  Provers in Circuit Design: Proceedings of the IFIP TC10/WG 10.2
  International Conference, Nijmegen, June 1992</i>, IFIP Transactions A-10,
  pages 157-174. North-Holland, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#IncDFV">bib</A> | 
<A HREF="http://www.cam.sri.com/tr/crc027/abstract.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TTTP"></A>
[218]
</td>
<td>
P. V. Homeier.
  <i>Trustworthy Tools for Trustworthy Programs: A Mechanically
  Verified Verification Condition Generator for the Total Correctness of
  Procedures</i>.
  PhD thesis, University of California Los Angeles, June 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#TTTP">bib</A> | 
<A HREF="http://www.cs.ucla.edu/csd-grads-gs2/homeier/html/phd.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TrTTP"></A>
[219]
</td>
<td>
P. V. Homeier and D. F. Martin.
  Trustworthy tools for trustworthy programs: Automatic verification of
  mutually recursive procedures.
  In T. F. Melham and J. Camilleri, editors, <i>Supplementary
  Proceedings of the 7th International Workshop on Higher Order Logic Theorem
  Proving and its Applications</i>. University of Malta, Valletta, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#TrTTP">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/hug94/homeier.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TrustTool"></A>
[220]
</td>
<td>
P. V. Homeier and D. F. Martin.
  Trustworthy tools for trustworthy programs: A verified verification
  condition generator.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 269-284. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#TrustTool">bib</A> | 
<A HREF="ftp://ftp.cs.ucla.edu/pub/homeier/papers/vvcg.ps.Z">.ps.Z</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerVerCon"></A>
[221]
</td>
<td>
P. V. Homeier and D. F. Martin.
  A verified verification condition generator.
  <i>The Computer Journal</i>, 38(2):131-141, July 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#VerVerCon">bib</A> | 
<A HREF="http://www.oup.co.uk/oup/smj/journals/ed/titles/computer_journal/docs/journal_contents/Volume_38_Number_2/38.2.ps/martin.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ImpMath"></A>
[222]
</td>
<td>
D. J. Howe.
  Importing mathematics from HOL into Nuprl.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 267-281. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#ImpMath">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MachAssR"></A>
[223]
</td>
<td>
M. A. Hutchins.
  <i>Machine Assisted Reasoning about Standard ML Using HOL</i>.
  PhD thesis, Australian National University, November 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#MachAssR">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RevInHOL"></A>
[224]
</td>
<td>
G. Hutton.
  Review of introduction to HOL, edited by M. Gordon and T.
  Melham (Cambridge university press, 1993).
  <i>Journal of Functional Programming</i>, 4(4):557-559, October 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#RevInHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProAlgforISA"></A>
[225]
</td>
<td>
S. Ikram and S.-K. Chin.
  A process algebra for instruction-set architecture design.
  In J. Alves-Foss, editor, <i>HOL-95: International Workshop on
  Higher Order Logic Theorem Proving and its Applications: B-Track: Short
  Presentations, Aspen Grove, Utah, September, 1995</i>, pages 33-44,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#ProAlgforISA">bib</A> | 
<A HREF="http://lal.cs.byu.edu/lal/{HOL}95/Bprocs/ikram.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TranDepTT"></A>
[226]
</td>
<td>
B. Jacobs and T. Melham.
  Translating dependent type theory into higher order logic.
  In M. Bezem and J. F. Groote, editors, <i>Typed Lambda Calculi and
  Applications: Proceedings of the International Conference, Utrecht, March
  1993</i>, volume 664 of <i>Lecture Notes in Computer Science</i>, pages 209-229.
  Springer-Verlag, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#TranDepTT">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/users/tfm/Papers/DTTinHOL.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RepAbTh"></A>
[227]
</td>
<td>
M. D. Jones.
  <i>Representing Abstract Theories using Predicate Types</i>.
  PhD thesis, Brigham Young University, June 1997.<BR>
[ <A HREF="./hol-biblio-bib.html#RepAbTh">bib</A> | 
<A HREF="http://www.cs.utah.edu/~mjones/papers/byu.thesis.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ToFrameDES"></A>
[228]
</td>
<td>
M. D. Jones, T. N. Larson, and P. J. Windley.
  Toward &lt;tt&gt;GHDL_EVAL&lt;/tt&gt;: A framework for deeply embedding simple
  HDLs in HOL.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>
  Supplementary Proceedings of the 9th International Conference on Theorem
  Proving in Higher Order Logics: TPHOLs'96</i>, number 1 in TUCS General
  Publication, pages 45-56. Turku Centre for Computer Science, August 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#ToFrameDES">bib</A> | 
<A HREF="http://www.abo.fi/~jharriso/supp-root.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FoVerImpMi"></A>
[229]
</td>
<td>
J. J. Joyce.
  Formal verification and implementation of a microprocessor.
  In G. Birtwistle and P. A. Subrahmanyam, editors, <i>Current Trends
  in Hardware Verification and Automated Theorem Proving</i>, pages 129-157.
  Springer-Verlag, 1989.<BR>
[ <A HREF="./hol-biblio-bib.html#FoVerImpMi">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="GenSpeDig"></A>
[230]
</td>
<td>
J. J. Joyce.
  Generic specification of digital hardware.
  In G. Jones and M. Sheeran, editors, <i>Designing Correct Circuits:
  September 1990, Oxford</i>, Workshops in Computing Series, pages 68-91.
  Springer-Verlag, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#GenSpeDig">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MulLevVerM"></A>
[231]
</td>
<td>
J. J. Joyce.
  Multi-level verification of microprocessor-based systems.
  Technical Report 195, University of Cambridge Computer Laboratory,
  May 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#MulLevVerM">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ToVeSyLVS"></A>
[232]
</td>
<td>
J. J. Joyce.
  Totally verified systems: Linking verified software to verified
  hardware.
  In M. Leeser and G. Brown, editors, <i>Hardware Specification,
  Verification and Synthesis: Mathematical Aspects: Mathematical Sciences
  Institute Workshop, Cornell, July 1989</i>, volume 408 of <i>Lecture Notes
  in Computer Science</i>, pages 177-201. Springer-Verlag, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#ToVeSyLVS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLTPA"></A>
[233]
</td>
<td>
J. J. Joyce and C.-J. H. Seger, editors.
  <i>Higher Order Logic Theorem Proving and its Applications: 6th
  International Workshop, HUG'93, Vancouver, B.C., August 11-13 1993:
  Proceedings</i>, volume 780 of <i>Lecture Notes in Computer Science</i>.
  Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLTPA">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLVos"></A>
[234]
</td>
<td>
J. Joyce and C. Seger.
  The HOL-voss system: Model-checking inside a general-purpose
  theorem-prover.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 185-198. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLVos">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AFSP"></A>
[235]
</td>
<td>
S. Kalvala.
  Annotations in formal specifications and proofs.
  <i>Formal Methods in System Design</i>, 5(1-2):119-144, July 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#AFSP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DevIntforH"></A>
[236]
</td>
<td>
S. Kalvala.
  Developing an interface for HOL.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 305-317.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#DevIntforH">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLArWor"></A>
[237]
</td>
<td>
S. Kalvala.
  HOL around the world.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 4-12.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLArWor">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ImpUseA"></A>
[238]
</td>
<td>
S. Kalvala, M. Archer, and K. Levitt.
  Implementation and use of annotations in HOL.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 407-426. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#ImpUseA">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForVerSer"></A>
[239]
</td>
<td>
J. D. Kim and S.-K. Chin.
  Formal verification of serial pipeline multipliers.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 229-244. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#ForVerSer">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="EmHaVeCDF"></A>
[240]
</td>
<td>
T. Kropf, R. Kumar, and K. Schneider.
  Embedding hardware verification within a commercial design framework.
  In G. J. Milne and L. Pierre, editors, <i>Correct Hardware Design
  and Verification Methods: IFIP WG10.2 Advanced Research Working Conference:
  Proceedings</i>, volume 683 of <i>Lecture Notes in Computer Science</i>, pages
  242-257. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#EmHaVeCDF">bib</A> | 
<A HREF="http://goethe.ira.uka.de/hvg/techreports/SFB358-C2-6-93.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AForFra"></A>
[241]
</td>
<td>
T. Kropf, K. Schneider, and R. Kumar.
  A formal framework for high level synthesis.
  In R. Kumar and T. Kropf, editors, <i>Theorem Provers in Circuit
  Design: Theory, Practice and Experience: Proceedings</i>, volume 901 of <i>
  Lecture Notes in Computer Science</i>, pages 223-238. Springer-Verlag, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#AForFra">bib</A> | 
<A HREF="http://goethe.ira.uka.de/hvg/techreports/SFB358-C2-5-94.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FirstStTAH"></A>
[242]
</td>
<td>
R. Kumar, T. Kropf, and K. Schneider.
  First steps towards automating hardware proofs in HOL.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 190-193.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#FirstStTAH">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="InaFirOA"></A>
[243]
</td>
<td>
R. Kumar, T. Kropf, and K. Schneider.
  Integrating a first-order automatic prover in the HOL environment.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 170-176.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#InaFirOA">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="StructAHP"></A>
[244]
</td>
<td>
R. Kumar, K. Schneider, and T. Kropf.
  Structuring and automating hardware proofs in a higher-order
  theorem-proving environment.
  <i>Formal Methods in System Design</i>, 2(2):165-223, April 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#StructAHP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="UslatTheo"></A>
[245]
</td>
<td>
L. Laibinis.
  Using lattice theory in higher order logic.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 315-330. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#UslatTheo">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLForm"></A>
[246]
</td>
<td>
T. L&aring;ngbacka.
  A HOL formalisation of the temporal logic of actions.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 332-345. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLForm">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TkWinHOL"></A>
[247]
</td>
<td>
T. L&aring;ngbacka, R. Ruksenas, and J. von Wright.
  TkWinHOL: A tool for window inference in HOL.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 245-260. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#TkWinHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="EngAppFDS"></A>
[248]
</td>
<td>
M. Larsson.
  An engineering approach to formal digital system design.
  <i>The Computer Journal</i>, 38(2):101-110, July 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#EngAppFDS">bib</A> | 
<A HREF="http://www.oup.co.uk/oup/smj/journals/ed/titles/computer_journal/docs/journal_contents/Volume_38_Number_2/38.2.ps/larsson.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="EngApp"></A>
[249]
</td>
<td>
M. Larsson.
  An engineering approach to formal digital system design.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 300-315. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#EngApp">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ImpResHLS"></A>
[250]
</td>
<td>
M. Larsson.
  Improving the result of high-level synthesis using interactive
  transformational design.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 299-314. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#ImpResHLS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TransApptoFo"></A>
[251]
</td>
<td>
M. Larsson.
  <i>A Transformational Approach to Formal Digital System Design</i>.
  PhD thesis, Department of Computer and Information Science,
  Linköping University, May 1993.
  Licentiate of Engineering Dissertation, Thesis number 378.<BR>
[ <A HREF="./hol-biblio-bib.html#TransApptoFo">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AHOLEmbSP"></A>
[252]
</td>
<td>
M. Larsson and A. D. Gordon.
  A HOL embedding of a small parallel HDL.
  In J. Alves-Foss, editor, <i>HOL-95: International Workshop on
  Higher Order Logic Theorem Proving and its Applications: B-Track: Short
  Presentations, Aspen Grove, Utah, September, 1995</i>, pages 45-60,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#AHOLEmbSP">bib</A> | 
<A HREF="http://lal.cs.byu.edu/lal/HOL95/Bprocs/larsson.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForTheSim"></A>
[253]
</td>
<td>
P. Loewenstein.
  A formal theory of simulations between infinite automata.
  <i>Formal Methods in System Design</i>, August:35-59, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#ForTheSim">bib</A> | 
<A HREF="./117--149">www</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FormTheoSBI"></A>
[254]
</td>
<td>
P. Loewenstein.
  A formal theory of simulations between infinite automata.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 227-246. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#FormTheoSBI">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForVerCPA"></A>
[255]
</td>
<td>
P. Loewenstein.
  Formal verification of counterflow pipeline architecture.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 261-276. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#ForVerCPA">bib</A> | 
<A HREF="http://www.sunlabs.com/techrep/1996/abstract-53.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="LearnUH"></A>
[256]
</td>
<td>
P. Loewenstein.
  Learning to use HOL.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 67-74.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#LearnUH">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ReStMachH"></A>
[257]
</td>
<td>
P. Loewenstein.
  Reasoning about state machines in higher-order logic.
  In M. Leeser and G. Brown, editors, <i>Hardware Specification,
  Verification and Synthesis: Mathematical Aspects: Mathematical Sciences
  Institute Workshop, Cornell, July 1989</i>, volume 408 of <i>Lecture Notes
  in Computer Science</i>, pages 67-89. Springer-Verlag, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#ReStMachH">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TempTranSM"></A>
[258]
</td>
<td>
P. Loewenstein.
  Temporal transformation of state machines using higher order logic.
  In L. J. M. Claesen, editor, <i>Formal VLSI Correctness
  Verification: VLSI Design Methods-II: Proceedings of the IFIP WG
  10.2/WG1 0.5 International Workshop on Applied Formal Methods for VLSI
  Design, Belgium, November 1989</i>, pages 171-186. North-Holland, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#TempTranSM">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerMultCP"></A>
[259]
</td>
<td>
P. Loewenstein and D. L. Dill.
  Verification of a multiprocessor cache protocol using simulation
  relations and higher-order logic.
  <i>Formal Methods in System Design</i>, 1(4):355-383, December 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#VerMultCP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerofMuCa"></A>
[260]
</td>
<td>
P. Loewenstein and D. L. Dill.
  Verification of a multiprocessor cache protocol using simulation
  relations and higher-order logic.
  In E. M. Clarke and R. P. Kurshan, editors, <i>Computer-Aided
  Verifiction: 2nd International Conference, CAV'90: New Brunswick, 1990:
  Proceedings</i>, volume 531 of <i>Lecture Notes in Computer Science</i>, pages
  302-311. Springer-Verlag, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#VerofMuCa">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="GenDesAR"></A>
[261]
</td>
<td>
J.-Y. Lu and S.-K. Chin.
  Generating designs using an algorithmic register transfer language
  with formal semantics.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 316-331. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#GenDesAR">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="LinkHOL"></A>
[262]
</td>
<td>
J.-Y. Lu and S.-K. Chin.
  Linking higher order logic to a VLSI CAD system.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 199-212. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#LinkHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MacAbMic"></A>
[263]
</td>
<td>
M. McAllister.
  Machine abstraction in microprocessor specification.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 211-224. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#MacAbMic">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FangsVI"></A>
[264]
</td>
<td>
D. MacKenzie.
  The fangs of the VIPER.
  <i>Nature</i>, 352:467-468, August 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#FangsVI">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="StudMLM"></A>
[265]
</td>
<td>
S. Maharaj and E. Gunter.
  Studying the ML module system in HOL.
  <i>The Computer Journal</i>, 38(2):142-151, July 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#StudMLM">bib</A> | 
<A HREF="http://www.oup.co.uk/oup/smj/journals/ed/titles/computer_journal/docs/journal_contents/Volume_38_Number_2/38.2.ps/gunter.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="StudML"></A>
[266]
</td>
<td>
S. Maharaj and E. Gunter.
  Studying the ML module system in HOL.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 346-361. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#StudML">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="CaseSCC"></A>
[267]
</td>
<td>
D. F. Martin and R. J. Toal.
  Case studies in compiler correctness using HOL.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 242-252.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#CaseSCC">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AbMeHV"></A>
[268]
</td>
<td>
T. Melham.
  Abstraction mechanisms for hardware verification.
  In G. Birtwistle and P. A. Subrahmanyam, editors, <i>VLSI
  Specification, Verification and Synthesis</i>, pages 267-291. Kluwer, 1988.<BR>
[ <A HREF="./hol-biblio-bib.html#AbMeHV">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AuReTyD"></A>
[269]
</td>
<td>
T. F. Melham.
  Automating recursive type definitions in higher order logic.
  In G. Birtwistle and P. A. Subrahmanyam, editors, <i>Current Trends
  in Hardware Verification and Automated Theorem Proving</i>, pages 341-386.
  Springer-Verlag, 1989.<BR>
[ <A HREF="./hol-biblio-bib.html#AuReTyD">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/users/tfm/Papers/TR146.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForAbMechHV"></A>
[270]
</td>
<td>
T. F. Melham.
  Formalizing abstraction mechanisms for hardware verification in
  higher order logic.
  Technical Report 201, University of Cambridge Computer Laboratory,
  August 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#ForAbMechHV">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLandHaV"></A>
[271]
</td>
<td>
T. Melham.
  <i>Higher Order Logic and Hardware Verification</i>, volume 31 of <i>
  Cambridge Tracts in Theoretical Computer Science</i>.
  Cambridge University Press, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLandHaV">bib</A> | 
<A HREF="http://www.dcs.glasgow.ac.uk/~tfm/HVbook.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLLogEx"></A>
[272]
</td>
<td>
T. F. Melham.
  The HOL logic extended with quantification over type variables.
  <i>Formal Methods in System Design</i>, 3(1-2):7-24, August 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLLogEx">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/users/tfm/Papers/TypeQuant.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MechThePi"></A>
[273]
</td>
<td>
T. F. Melham.
  A mechanized theory of the pi-calculus in HOL.
  <i>Nordic Journal of Computing</i>, 1(1):50-76, Spring 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#MechThePi">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/users/tfm/Papers/PIin{HOL}.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="PacIndRel"></A>
[274]
</td>
<td>
T. F. Melham.
  A package for inductive relation definitions in HOL.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 350-357.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#PacIndRel">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/users/tfm/Papers/IndDefs.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="URecTyp"></A>
[275]
</td>
<td>
T. F. Melham.
  Using recursive types to reason about hardware in higher order logic.
  In J. Staunstrup, editor, <i>The Fusion of Hardware Design and
  Verification: Proceedings of the IFIP WG 10.2 Working Conference,
  Glasgow, July 1988</i>, pages 27-50. North-Holland, 1988.<BR>
[ <A HREF="./hol-biblio-bib.html#URecTyp">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/users/tfm/Papers/TR135.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLTP94"></A>
[276]
</td>
<td>
T. F. Melham and J. Camilleri, editors.
  <i>Higher Order Logic Theorem Proving and Its Applications: 7th
  International Workshop, Valletta, Malta, September 1994: Proceedings</i>,
  volume 859 of <i>Lecture Notes in Computer Science</i>. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLTP94">bib</A> | 
<A HREF="http://www.dcs.gla.ac.uk/~tfm/Papers,LNCS859.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SuppPr7"></A>
[277]
</td>
<td>
T. F. Melham and J. Camilleri, editors.
  <i>Supplementary Proceedings of the 7th International Workshop on
  Higher Order Logic Theorem Proving and its Applications</i>. University of
  Malta, Valletta, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#SuppPr7">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/~hug94/sproc.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TaggedUD"></A>
[278]
</td>
<td>
S. W. Moore and B. T. Graham.
  Tagged up/down sorter-a hardware priority queue.
  <i>The Computer Journal</i>, 38(9):695-703, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#TaggedUD">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SafeRail"></A>
[279]
</td>
<td>
M. J. Morley.
  Safety in railway signalling data: A behavioural analysis.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 464-474. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#SafeRail">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MechaTheAu"></A>
[280]
</td>
<td>
Munna and J. Alves-Foss.
  Mechanizing a theory of authentication in higher order logic.
  In J. Alves-Foss, editor, <i>HOL-95: International Workshop on
  Higher Order Logic Theorem Proving and its Applications: B-Track: Short
  Presentations, Aspen Grove, Utah, September, 1995</i>, pages 61-72,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#MechaTheAu">bib</A> | 
<A HREF="http://lal.cs.byu.edu/lal/HOL95/Bprocs/munna.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="UHOLPAP"></A>
[281]
</td>
<td>
M. Mutz.
  Using the HOL prove assistant for proving the correctness of term
  rewriting rules reducing terms of sequential behaviour.
  In K. G. Larsen and A. Skou, editors, <i>Computer Aided
  Verification: 3rd International Workshop, CAV'91; Aalborg, 1991:
  Proceedings</i>, volume 575 of <i>Lecture Notes in Computer Science</i>, pages
  277-287. Springer-Verlag, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#UHOLPAP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForModLogCCS"></A>
[282]
</td>
<td>
M. Nesi.
  Formalizing a modal logic for ccs in the HOL theorem prover.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 279-294. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#ForModLogCCS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MeMoLo"></A>
[283]
</td>
<td>
M. Nesi.
  Mechanising a modal logic for value-passing agents in HOL.
  In B. Steffen and T. Margaria, editors, <i>Proceedings of
  INFINITY, International Workshop on Verification of Infinite State Systems,
  August 30-31, 1996, Pisa, Italy</i>, pages 139-148, 1996.
  Technical Report MIP-9614, Universitat Passau.<BR>
[ <A HREF="./hol-biblio-bib.html#MeMoLo">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MePrInd"></A>
[284]
</td>
<td>
M. Nesi.
  Mechanizing a proof by induction of process algebra specifications in
  higher order logic.
  In K. G. Larsen and A. Skou, editors, <i>Computer Aided
  Verification: 3rd International Workshop, CAV'91; Aalborg, 1991:
  Proceedings</i>, volume 575 of <i>Lecture Notes in Computer Science</i>, pages
  288-298. Springer-Verlag, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#MePrInd">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ValuePas"></A>
[285]
</td>
<td>
M. Nesi.
  Value-passing ccs in HOL.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 352-365. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ValuePas">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProoBaC"></A>
[286]
</td>
<td>
M. C. Newey.
  Proof based computation.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 380-383.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#ProoBaC">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AbsDynSemC"></A>
[287]
</td>
<td>
Michael Norrish.
  An abstract dynamic semantics for C.
  Technical Report 421, Computer Laboratory, University of Cambridge,
  May 1997.<BR>
[ <A HREF="./hol-biblio-bib.html#AbsDynSemC">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="CFormHOL"></A>
[288]
</td>
<td>
Michael Norrish.
  <i>C formalised in HOL</i>.
  PhD thesis, Computer Laboratory, University of Cambridge, 1998.<BR>
[ <A HREF="./hol-biblio-bib.html#CFormHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DetExpC"></A>
[289]
</td>
<td>
Michael Norrish.
  Deterministic expressions in c.
  In S. Doaitse Swierstra, editor, <i>Programming languages and
  systems, 8th European Symposium on Programming</i>, volume 1576 of <i>Lecture
  Notes in Computer Science</i>, pages 147-161, Amsterdam, March 1999.
  Springer-Verlag.<BR>
[ <A HREF="./hol-biblio-bib.html#DetExpC">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DerVerR"></A>
[290]
</td>
<td>
M. Norrish.
  Derivation of verification rules for C from operational
  definitions.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>
  Supplementary Proceedings of the 9th International Conference on Theorem
  Proving in Higher Order Logics: TPHOLs'96</i>, number 1 in TUCS General
  Publication, pages 69-75. Turku Centre for Computer Science, August 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#DerVerR">bib</A> | 
<A HREF="http://www.abo.fi/~jharriso/supp-root.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ToForVerFP"></A>
[291]
</td>
<td>
J. Pan, K. N. Levitt, M. Archer, and S. Kalvala.
  Towards a formal verificrtion of a floating point coprocessor and its
  composition with a central processing unit.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 427-447. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#ToForVerFP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="Graphmod"></A>
[292]
</td>
<td>
K. D. Petersen.
  Graph model of LAMBDA in higher order logic.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 16-28. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#Graphmod">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DefVerIntCo"></A>
[293]
</td>
<td>
D. E. Peterson and S.-K. Chin.
  Definition and verification of interrupt correctness properties.
  In J. Alves-Foss, editor, <i>HOL-95: International Workshop on
  Higher Order Logic Theorem Proving and its Applications: B-Track: Short
  Presentations, Aspen Grove, Utah, September, 1995</i>, pages 74-88,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#DefVerIntCo">bib</A> | 
<A HREF="http://lal.cs.byu.edu/lal/HOL95/Bprocs/peterson.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ExtStaTran"></A>
[294]
</td>
<td>
D. Peticolas, C. Zhang, B. R. Becker, M. R. Heckman, K. N. Levitt, and R. A.
  Olsson.
  Extending a state transition system with real-time semantics.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>
  Supplementary Proceedings of the 9th International Conference on Theorem
  Proving in Higher Order Logics: TPHOLs'96</i>, number 1 in TUCS General
  Publication, pages 95-104. Turku Centre for Computer Science, August 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#ExtStaTran">bib</A> | 
<A HREF="http://www.abo.fi/~jharriso/supp-root.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DefRecFun"></A>
[295]
</td>
<td>
W. Ploegaerts, L. Claesen, and H. De Man.
  Defining recursive functions in HOL.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 358-366.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#DefRecFun">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MaVaLoHO"></A>
[296]
</td>
<td>
I. Polak.
  Many-valued logic in HOL.
  In S. Fischer and M. Trautwein, editors, <i>Proceedings Accolade
  '95</i>, pages 113-127. Dutch Graduate School in Logic, Amsterdam, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#MaVaLoHO">bib</A> | 
<A HREF="http://www.cs.rug.nl/OZSL/accolade/indra.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FormVar"></A>
[297]
</td>
<td>
I.S.W.B. Prasetya.
  Formalization of variables access constraints to support
  compositionality of liveness properties.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 324-337. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#FormVar">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MeSupDeS"></A>
[298]
</td>
<td>
I. S. W. B. Prasetya.
  <i>Mechanically Supported Design of Self-stabilising Algorithms</i>.
  PhD thesis, University of Utrecht, August 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#MeSupDeS">bib</A> | 
<A HREF="ftp://ftp.cs.ruu.nl/pub/RUU/CS/phdtheses/Prasetya/">ftp</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="StyleMP"></A>
[299]
</td>
<td>
I. S. W. B. Prasetya.
  On the style of mechanical proving.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 475-488. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#StyleMP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ToMechSup"></A>
[300]
</td>
<td>
I. S. W. B. Prasetya.
  Towards a mechanically supported and compositional calculus to design
  distributed algorithms.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 362-377. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ToMechSup">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ExecHOLS"></A>
[301]
</td>
<td>
S. Rajan.
  Executing HOL specifications: Towards an evaluation semantics for
  classical higher order logic.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 527-536. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#ExecHOLS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AbstDat"></A>
[302]
</td>
<td>
S. Rajan, J. Joyce, and C.-J. Seger.
  From abstract data types to shift registers: A case study [...].
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 489-500. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#AbstDat">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FoProoCP"></A>
[303]
</td>
<td>
S. R. Ramirez Chavez.
  Formal proof of the cascading properties of a parallel sorting
  circuit.
  In L. J. M. Claesen, editor, <i>Formal VLSI Correctness
  Verification: VLSI Design Methods-II: Proceedings of the IFIP WG
  10.2/WG1 0.5 International Workshop on Applied Formal Methods for VLSI
  Design, Belgium, November 1989</i>, pages 419-427. North-Holland, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#FoProoCP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DeepEmb"></A>
[304]
</td>
<td>
R. Reetz.
  Deep embedding VHDL.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 277-299. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#DeepEmb">bib</A> | 
<A HREF="http://goethe.ira.uka.de/hvg/techreports/SFB358-C2-2-95.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FloGrSem"></A>
[305]
</td>
<td>
R. Reetz and T. Kropf.
  A flow graph semantics of VHDL: A basis for hardware verification
  with VHDL.
  In C. D. Kloos and P. T. Breuer, editors, <i>Formal Semantics for
  VHDL</i>, pages 205-238. Kluwer, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#FloGrSem">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FlowGrSem"></A>
[306]
</td>
<td>
R. Reetz and T. Kropf.
  A flow graph semantics of VHDL: Towards a VHDL verification
  workbench in HOL.
  <i>Formal Methods in System Design</i>, 7(1-2):73-100, August 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#FlowGrSem">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SimpDeep"></A>
[307]
</td>
<td>
R. Reetz and T. Kropf.
  Simplifying deep embedding: A formalised code generator.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 378-390. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#SimpDeep">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLPack"></A>
[308]
</td>
<td>
R. E. O. Roxas.
  A HOL package for reasoning about relations defined by mutual
  induction.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 129-140. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLPack">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProCoPT"></A>
[309]
</td>
<td>
R. E. O. Roxas.
  <i>Proving the Correctness of Program Transformations in Higher
  Order Logic</i>.
  PhD thesis, Australian National University, April 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ProCoPT">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProProTran"></A>
[310]
</td>
<td>
R. Roxas and M. Newey.
  Proof of program transformations.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 223-230.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#ProProTran">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="EinSe"></A>
[311]
</td>
<td>
K. Schneider.
  <i>Ein Sequenzenkalkül für HOL</i>.
  PhD thesis, Universität Karlsruhe, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#EinSe">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VeHardCor"></A>
[312]
</td>
<td>
K. Schneider and T. Kropf.
  Verifying hardware correctness by combining theorem proving and model
  checking.
  In J. Alves-Foss, editor, <i>HOL-95: International Workshop on
  Higher Order Logic Theorem Proving and its Applications: B-Track: Short
  Presentations, Aspen Grove, Utah, September, 1995</i>, pages 89-104,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#VeHardCor">bib</A> | 
<A HREF="http://lal.cs.byu.edu/lal/{HOL}95/Bprocs/schneider.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AccTabP"></A>
[313]
</td>
<td>
K. Schneider, R. Kumar, and T. Kropf.
  Accelerating tableaux proofs using compact representations.
  <i>Formal Methods in System Design</i>, 5(1-2):145-176, July 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#AccTabP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AltProof"></A>
[314]
</td>
<td>
K. Schneider, R. Kumar, and T. Kropf.
  Alternative proof procedures for finite-state machines in
  higher-order logic.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 213-226. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#AltProof">bib</A> | 
<A HREF="http://goethe.ira.uka.de/hvg/techreports/SFB358-C2-8-93.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AuMoPaHP"></A>
[315]
</td>
<td>
K. Schneider, R. Kumar, and T. Kropf.
  Automating most parts of hardware proofs in HOL.
  In K. G. Larsen and A. Skou, editors, <i>Computer Aided
  Verification: 3rd International Workshop, CAV'91; Aalborg, 1991:
  Proceedings</i>, volume 575 of <i>Lecture Notes in Computer Science</i>, pages
  365-37. Springer-Verlag, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#AuMoPaHP">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AutVer"></A>
[316]
</td>
<td>
K. Schneider, R. Kumar, and T. Kropf.
  Automating verification by functional abstraction at the system
  level.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 391-406. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#AutVer">bib</A> | 
<A HREF="http://goethe.ira.uka.de/hvg/techreports/SFB358-C2-13-94.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="EffRepC"></A>
[317]
</td>
<td>
K. Schneider, R. Kumar, and T. Kropf.
  Efficient representation and computation of tableaux proofs.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 39-57. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#EffRepC">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ElimHO"></A>
[318]
</td>
<td>
K. Schneider, R. Kumar, and T. Kropf.
  Eliminating higher-order quantifiers to obtain decision procedures
  for hardware verification.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 385-398. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ElimHO">bib</A> | 
<A HREF="http://goethe.ira.uka.de/hvg/techreports/SFB358-C2-9-93.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FAUSTPro"></A>
[319]
</td>
<td>
K. Schneider, R. Kumar, and T. Kropf.
  The FAUST-prover.
  In D. Kapur, editor, <i>Automated Deduction - CADE-11: 11th
  International Conference, Proceedings</i>, volume 607 of <i>Lecture Notes in
  Artificial Intelligence</i>, pages 766-770. Springer-Verlag, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#FAUSTPro">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ModGenHS"></A>
[320]
</td>
<td>
K. Schneider, R. Kumar, and T. Kropf.
  Modelling generic hardware structures by abstract datatypes.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 165-175. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#ModGenHS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="StHaPF"></A>
[321]
</td>
<td>
K. Schneider, R. Kumar, and T. Kropf.
  Structuring hardware proofs: First steps towards automation in a
  higher-order environment.
  In P. B. Denyer and A. Halaas, editors, <i>Proceedings of the
  International Conference on VLSI,VLSI'91</i>. North-Holland, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#StHaPF">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="WhyHarVerMod"></A>
[322]
</td>
<td>
K. Schneider, R. Kumar, and T. Kropf.
  Why hardware verification needs more than model checking.
  In T. F. Melham and J. Camilleri, editors, <i>Supplementary
  Proceedings of the 7th International Workshop on Higher Order Logic Theorem
  Proving and its Applications</i>. University of Malta, Valletta, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#WhyHarVerMod">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/hug94/schneider.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HybMoR"></A>
[323]
</td>
<td>
E. T. Schubert.
  A hybrid model for reasoning about composed hardware systems.
  In D. L. Dill, editor, <i>Computer Aided Verification: 6th
  International Conference: Proceedings</i>, volume 818 of <i>Lecture Notes in
  Computer Science</i>, pages 260-272. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#HybMoR">bib</A> | 
<A HREF="ftp://ftp.cs.pdx.edu/pub/faculty/schubert/cav.ps.Z">.ps.Z</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerCoHaS"></A>
[324]
</td>
<td>
E. T. Schubert.
  Verification of composed hardware systems using CCS.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 88-95.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#VerCoHaS">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VeInSub"></A>
[325]
</td>
<td>
E. T. Schubert.
  Verification of integrated subsystems.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 38-51.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#VeInSub">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TreeBaGr"></A>
[326]
</td>
<td>
T. Schubert and J. Biggs.
  A tree-based, graphical interface for large proof development.
  In T. F. Melham and J. Camilleri, editors, <i>Supplementary
  Proceedings of the 7th International Workshop on Higher Order Logic Theorem
  Proving and its Applications</i>. University of Malta, Valletta, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#TreeBaGr">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/hug94/schubert.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MechLog"></A>
[327]
</td>
<td>
E. T. Schubert and S. Mocas.
  A mechanized logic for secure key escrow protocol verification.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 308-323. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#MechLog">bib</A> | 
<A HREF="ftp://ftp.cs.pdx.edu/pub/faculty/schubert/hug95-SM.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLTPandA"></A>
[328]
</td>
<td>
E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors.
  <i>Higher Order Logic Theorem Proving and Its Applications: 8th
  International Workshop, Aspen Grove, Utah, September 1995:
  Proceedings</i>, volume 971 of <i>Lecture Notes in Computer Science</i>.
  Springer-Verlag, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLTPandA">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TwoLeForV"></A>
[329]
</td>
<td>
C.-J. H. Seger and J. J. Joyce.
  A two-level formal verification methodology using HOL and COSMOS.
  In K. G. Larsen and A. Skou, editors, <i>Computer Aided
  Verification: 3rd International Workshop, CAV'91; Aalborg, 1991:
  Proceedings</i>, volume 575 of <i>Lecture Notes in Computer Science</i>, pages
  299-309. Springer-Verlag, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#TwoLeForV">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DesaProc"></A>
[330]
</td>
<td>
D. Shepherd.
  Designing a processor.
  In J. Bowen, editor, <i>Towards Verified Systems</i>, volume 2 of <i>
  Real-Time Safety Critical Systems Series</i>, pages 167-192. Elsevier, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#DesaProc">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="UsingHPro"></A>
[331]
</td>
<td>
D. Shepherd.
  Using HOL to produce custom verification tools.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 162-169.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#UsingHPro">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ACUnif"></A>
[332]
</td>
<td>
K. Slind.
  AC unification in HOL90.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 437-449. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ACUnif">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AddNewR"></A>
[333]
</td>
<td>
K. Slind.
  Adding new rules to an LCF-style logic implementation.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 549-559. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#AddNewR">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DefNestRec"></A>
[334]
</td>
<td>
K. Slind.
  Another look at nested recursion.
  In Mark Aagaard and John Harrison, editors, <i>Theorem Proving in
  Higher Order Logics, 13th International Conference, TPHOLs'00, Portland
  Oregon, August 2000</i>, volume 1869, pages 498-518. Springer-Verlag, 2000.<BR>
[ <A HREF="./hol-biblio-bib.html#DefNestRec">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ComplDerRI"></A>
[335]
</td>
<td>
K. Slind.
  Completion as a derived rule of inference.
  Technical Report 90-409-33, Computer Science Department, University
  of Calgary, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#ComplDerRI">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DerUseInduction"></A>
[336]
</td>
<td>
K. Slind.
  Derivation and use of induction schemes in higher order logic.
  In E. Gunter and A. Felty, editors, <i>Theorem Proving in Higher
  Order Logics, 10th International Conference, TPHOLs'97, Murray Hill, New
  Jersey, August 1997: Proceedings</i>, volume 1275 of <i>Lecture Notes in
  Computer Science</i>, pages 275-291. Springer-Verlag.<BR>
[ <A HREF="./hol-biblio-bib.html#DerUseInduction">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FuncDefHOL"></A>
[337]
</td>
<td>
K. Slind.
  Function definition in higher order logic.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 381-397. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#FuncDefHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ImplHOL"></A>
[338]
</td>
<td>
K. Slind.
  An implementation of higher order logic.
  Technical Report 91-419-03, Computer Science Department, University
  of Calgary, January 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#ImplHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="Paraproof"></A>
[339]
</td>
<td>
K. Slind.
  A parameterized proof manager.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 407-424. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#Paraproof">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SlindPhd"></A>
[340]
</td>
<td>
K. Slind.
  <i>Reasoning about Terminating Functional Programs</i>.
  PhD thesis, Institut für Informatik, Technische Universität
  München, 1999.<BR>
[ <A HREF="./hol-biblio-bib.html#SlindPhd">bib</A> | 
<A HREF="http://tumb1.biblio.tu-muenchen.de/publ/diss/in/1999/slind.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TaggedProofArch"></A>
[341]
</td>
<td>
K. Slind.
  A tagged LCF-style proof architecture.
  In David Basin and Luca Vigano, editors, <i>Labelled Deduction
  LD'98, First International Workshop, Freiburg,Germany, September 1998:
  Participants Proceedings</i>, 1998.<BR>
[ <A HREF="./hol-biblio-bib.html#TaggedProofArch">bib</A> | 
<A HREF="http://www.cs.utah.edu/~slind/papers/tag.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="WellSchDef"></A>
[342]
</td>
<td>
K. Slind.
  Wellfounded schematic definitions.
  In D. McAllester, editor, <i>Automated Deduction: 17th
  International Conference, CADE-17, Pittsburgh, Pennsylvania, June 2000:
  Proceedings</i>, volume 1831, pages 45-63. Springer-Verlag, 2000.<BR>
[ <A HREF="./hol-biblio-bib.html#WellSchDef">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FroLoLa"></A>
[343]
</td>
<td>
K. Slind, G. Birtwistle, M. Hermann, and T. Simpson.
  From logic to layout: transforming HOL specifications into gate
  array netlists.
  In <i>Proceedings of the Canadian Conference on Electrical and
  Computer Engineering: Montreal, Quebec, Canada</i>, pages 352-355, 1989.<BR>
[ <A HREF="./hol-biblio-bib.html#FroLoLa">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="IterativeDialoguesAutoProof"></A>
[344]
</td>
<td>
K. Slind and R. Boulton.
  Iterative dialogues and automated proof.
  In D. M. Gabbay and M. de Rijke, editors, <i>Frontiers of Combining
  Systems 2, Second International Workshop, FroCoS'98: Proceedings</i>, volume 7
  of <i>Studies in Logic and Computation</i>, pages 317-335. Research Studies
  Press, 2000.<BR>
[ <A HREF="./hol-biblio-bib.html#IterativeDialoguesAutoProof">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SysDescClamHOL"></A>
[345]
</td>
<td>
K. Slind, M. Gordon, R. Boulton, and A. Bundy.
  System description: An interface between CL1exAM and
  HOL.
  In C. Kirchner and H. Kirchner, editors, <i>15th International
  Conference on Automated Deduction CADE-98, Lindau, July 1998: Proceedings</i>,
  volume 1421 of <i>Lecture Notes in Artificial Intelligence</i>, pages
  134-138. Springer-Verlag.<BR>
[ <A HREF="./hol-biblio-bib.html#SysDescClamHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FoSpAn"></A>
[346]
</td>
<td>
E. Snekkenes.
  <i>Formal Specification and Analysis of Cryptographic Protocols</i>.
  PhD thesis, University of Oslo, January 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#FoSpAn">bib</A> | 
<A HREF="ftp://ftp.ffi.no/pub/easthesis.ps.Z">.ps.Z</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FoSpVeH"></A>
[347]
</td>
<td>
V. Stavridou, H. Barringer, and D. A. Edwards.
  Formal specification and verification of hardware: A comparative case
  study.
  In <i>25th ACM/IEEE Design Automation Conference: Proceedings</i>,
  pages 197-204. IEEE Computer Society Press, 1988.<BR>
[ <A HREF="./hol-biblio-bib.html#FoSpVeH">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MaAsReSt"></A>
[348]
</td>
<td>
D. Syme.
  <i>Machine Assisted Reasoning About Standard ML Using HOL</i>.
  PhD thesis, Australian National University, November 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#MaAsReSt">bib</A> | 
<A HREF="ftp://ftp.cl.cam.ac.uk/hvg/papers/MLinHOL.thesis.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="NewIntHOL"></A>
[349]
</td>
<td>
D. Syme.
  A new interface for HOL - ideas, issues, and implementation.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 324-339. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#NewIntHOL">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk/users/drs1004/papers/Tk{HOL}.hug95/paper.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ReasFD"></A>
[350]
</td>
<td>
D. Syme.
  Reasoning with the formal definition of standard ml in HOL.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 43-60. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ReasFD">bib</A> | 
<A HREF="ftp://ftp.cl.cam.ac.uk/hvg/papers/MLin{HOL}.hug93.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="CompMDGHOL"></A>
[351]
</td>
<td>
S. Tahar and P. Curzon.
  A comparison of MDG and HOL for hardware verification.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 415-430. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#CompMDGHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForSpVerT"></A>
[352]
</td>
<td>
S. Tahar and R. Kumar.
  Formal specification and verification techniques for RISC pipeline
  conflicts.
  <i>The Computer Journal</i>, 38(2):111-120, July 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#ForSpVerT">bib</A> | 
<A HREF="http://www.oup.co.uk/oup/smj/journals/ed/titles/computer_journal/docs/journal_contents/Volume_38_Number_2/38.2.ps/kumar.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FoVerPi"></A>
[353]
</td>
<td>
S. Tahar and R. Kumar.
  Formal verification of pipeline conflicts in RISC processors.
  In <i>Proceedings of European Design Automation Conference
  (EURO-DAC'94): Grenoble, France, September 1994</i>, pages 285-289.
  IEEE Computer Society Press, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#FoVerPi">bib</A> | 
<A HREF="http://www.iro.umontreal.ca/people/tahar/publications/EURO_DAC94.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AForHiMo"></A>
[354]
</td>
<td>
S. Tahar and R. Kumar.
  A formalization of a hierarchical model for RISC processors.
  In P. Spies, editor, <i>Proceedings of European Informatics
  Congress Computing Systems Architecture (Euro-ARCH'93), Munich,
  Germany, October 1993</i>, pages 591-602. Springer-Verlag, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#AForHiMo">bib</A> | 
<A HREF="http://www.iro.umontreal.ca/people/tahar/publications/Euro_ARCH93.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ImpIssVP"></A>
[355]
</td>
<td>
S. Tahar and R. Kumar.
  Implementational issues for verifying RISC-pipeline conflicts in
  HOL.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 424-439. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ImpIssVP">bib</A> | 
<A HREF="http://www.iro.umontreal.ca/people/tahar/publications/HUG94.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ImpMeth"></A>
[356]
</td>
<td>
S. Tahar and R. Kumar.
  Implementing a methodology for forally verifying RISC processors in
  HOL.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 281-294. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ImpMeth">bib</A> | 
<A HREF="http://www.iro.umontreal.ca/people/tahar/publications/HUG93.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="PraMeFV"></A>
[357]
</td>
<td>
S. Tahar and R. Kumar.
  A practical methodology for the formal verification of RISC
  processors.
  Technical Report FZI 9/95, Forschungszentrum Informatik, Haid-und-Neu
  Strasse 10-14, 76131 Karlsruhe, Germany, August 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#PraMeFV">bib</A> | 
<A HREF="http://www.iro.umontreal.ca/people/tahar/publications/FZI-TR-95.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ToMeVeRISC"></A>
[358]
</td>
<td>
S. Tahar and R. Kumar.
  Towards a methodology for the formal hierarchical verification of
  risc processors.
  In <i>Proceedings of the IEEE International Conference on Computer
  Design (ICCD'93), Cambridge, Massachusetts, USA, October 1993</i>,
  pages 58-62. IEEE Computer Society Press, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#ToMeVeRISC">bib</A> | 
<A HREF="http://www.iro.umontreal.ca/people/tahar/publications/ICCD93.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="Proofdev"></A>
[359]
</td>
<td>
L. Théry.
  A proof development system for the HOL theorem prover.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 115-128. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#Proofdev">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RealThePr"></A>
[360]
</td>
<td>
L. Théry, Yves Bertot, and Gilles Kahn.
  Real theorem provers deserve real user-interfaces.
  In <i>Proceedings of The Fifth ACM Symposium on Software
  Development Environments (SDE5), Washington D.C.</i>, December 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#RealThePr">bib</A> | 
<A HREF="file://babar.inria.fr:/pub/croap/General/sde5.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MechNond"></A>
[361]
</td>
<td>
P. G. Tredoux.
  <i>Mechanizing nondeterministic programming logics in higher-order
  logic</i>.
  PhD thesis, Department of Mathematics,University of Cape Town, March
  1993.<BR>
[ <A HREF="./hol-biblio-bib.html#MechNond">bib</A> | 
<A HREF="ftp://ftp.mosaic.co.za/gavan/thesis/">ftp</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MeExSeSe"></A>
[362]
</td>
<td>
G. Tredoux.
  Mechanizing execution sequence semantics in HOL.
  <i>South African Computer Journal</i>, 7, July 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#MeExSeSe">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOSysD"></A>
[363]
</td>
<td>
SRI International and DSTO.
  <i>The HOL System: Description</i>.
  University of Cambridge Computer Laboratory, July 1991.
  revised edition.<BR>
[ <A HREF="./hol-biblio-bib.html#HOSysD">bib</A> | 
<A HREF="http://lal.cs.byu.edu/lal/HOLdoc/description.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOSysR"></A>
[364]
</td>
<td>
SRI International and DSTO.
  <i>The HOL System: Description</i>.
  University of Cambridge Computer Laboratory, July 1991.
  revised edition.<BR>
[ <A HREF="./hol-biblio-bib.html#HOSysR">bib</A> | 
<A HREF="http://lal.cs.byu.edu/cgi-bin/HOL-reference_search">http</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOSysT"></A>
[365]
</td>
<td>
SRI International and DSTO.
  <i>The HOL System: Description</i>.
  University of Cambridge Computer Laboratory, July 1991.
  revised edition.<BR>
[ <A HREF="./hol-biblio-bib.html#HOSysT">bib</A> | 
<A HREF="http://lal.cs.byu.edu/lal/{HOL}doc/tutorial.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLML"></A>
[366]
</td>
<td>
M. VanInwegen and E. Gunter.
  HOL-ML.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 61-74. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLML">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FemVSem"></A>
[367]
</td>
<td>
J. P. Van Tassel.
  Femto-VHDL: The semantics of a subset of vhdl and its embedding in
  the HOL proof assistant.
  Technical Report 317, University of Cambridge Computer Laboratory,
  November 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#FemVSem">bib</A> | 
<A HREF="http://www.cl.cam.ac.uk:80/ftp/hvg/papers/JVTthesis">http</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FormVHDL"></A>
[368]
</td>
<td>
J. P. Van Tassel.
  A formalisation of the VHDL simulation cycle.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 359-374. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#FormVHDL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="OpSemSu"></A>
[369]
</td>
<td>
J. P. Van Tassel.
  An operational semantics for a subset of VHDL.
  In C. D. Kloos and P. T. Breuer, editors, <i>Formal Semantics for
  VHDL</i>, pages 71-106. Kluwer, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#OpSemSu">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SemVHDLV"></A>
[370]
</td>
<td>
J. P. Van Tassel.
  <i>The Semantics of VHDL with VAL and HOL: Towards Practical
  Verification Tools</i>.
  PhD thesis, Department of Computer Science and Engineering, Wright
  University, 1989.<BR>
[ <A HREF="./hol-biblio-bib.html#SemVHDLV">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ToForVerVHDL"></A>
[371]
</td>
<td>
J. Van Tassel.
  Toward formal verification of VHDL specifications.
  In L. J. M. Claesen, editor, <i>Formal VLSI Correctness
  Verification: VLSI Design Methods-II: Proceedings of the IFIP WG
  10.2/WG1 0.5 International Workshop on Applied Formal Methods for VLSI
  Design, Belgium, November 1989</i>, pages 399-408. North-Holland, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#ToForVerVHDL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="Introwff"></A>
[372]
</td>
<td>
M. van der Voort.
  Introducing well-founded function definitions in HOL.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 117-131. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#Introwff">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ToEffConPE"></A>
[373]
</td>
<td>
M. Welinder.
  Towards efficient conversions by use of partial evaluation.
  In T. F. Melham and J. Camilleri, editors, <i>Supplementary
  Proceedings of the 7th International Workshop on Higher Order Logic Theorem
  Proving and its Applications</i>. University of Malta, Valletta, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ToEffConPE">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/hug94/welinder.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VEfficConv"></A>
[374]
</td>
<td>
M. Welinder.
  Very efficient conversions.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 340-352. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#VEfficConv">bib</A> | 
<A HREF="ftp://ftp.diku.dk/diku/semantics/papers/D-248.dvi.gz">.dvi.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="AbstTheoHOL"></A>
[375]
</td>
<td>
P. J. Windley.
  Abstract theories in HOL.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 197-210. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#AbstTheoHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FoVeGen"></A>
[376]
</td>
<td>
P. J. Windley.
  <i>The Formal Verification of Generic Interpreters</i>.
  PhD thesis, University of California Davis, 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#FoVeGen">bib</A> | 
<A HREF="ftp://lal.cs.byu.edu/pub/{HOL}/lal-papers/git.diss.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="PractVerMic"></A>
[377]
</td>
<td>
P. J. Windley.
  The practical verification of microprocessor designs.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 32-37.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#PractVerMic">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SpecIn"></A>
[378]
</td>
<td>
P. J. Windley.
  Specifying instruction-set architectures in HOL: A primer.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 440-455. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#SpecIn">bib</A> | 
<A HREF="ftp://lal.cs.byu.edu/pub/HOL/lal-papers/archspec.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="TheGeInt"></A>
[379]
</td>
<td>
P. J. Windley.
  A theory of generic interpreters.
  In G. J. Milne and L. Pierre, editors, <i>Correct Hardware Design
  and Verification Methods: IFIP WG10.2 Advanced Research Working Conference:
  Proceedings</i>, volume 683 of <i>Lecture Notes in Computer Science</i>, pages
  122-134. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#TheGeInt">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="UMML"></A>
[380]
</td>
<td>
P. J. Windley.
  Using make to manage large proofs.
  In T. F. Melham and J. Camilleri, editors, <i>Supplementary
  Proceedings of the 7th International Workshop on Higher Order Logic Theorem
  Proving and its Applications</i>. University of Malta, Valletta, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#UMML">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/hug94/windley.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="CorrMoPiM"></A>
[381]
</td>
<td>
P. J. Windley and M. L. Coe.
  A correctness model for pipelined microprocessors.
  In R. Kumar and T. Kropf, editors, <i>Theorem Provers in Circuit
  Design: Theory, Practice and Experience: Proceedings</i>, volume 901 of <i>
  Lecture Notes in Computer Science</i>, pages 33-51. Springer-Verlag, 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#CorrMoPiM">bib</A> | 
<A HREF="ftp://lal.cs.byu.edu/pub/{HOL}/lal-papers/pipeline.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProofThir"></A>
[382]
</td>
<td>
G. Winskel.
  Proceedings of the third HOL users meeting: Aarhus, October
  1990.
  Technical Report Report DAIMI PB - 340, Computer Science Department,
  Aarhus University, December 1990.<BR>
[ <A HREF="./hol-biblio-bib.html#ProofThir">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ForTheRail"></A>
[383]
</td>
<td>
W. Wong.
  <i>A Formal Theory of Railway Track Networks in Higher-order Logic
  and its Applications in Interlocking Design</i>.
  PhD thesis, Department of Engineering, University of Warwick, 1991.<BR>
[ <A HREF="./hol-biblio-bib.html#ForTheRail">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FVVIPA"></A>
[384]
</td>
<td>
W. Wong.
  Formal verification of VIPER's ALU.
  Technical Report 300, University of Cambridge Computer Laboratory,
  May 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#FVVIPA">bib</A> | 
<A HREF="ftp://ftp.cl.cam.ac.uk/hvg/papers/WW_report_300.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HOLModIS"></A>
[385]
</td>
<td>
W. Wong.
  A HOL model of interlocking systems.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>
  Supplementary Proceedings of the 9th International Conference on Theorem
  Proving in Higher Order Logics: TPHOLs'96</i>, number 1 in TUCS General
  Publication, pages 105-120. Turku Centre for Computer Science, August 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#HOLModIS">bib</A> | 
<A HREF="http://www.abo.fi/~jharriso/supp-root.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ModBV"></A>
[386]
</td>
<td>
W. Wong.
  Modelling bit vectors in HOL: the word library.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 371-384. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ModBV">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RecordHOL"></A>
[387]
</td>
<td>
W. Wong.
  Recording HOL proofs.
  Technical Report 306, University of Cambridge Computer Laboratory,
  July 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#RecordHOL">bib</A> | 
<A HREF="ftp://ftp.cl.cam.ac.uk/hvg/papers/WW_report_306.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RecCheck"></A>
[388]
</td>
<td>
W. Wong.
  Recording and checking HOL proofs.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 353-368. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#RecCheck">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="SimGraTh"></A>
[389]
</td>
<td>
W. Wong.
  A simple graph theory and its application in railway signalling.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 395-409.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#SimGraTh">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="DoLatT"></A>
[390]
</td>
<td>
J. von Wright.
  Doing lattice theory in higher order logic.
  Series A, Reports on Computer Science &amp; Mathematics 136, &Aring;bo
  Akademi, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#DoLatT">bib</A> | 
<A HREF="http://www.abo.fi/~mats/cs/publications/reports/abstracts/vonWright92b.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MeTemLog"></A>
[391]
</td>
<td>
J. von Wright.
  Mechanising the temporal logic of actions in HOL.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 155-159.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#MeTemLog">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MechAdvRC"></A>
[392]
</td>
<td>
J. von Wright.
  Mechanising some advanced refinement concepts.
  <i>Formal Methods in System Design</i>, 3(1-2):49-81, August 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#MechAdvRC">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProRefby"></A>
[393]
</td>
<td>
J. von Wright.
  Program refinement by theorem prover.
  Series A, Reports on Computer Science &amp; Mathematics 146, &Aring;bo
  Akademi, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ProRefby">bib</A> | 
<A HREF="http://www.abo.fi/~mats/cs/publications/reports/abstracts/vonWright94a.html">.html</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RepHOLPro"></A>
[394]
</td>
<td>
J. von Wright.
  Representing higher-order logic proofs in HOL.
  <i>The Computer Journal</i>, 38(2):171-179, July 1995.<BR>
[ <A HREF="./hol-biblio-bib.html#RepHOLPro">bib</A> | 
<A HREF="http://www.oup.co.uk/oup/smj/journals/ed/titles/computer_journal/docs/journal_contents/Volume_38_Number_2/38.2.ps/vonwright.ps">.ps</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="RepHOL"></A>
[395]
</td>
<td>
J. von Wright.
  Representing higher-order logic proofs in HOL.
  In T. F. Melham and J. Camilleri, editors, <i>Higher Order Logic
  Theorem Proving and Its Applications: 7th International Workshop, Valletta,
  Malta, September 1994: Proceedings</i>, volume 859 of <i>Lecture Notes in
  Computer Science</i>, pages 456-470. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#RepHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="UThePfor"></A>
[396]
</td>
<td>
J. von Wright and T. L&aring;ngbacka.
  Using a theorem prover for reasoning about concurrent algorithms.
  In G. v. Bochmann and D. K. Probst, editors, <i>Computer Aided
  Verification: Fourth International Workshop, CAV'92; Montreal, 1992;
  Proceedings</i>, volume 663 of <i>Lecture Notes in Computer Science</i>, pages
  56-68. Springer-Verlag, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#UThePfor">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MechARC"></A>
[397]
</td>
<td>
J. von Wright, J. Hekanaho, P. Luostarinen, and T. L&aring;ngbacka.
  Mechanising some advanced refinement concepts.
  In L. J. M. Claesen and M. J. C. Gordon, editors, <i>Higher Order
  Logic Theorem Proving and its Applications: Proceedings of the IFIP
  TC10/WG10.2 International Workshop, Leuven, September 1992</i>, IFIP
  Transactions A-20, pages 307-326. North-Holland, 1993.<BR>
[ <A HREF="./hol-biblio-bib.html#MechARC">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ProTranRef"></A>
[398]
</td>
<td>
J. von Wright and K. Sere.
  Program transformations and refinements in HOL.
  In M. Archer, J. J. Joyce, K. N. Levit, and P. J. Windley, editors,
  <i>Proceedings of the 1991 International Workshop on the HOL Theorem
  Proving System and its Applications, Davis, August 1991</i>, pages 231-239.
  IEEE Computer Society Press, 1992.<BR>
[ <A HREF="./hol-biblio-bib.html#ProTranRef">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="FormPlan"></A>
[399]
</td>
<td>
M. Yamamoto, S. Nishizaki, M. Hagiya, and Y. Toda.
  Formalizing planar graphs.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 369-384. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#FormPlan">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MechCompTheoHOL"></A>
[400]
</td>
<td>
V. Zammit.
  A mechanisation of computability theory in HOL.
  In J. von Wright, J. Grundy, and J. Harrison, editors, <i>Theorem
  Proving in Higher Order Logics: 9th International Conference, Turku,
  Finland, August 1996: Proceedings</i>, volume 1125 of <i>Lecture Notes in
  Computer Science</i>, pages 431-446. Springer-Verlag, 1996.<BR>
[ <A HREF="./hol-biblio-bib.html#MechCompTheoHOL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="HierMeth"></A>
[401]
</td>
<td>
C. Zhang, B. R. Becker, M. R. Heckman, K. Levitt, and R. A. Olsson.
  A hierarchical method for reasoning about distributed programming
  languages.
  In E. T. Schubert, P. J. Windley, and J. Alves-Foss, editors, <i>
  Higher Order Logic Theorem Proving and Its Applications: 8th International
  Workshop, Aspen Grove, Utah, September 1995: Proceedings</i>, volume 971
  of <i>Lecture Notes in Computer Science</i>, pages 385-400. Springer-Verlag,
  1995.<BR>
[ <A HREF="./hol-biblio-bib.html#HierMeth">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="MechPL"></A>
[402]
</td>
<td>
C. Zhang, R. Shaw, R. A. Olsson, K. Levitt, M. Archer, M. R. Heckman, and G. D.
  Benson.
  Mechanizing a programming logic for the concurrent programming
  language microSR in HOL.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 29-42. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#MechPL">bib</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="ToFoVeSDS"></A>
[403]
</td>
<td>
C. Zhang, R. Shaw, M. R. Heckman, G. D. Benson, M. Archer, K. Levitt, and R. A.
  Olsson.
  Towards a formal verification of a secure distributed system and its
  applications.
  In T. F. Melham and J. Camilleri, editors, <i>Supplementary
  Proceedings of the 7th International Workshop on Higher Order Logic Theorem
  Proving and its Applications</i>. University of Malta, Valletta, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#ToFoVeSDS">bib</A> | 
<A HREF="ftp://ftp.dcs.glasgow.ac.uk/pub/hug94/zhang.ps.gz">.ps.gz</A> ]

</td>
</tr>


<tr valign=top>
<td align=right>
<A NAME="VerTam3"></A>
[404]
</td>
<td>
Z. Zhu, J. Joyce, and C. Seger.
  Verification of the Tamarack-3 microprocessor in a hybrid
  verification environment.
  In J. J. Joyce and C.-J. H. Seger, editors, <i>Higher Order Logic
  Theorem Proving and its Applications: 6th International Workshop, HUG'93,
  Vancouver, B.C., August 11-13 1993: Proceedings</i>, volume 780 of <i>
  Lecture Notes in Computer Science</i>, pages 253-266. Springer-Verlag, 1994.<BR>
[ <A HREF="./hol-biblio-bib.html#VerTam3">bib</A> ]

</td>
</tr>
</table>

<hr NoShade>

<p>

Compiled by <a href="http://www.dcs.gla.ac.uk/~tfm/">Tom Melham</a>

<p>


<HR><EM>This file has been generated by
<A HREF="http://www.lri.fr/~filliatr/bibtex2html/">bibtex2html</A> 1.52</EM>

</body>
</html>
