{"vcs1":{"timestamp_begin":1747326154.821867513, "rt":8.14, "ut":8.25, "st":0.66}}
{"vcselab":{"timestamp_begin":1747326163.045636106, "rt":0.39, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1747326163.495404889, "rt":0.44, "ut":0.18, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747326154.198361441}
{"VCS_COMP_START_TIME": 1747326154.198361441}
{"VCS_COMP_END_TIME": 1747326164.098159313}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483704}}
{"vcselab": {"peak_mem": 183884}}
