<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<!--[if IE]><meta http-equiv="X-UA-Compatible" content="IE=edge"><![endif]-->
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="generator" content="Asciidoctor 1.5.4">
<meta name="author" content="Dirk Heisswolf">
<title>WbXbc Manual</title>
<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:300,300italic,400,400italic,600,600italic%7CNoto+Serif:400,400italic,700,700italic%7CDroid+Sans+Mono:400,700">
<style>
/* Asciidoctor default stylesheet | MIT License | http://asciidoctor.org */
/* Remove comment around @import statement below when using as a custom stylesheet */
/*@import "https://fonts.googleapis.com/css?family=Open+Sans:300,300italic,400,400italic,600,600italic%7CNoto+Serif:400,400italic,700,700italic%7CDroid+Sans+Mono:400,700";*/
article,aside,details,figcaption,figure,footer,header,hgroup,main,nav,section,summary{display:block}
audio,canvas,video{display:inline-block}
audio:not([controls]){display:none;height:0}
[hidden],template{display:none}
script{display:none!important}
html{font-family:sans-serif;-ms-text-size-adjust:100%;-webkit-text-size-adjust:100%}
body{margin:0}
a{background:transparent}
a:focus{outline:thin dotted}
a:active,a:hover{outline:0}
h1{font-size:2em;margin:.67em 0}
abbr[title]{border-bottom:1px dotted}
b,strong{font-weight:bold}
dfn{font-style:italic}
hr{-moz-box-sizing:content-box;box-sizing:content-box;height:0}
mark{background:#ff0;color:#000}
code,kbd,pre,samp{font-family:monospace;font-size:1em}
pre{white-space:pre-wrap}
q{quotes:"\201C" "\201D" "\2018" "\2019"}
small{font-size:80%}
sub,sup{font-size:75%;line-height:0;position:relative;vertical-align:baseline}
sup{top:-.5em}
sub{bottom:-.25em}
img{border:0}
svg:not(:root){overflow:hidden}
figure{margin:0}
fieldset{border:1px solid silver;margin:0 2px;padding:.35em .625em .75em}
legend{border:0;padding:0}
button,input,select,textarea{font-family:inherit;font-size:100%;margin:0}
button,input{line-height:normal}
button,select{text-transform:none}
button,html input[type="button"],input[type="reset"],input[type="submit"]{-webkit-appearance:button;cursor:pointer}
button[disabled],html input[disabled]{cursor:default}
input[type="checkbox"],input[type="radio"]{box-sizing:border-box;padding:0}
input[type="search"]{-webkit-appearance:textfield;-moz-box-sizing:content-box;-webkit-box-sizing:content-box;box-sizing:content-box}
input[type="search"]::-webkit-search-cancel-button,input[type="search"]::-webkit-search-decoration{-webkit-appearance:none}
button::-moz-focus-inner,input::-moz-focus-inner{border:0;padding:0}
textarea{overflow:auto;vertical-align:top}
table{border-collapse:collapse;border-spacing:0}
*,*:before,*:after{-moz-box-sizing:border-box;-webkit-box-sizing:border-box;box-sizing:border-box}
html,body{font-size:100%}
body{background:#fff;color:rgba(0,0,0,.8);padding:0;margin:0;font-family:"Noto Serif","DejaVu Serif",serif;font-weight:400;font-style:normal;line-height:1;position:relative;cursor:auto}
a:hover{cursor:pointer}
img,object,embed{max-width:100%;height:auto}
object,embed{height:100%}
img{-ms-interpolation-mode:bicubic}
.left{float:left!important}
.right{float:right!important}
.text-left{text-align:left!important}
.text-right{text-align:right!important}
.text-center{text-align:center!important}
.text-justify{text-align:justify!important}
.hide{display:none}
body{-webkit-font-smoothing:antialiased}
img,object,svg{display:inline-block;vertical-align:middle}
textarea{height:auto;min-height:50px}
select{width:100%}
.center{margin-left:auto;margin-right:auto}
.spread{width:100%}
p.lead,.paragraph.lead>p,#preamble>.sectionbody>.paragraph:first-of-type p{font-size:1.21875em;line-height:1.6}
.subheader,.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{line-height:1.45;color:#7a2518;font-weight:400;margin-top:0;margin-bottom:.25em}
div,dl,dt,dd,ul,ol,li,h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6,pre,form,p,blockquote,th,td{margin:0;padding:0;direction:ltr}
a{color:#2156a5;text-decoration:underline;line-height:inherit}
a:hover,a:focus{color:#1d4b8f}
a img{border:none}
p{font-family:inherit;font-weight:400;font-size:1em;line-height:1.6;margin-bottom:1.25em;text-rendering:optimizeLegibility}
p aside{font-size:.875em;line-height:1.35;font-style:italic}
h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{font-family:"Open Sans","DejaVu Sans",sans-serif;font-weight:300;font-style:normal;color:#ba3925;text-rendering:optimizeLegibility;margin-top:1em;margin-bottom:.5em;line-height:1.0125em}
h1 small,h2 small,h3 small,#toctitle small,.sidebarblock>.content>.title small,h4 small,h5 small,h6 small{font-size:60%;color:#e99b8f;line-height:0}
h1{font-size:2.125em}
h2{font-size:1.6875em}
h3,#toctitle,.sidebarblock>.content>.title{font-size:1.375em}
h4,h5{font-size:1.125em}
h6{font-size:1em}
hr{border:solid #ddddd8;border-width:1px 0 0;clear:both;margin:1.25em 0 1.1875em;height:0}
em,i{font-style:italic;line-height:inherit}
strong,b{font-weight:bold;line-height:inherit}
small{font-size:60%;line-height:inherit}
code{font-family:"Droid Sans Mono","DejaVu Sans Mono",monospace;font-weight:400;color:rgba(0,0,0,.9)}
ul,ol,dl{font-size:1em;line-height:1.6;margin-bottom:1.25em;list-style-position:outside;font-family:inherit}
ul,ol,ul.no-bullet,ol.no-bullet{margin-left:1.5em}
ul li ul,ul li ol{margin-left:1.25em;margin-bottom:0;font-size:1em}
ul.square li ul,ul.circle li ul,ul.disc li ul{list-style:inherit}
ul.square{list-style-type:square}
ul.circle{list-style-type:circle}
ul.disc{list-style-type:disc}
ul.no-bullet{list-style:none}
ol li ul,ol li ol{margin-left:1.25em;margin-bottom:0}
dl dt{margin-bottom:.3125em;font-weight:bold}
dl dd{margin-bottom:1.25em}
abbr,acronym{text-transform:uppercase;font-size:90%;color:rgba(0,0,0,.8);border-bottom:1px dotted #ddd;cursor:help}
abbr{text-transform:none}
blockquote{margin:0 0 1.25em;padding:.5625em 1.25em 0 1.1875em;border-left:1px solid #ddd}
blockquote cite{display:block;font-size:.9375em;color:rgba(0,0,0,.6)}
blockquote cite:before{content:"\2014 \0020"}
blockquote cite a,blockquote cite a:visited{color:rgba(0,0,0,.6)}
blockquote,blockquote p{line-height:1.6;color:rgba(0,0,0,.85)}
@media only screen and (min-width:768px){h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{line-height:1.2}
h1{font-size:2.75em}
h2{font-size:2.3125em}
h3,#toctitle,.sidebarblock>.content>.title{font-size:1.6875em}
h4{font-size:1.4375em}}
table{background:#fff;margin-bottom:1.25em;border:solid 1px #dedede}
table thead,table tfoot{background:#f7f8f7;font-weight:bold}
table thead tr th,table thead tr td,table tfoot tr th,table tfoot tr td{padding:.5em .625em .625em;font-size:inherit;color:rgba(0,0,0,.8);text-align:left}
table tr th,table tr td{padding:.5625em .625em;font-size:inherit;color:rgba(0,0,0,.8)}
table tr.even,table tr.alt,table tr:nth-of-type(even){background:#f8f8f7}
table thead tr th,table tfoot tr th,table tbody tr td,table tr td,table tfoot tr td{display:table-cell;line-height:1.6}
body{tab-size:4}
h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{line-height:1.2;word-spacing:-.05em}
h1 strong,h2 strong,h3 strong,#toctitle strong,.sidebarblock>.content>.title strong,h4 strong,h5 strong,h6 strong{font-weight:400}
.clearfix:before,.clearfix:after,.float-group:before,.float-group:after{content:" ";display:table}
.clearfix:after,.float-group:after{clear:both}
*:not(pre)>code{font-size:.9375em;font-style:normal!important;letter-spacing:0;padding:.1em .5ex;word-spacing:-.15em;background-color:#f7f7f8;-webkit-border-radius:4px;border-radius:4px;line-height:1.45;text-rendering:optimizeSpeed}
pre,pre>code{line-height:1.45;color:rgba(0,0,0,.9);font-family:"Droid Sans Mono","DejaVu Sans Mono",monospace;font-weight:400;text-rendering:optimizeSpeed}
.keyseq{color:rgba(51,51,51,.8)}
kbd{font-family:"Droid Sans Mono","DejaVu Sans Mono",monospace;display:inline-block;color:rgba(0,0,0,.8);font-size:.65em;line-height:1.45;background-color:#f7f7f7;border:1px solid #ccc;-webkit-border-radius:3px;border-radius:3px;-webkit-box-shadow:0 1px 0 rgba(0,0,0,.2),0 0 0 .1em white inset;box-shadow:0 1px 0 rgba(0,0,0,.2),0 0 0 .1em #fff inset;margin:0 .15em;padding:.2em .5em;vertical-align:middle;position:relative;top:-.1em;white-space:nowrap}
.keyseq kbd:first-child{margin-left:0}
.keyseq kbd:last-child{margin-right:0}
.menuseq,.menu{color:rgba(0,0,0,.8)}
b.button:before,b.button:after{position:relative;top:-1px;font-weight:400}
b.button:before{content:"[";padding:0 3px 0 2px}
b.button:after{content:"]";padding:0 2px 0 3px}
p a>code:hover{color:rgba(0,0,0,.9)}
#header,#content,#footnotes,#footer{width:100%;margin-left:auto;margin-right:auto;margin-top:0;margin-bottom:0;max-width:62.5em;*zoom:1;position:relative;padding-left:.9375em;padding-right:.9375em}
#header:before,#header:after,#content:before,#content:after,#footnotes:before,#footnotes:after,#footer:before,#footer:after{content:" ";display:table}
#header:after,#content:after,#footnotes:after,#footer:after{clear:both}
#content{margin-top:1.25em}
#content:before{content:none}
#header>h1:first-child{color:rgba(0,0,0,.85);margin-top:2.25rem;margin-bottom:0}
#header>h1:first-child+#toc{margin-top:8px;border-top:1px solid #ddddd8}
#header>h1:only-child,body.toc2 #header>h1:nth-last-child(2){border-bottom:1px solid #ddddd8;padding-bottom:8px}
#header .details{border-bottom:1px solid #ddddd8;line-height:1.45;padding-top:.25em;padding-bottom:.25em;padding-left:.25em;color:rgba(0,0,0,.6);display:-ms-flexbox;display:-webkit-flex;display:flex;-ms-flex-flow:row wrap;-webkit-flex-flow:row wrap;flex-flow:row wrap}
#header .details span:first-child{margin-left:-.125em}
#header .details span.email a{color:rgba(0,0,0,.85)}
#header .details br{display:none}
#header .details br+span:before{content:"\00a0\2013\00a0"}
#header .details br+span.author:before{content:"\00a0\22c5\00a0";color:rgba(0,0,0,.85)}
#header .details br+span#revremark:before{content:"\00a0|\00a0"}
#header #revnumber{text-transform:capitalize}
#header #revnumber:after{content:"\00a0"}
#content>h1:first-child:not([class]){color:rgba(0,0,0,.85);border-bottom:1px solid #ddddd8;padding-bottom:8px;margin-top:0;padding-top:1rem;margin-bottom:1.25rem}
#toc{border-bottom:1px solid #efefed;padding-bottom:.5em}
#toc>ul{margin-left:.125em}
#toc ul.sectlevel0>li>a{font-style:italic}
#toc ul.sectlevel0 ul.sectlevel1{margin:.5em 0}
#toc ul{font-family:"Open Sans","DejaVu Sans",sans-serif;list-style-type:none}
#toc li{line-height:1.3334;margin-top:.3334em}
#toc a{text-decoration:none}
#toc a:active{text-decoration:underline}
#toctitle{color:#7a2518;font-size:1.2em}
@media only screen and (min-width:768px){#toctitle{font-size:1.375em}
body.toc2{padding-left:15em;padding-right:0}
#toc.toc2{margin-top:0!important;background-color:#f8f8f7;position:fixed;width:15em;left:0;top:0;border-right:1px solid #efefed;border-top-width:0!important;border-bottom-width:0!important;z-index:1000;padding:1.25em 1em;height:100%;overflow:auto}
#toc.toc2 #toctitle{margin-top:0;margin-bottom:.8rem;font-size:1.2em}
#toc.toc2>ul{font-size:.9em;margin-bottom:0}
#toc.toc2 ul ul{margin-left:0;padding-left:1em}
#toc.toc2 ul.sectlevel0 ul.sectlevel1{padding-left:0;margin-top:.5em;margin-bottom:.5em}
body.toc2.toc-right{padding-left:0;padding-right:15em}
body.toc2.toc-right #toc.toc2{border-right-width:0;border-left:1px solid #efefed;left:auto;right:0}}
@media only screen and (min-width:1280px){body.toc2{padding-left:20em;padding-right:0}
#toc.toc2{width:20em}
#toc.toc2 #toctitle{font-size:1.375em}
#toc.toc2>ul{font-size:.95em}
#toc.toc2 ul ul{padding-left:1.25em}
body.toc2.toc-right{padding-left:0;padding-right:20em}}
#content #toc{border-style:solid;border-width:1px;border-color:#e0e0dc;margin-bottom:1.25em;padding:1.25em;background:#f8f8f7;-webkit-border-radius:4px;border-radius:4px}
#content #toc>:first-child{margin-top:0}
#content #toc>:last-child{margin-bottom:0}
#footer{max-width:100%;background-color:rgba(0,0,0,.8);padding:1.25em}
#footer-text{color:rgba(255,255,255,.8);line-height:1.44}
.sect1{padding-bottom:.625em}
@media only screen and (min-width:768px){.sect1{padding-bottom:1.25em}}
.sect1+.sect1{border-top:1px solid #efefed}
#content h1>a.anchor,h2>a.anchor,h3>a.anchor,#toctitle>a.anchor,.sidebarblock>.content>.title>a.anchor,h4>a.anchor,h5>a.anchor,h6>a.anchor{position:absolute;z-index:1001;width:1.5ex;margin-left:-1.5ex;display:block;text-decoration:none!important;visibility:hidden;text-align:center;font-weight:400}
#content h1>a.anchor:before,h2>a.anchor:before,h3>a.anchor:before,#toctitle>a.anchor:before,.sidebarblock>.content>.title>a.anchor:before,h4>a.anchor:before,h5>a.anchor:before,h6>a.anchor:before{content:"\00A7";font-size:.85em;display:block;padding-top:.1em}
#content h1:hover>a.anchor,#content h1>a.anchor:hover,h2:hover>a.anchor,h2>a.anchor:hover,h3:hover>a.anchor,#toctitle:hover>a.anchor,.sidebarblock>.content>.title:hover>a.anchor,h3>a.anchor:hover,#toctitle>a.anchor:hover,.sidebarblock>.content>.title>a.anchor:hover,h4:hover>a.anchor,h4>a.anchor:hover,h5:hover>a.anchor,h5>a.anchor:hover,h6:hover>a.anchor,h6>a.anchor:hover{visibility:visible}
#content h1>a.link,h2>a.link,h3>a.link,#toctitle>a.link,.sidebarblock>.content>.title>a.link,h4>a.link,h5>a.link,h6>a.link{color:#ba3925;text-decoration:none}
#content h1>a.link:hover,h2>a.link:hover,h3>a.link:hover,#toctitle>a.link:hover,.sidebarblock>.content>.title>a.link:hover,h4>a.link:hover,h5>a.link:hover,h6>a.link:hover{color:#a53221}
.audioblock,.imageblock,.literalblock,.listingblock,.stemblock,.videoblock{margin-bottom:1.25em}
.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{text-rendering:optimizeLegibility;text-align:left;font-family:"Noto Serif","DejaVu Serif",serif;font-size:1rem;font-style:italic}
table.tableblock>caption.title{white-space:nowrap;overflow:visible;max-width:0}
.paragraph.lead>p,#preamble>.sectionbody>.paragraph:first-of-type p{color:rgba(0,0,0,.85)}
table.tableblock #preamble>.sectionbody>.paragraph:first-of-type p{font-size:inherit}
.admonitionblock>table{border-collapse:separate;border:0;background:none;width:100%}
.admonitionblock>table td.icon{text-align:center;width:80px}
.admonitionblock>table td.icon img{max-width:none}
.admonitionblock>table td.icon .title{font-weight:bold;font-family:"Open Sans","DejaVu Sans",sans-serif;text-transform:uppercase}
.admonitionblock>table td.content{padding-left:1.125em;padding-right:1.25em;border-left:1px solid #ddddd8;color:rgba(0,0,0,.6)}
.admonitionblock>table td.content>:last-child>:last-child{margin-bottom:0}
.exampleblock>.content{border-style:solid;border-width:1px;border-color:#e6e6e6;margin-bottom:1.25em;padding:1.25em;background:#fff;-webkit-border-radius:4px;border-radius:4px}
.exampleblock>.content>:first-child{margin-top:0}
.exampleblock>.content>:last-child{margin-bottom:0}
.sidebarblock{border-style:solid;border-width:1px;border-color:#e0e0dc;margin-bottom:1.25em;padding:1.25em;background:#f8f8f7;-webkit-border-radius:4px;border-radius:4px}
.sidebarblock>:first-child{margin-top:0}
.sidebarblock>:last-child{margin-bottom:0}
.sidebarblock>.content>.title{color:#7a2518;margin-top:0;text-align:center}
.exampleblock>.content>:last-child>:last-child,.exampleblock>.content .olist>ol>li:last-child>:last-child,.exampleblock>.content .ulist>ul>li:last-child>:last-child,.exampleblock>.content .qlist>ol>li:last-child>:last-child,.sidebarblock>.content>:last-child>:last-child,.sidebarblock>.content .olist>ol>li:last-child>:last-child,.sidebarblock>.content .ulist>ul>li:last-child>:last-child,.sidebarblock>.content .qlist>ol>li:last-child>:last-child{margin-bottom:0}
.literalblock pre,.listingblock pre:not(.highlight),.listingblock pre[class="highlight"],.listingblock pre[class^="highlight "],.listingblock pre.CodeRay,.listingblock pre.prettyprint{background:#f7f7f8}
.sidebarblock .literalblock pre,.sidebarblock .listingblock pre:not(.highlight),.sidebarblock .listingblock pre[class="highlight"],.sidebarblock .listingblock pre[class^="highlight "],.sidebarblock .listingblock pre.CodeRay,.sidebarblock .listingblock pre.prettyprint{background:#f2f1f1}
.literalblock pre,.literalblock pre[class],.listingblock pre,.listingblock pre[class]{-webkit-border-radius:4px;border-radius:4px;word-wrap:break-word;padding:1em;font-size:.8125em}
.literalblock pre.nowrap,.literalblock pre[class].nowrap,.listingblock pre.nowrap,.listingblock pre[class].nowrap{overflow-x:auto;white-space:pre;word-wrap:normal}
@media only screen and (min-width:768px){.literalblock pre,.literalblock pre[class],.listingblock pre,.listingblock pre[class]{font-size:.90625em}}
@media only screen and (min-width:1280px){.literalblock pre,.literalblock pre[class],.listingblock pre,.listingblock pre[class]{font-size:1em}}
.literalblock.output pre{color:#f7f7f8;background-color:rgba(0,0,0,.9)}
.listingblock pre.highlightjs{padding:0}
.listingblock pre.highlightjs>code{padding:1em;-webkit-border-radius:4px;border-radius:4px}
.listingblock pre.prettyprint{border-width:0}
.listingblock>.content{position:relative}
.listingblock code[data-lang]:before{display:none;content:attr(data-lang);position:absolute;font-size:.75em;top:.425rem;right:.5rem;line-height:1;text-transform:uppercase;color:#999}
.listingblock:hover code[data-lang]:before{display:block}
.listingblock.terminal pre .command:before{content:attr(data-prompt);padding-right:.5em;color:#999}
.listingblock.terminal pre .command:not([data-prompt]):before{content:"$"}
table.pyhltable{border-collapse:separate;border:0;margin-bottom:0;background:none}
table.pyhltable td{vertical-align:top;padding-top:0;padding-bottom:0;line-height:1.45}
table.pyhltable td.code{padding-left:.75em;padding-right:0}
pre.pygments .lineno,table.pyhltable td:not(.code){color:#999;padding-left:0;padding-right:.5em;border-right:1px solid #ddddd8}
pre.pygments .lineno{display:inline-block;margin-right:.25em}
table.pyhltable .linenodiv{background:none!important;padding-right:0!important}
.quoteblock{margin:0 1em 1.25em 1.5em;display:table}
.quoteblock>.title{margin-left:-1.5em;margin-bottom:.75em}
.quoteblock blockquote,.quoteblock blockquote p{color:rgba(0,0,0,.85);font-size:1.15rem;line-height:1.75;word-spacing:.1em;letter-spacing:0;font-style:italic;text-align:justify}
.quoteblock blockquote{margin:0;padding:0;border:0}
.quoteblock blockquote:before{content:"\201c";float:left;font-size:2.75em;font-weight:bold;line-height:.6em;margin-left:-.6em;color:#7a2518;text-shadow:0 1px 2px rgba(0,0,0,.1)}
.quoteblock blockquote>.paragraph:last-child p{margin-bottom:0}
.quoteblock .attribution{margin-top:.5em;margin-right:.5ex;text-align:right}
.quoteblock .quoteblock{margin-left:0;margin-right:0;padding:.5em 0;border-left:3px solid rgba(0,0,0,.6)}
.quoteblock .quoteblock blockquote{padding:0 0 0 .75em}
.quoteblock .quoteblock blockquote:before{display:none}
.verseblock{margin:0 1em 1.25em 1em}
.verseblock pre{font-family:"Open Sans","DejaVu Sans",sans;font-size:1.15rem;color:rgba(0,0,0,.85);font-weight:300;text-rendering:optimizeLegibility}
.verseblock pre strong{font-weight:400}
.verseblock .attribution{margin-top:1.25rem;margin-left:.5ex}
.quoteblock .attribution,.verseblock .attribution{font-size:.9375em;line-height:1.45;font-style:italic}
.quoteblock .attribution br,.verseblock .attribution br{display:none}
.quoteblock .attribution cite,.verseblock .attribution cite{display:block;letter-spacing:-.025em;color:rgba(0,0,0,.6)}
.quoteblock.abstract{margin:0 0 1.25em 0;display:block}
.quoteblock.abstract blockquote,.quoteblock.abstract blockquote p{text-align:left;word-spacing:0}
.quoteblock.abstract blockquote:before,.quoteblock.abstract blockquote p:first-of-type:before{display:none}
table.tableblock{max-width:100%;border-collapse:separate}
table.tableblock td>.paragraph:last-child p>p:last-child,table.tableblock th>p:last-child,table.tableblock td>p:last-child{margin-bottom:0}
table.tableblock,th.tableblock,td.tableblock{border:0 solid #dedede}
table.grid-all th.tableblock,table.grid-all td.tableblock{border-width:0 1px 1px 0}
table.grid-all tfoot>tr>th.tableblock,table.grid-all tfoot>tr>td.tableblock{border-width:1px 1px 0 0}
table.grid-cols th.tableblock,table.grid-cols td.tableblock{border-width:0 1px 0 0}
table.grid-all *>tr>.tableblock:last-child,table.grid-cols *>tr>.tableblock:last-child{border-right-width:0}
table.grid-rows th.tableblock,table.grid-rows td.tableblock{border-width:0 0 1px 0}
table.grid-all tbody>tr:last-child>th.tableblock,table.grid-all tbody>tr:last-child>td.tableblock,table.grid-all thead:last-child>tr>th.tableblock,table.grid-rows tbody>tr:last-child>th.tableblock,table.grid-rows tbody>tr:last-child>td.tableblock,table.grid-rows thead:last-child>tr>th.tableblock{border-bottom-width:0}
table.grid-rows tfoot>tr>th.tableblock,table.grid-rows tfoot>tr>td.tableblock{border-width:1px 0 0 0}
table.frame-all{border-width:1px}
table.frame-sides{border-width:0 1px}
table.frame-topbot{border-width:1px 0}
th.halign-left,td.halign-left{text-align:left}
th.halign-right,td.halign-right{text-align:right}
th.halign-center,td.halign-center{text-align:center}
th.valign-top,td.valign-top{vertical-align:top}
th.valign-bottom,td.valign-bottom{vertical-align:bottom}
th.valign-middle,td.valign-middle{vertical-align:middle}
table thead th,table tfoot th{font-weight:bold}
tbody tr th{display:table-cell;line-height:1.6;background:#f7f8f7}
tbody tr th,tbody tr th p,tfoot tr th,tfoot tr th p{color:rgba(0,0,0,.8);font-weight:bold}
p.tableblock>code:only-child{background:none;padding:0}
p.tableblock{font-size:1em}
td>div.verse{white-space:pre}
ol{margin-left:1.75em}
ul li ol{margin-left:1.5em}
dl dd{margin-left:1.125em}
dl dd:last-child,dl dd:last-child>:last-child{margin-bottom:0}
ol>li p,ul>li p,ul dd,ol dd,.olist .olist,.ulist .ulist,.ulist .olist,.olist .ulist{margin-bottom:.625em}
ul.unstyled,ol.unnumbered,ul.checklist,ul.none{list-style-type:none}
ul.unstyled,ol.unnumbered,ul.checklist{margin-left:.625em}
ul.checklist li>p:first-child>.fa-square-o:first-child,ul.checklist li>p:first-child>.fa-check-square-o:first-child{width:1em;font-size:.85em}
ul.checklist li>p:first-child>input[type="checkbox"]:first-child{width:1em;position:relative;top:1px}
ul.inline{margin:0 auto .625em auto;margin-left:-1.375em;margin-right:0;padding:0;list-style:none;overflow:hidden}
ul.inline>li{list-style:none;float:left;margin-left:1.375em;display:block}
ul.inline>li>*{display:block}
.unstyled dl dt{font-weight:400;font-style:normal}
ol.arabic{list-style-type:decimal}
ol.decimal{list-style-type:decimal-leading-zero}
ol.loweralpha{list-style-type:lower-alpha}
ol.upperalpha{list-style-type:upper-alpha}
ol.lowerroman{list-style-type:lower-roman}
ol.upperroman{list-style-type:upper-roman}
ol.lowergreek{list-style-type:lower-greek}
.hdlist>table,.colist>table{border:0;background:none}
.hdlist>table>tbody>tr,.colist>table>tbody>tr{background:none}
td.hdlist1,td.hdlist2{vertical-align:top;padding:0 .625em}
td.hdlist1{font-weight:bold;padding-bottom:1.25em}
.literalblock+.colist,.listingblock+.colist{margin-top:-.5em}
.colist>table tr>td:first-of-type{padding:0 .75em;line-height:1}
.colist>table tr>td:last-of-type{padding:.25em 0}
.thumb,.th{line-height:0;display:inline-block;border:solid 4px #fff;-webkit-box-shadow:0 0 0 1px #ddd;box-shadow:0 0 0 1px #ddd}
.imageblock.left,.imageblock[style*="float: left"]{margin:.25em .625em 1.25em 0}
.imageblock.right,.imageblock[style*="float: right"]{margin:.25em 0 1.25em .625em}
.imageblock>.title{margin-bottom:0}
.imageblock.thumb,.imageblock.th{border-width:6px}
.imageblock.thumb>.title,.imageblock.th>.title{padding:0 .125em}
.image.left,.image.right{margin-top:.25em;margin-bottom:.25em;display:inline-block;line-height:0}
.image.left{margin-right:.625em}
.image.right{margin-left:.625em}
a.image{text-decoration:none;display:inline-block}
a.image object{pointer-events:none}
sup.footnote,sup.footnoteref{font-size:.875em;position:static;vertical-align:super}
sup.footnote a,sup.footnoteref a{text-decoration:none}
sup.footnote a:active,sup.footnoteref a:active{text-decoration:underline}
#footnotes{padding-top:.75em;padding-bottom:.75em;margin-bottom:.625em}
#footnotes hr{width:20%;min-width:6.25em;margin:-.25em 0 .75em 0;border-width:1px 0 0 0}
#footnotes .footnote{padding:0 .375em 0 .225em;line-height:1.3334;font-size:.875em;margin-left:1.2em;text-indent:-1.05em;margin-bottom:.2em}
#footnotes .footnote a:first-of-type{font-weight:bold;text-decoration:none}
#footnotes .footnote:last-of-type{margin-bottom:0}
#content #footnotes{margin-top:-.625em;margin-bottom:0;padding:.75em 0}
.gist .file-data>table{border:0;background:#fff;width:100%;margin-bottom:0}
.gist .file-data>table td.line-data{width:99%}
div.unbreakable{page-break-inside:avoid}
.big{font-size:larger}
.small{font-size:smaller}
.underline{text-decoration:underline}
.overline{text-decoration:overline}
.line-through{text-decoration:line-through}
.aqua{color:#00bfbf}
.aqua-background{background-color:#00fafa}
.black{color:#000}
.black-background{background-color:#000}
.blue{color:#0000bf}
.blue-background{background-color:#0000fa}
.fuchsia{color:#bf00bf}
.fuchsia-background{background-color:#fa00fa}
.gray{color:#606060}
.gray-background{background-color:#7d7d7d}
.green{color:#006000}
.green-background{background-color:#007d00}
.lime{color:#00bf00}
.lime-background{background-color:#00fa00}
.maroon{color:#600000}
.maroon-background{background-color:#7d0000}
.navy{color:#000060}
.navy-background{background-color:#00007d}
.olive{color:#606000}
.olive-background{background-color:#7d7d00}
.purple{color:#600060}
.purple-background{background-color:#7d007d}
.red{color:#bf0000}
.red-background{background-color:#fa0000}
.silver{color:#909090}
.silver-background{background-color:#bcbcbc}
.teal{color:#006060}
.teal-background{background-color:#007d7d}
.white{color:#bfbfbf}
.white-background{background-color:#fafafa}
.yellow{color:#bfbf00}
.yellow-background{background-color:#fafa00}
span.icon>.fa{cursor:default}
.admonitionblock td.icon [class^="fa icon-"]{font-size:2.5em;text-shadow:1px 1px 2px rgba(0,0,0,.5);cursor:default}
.admonitionblock td.icon .icon-note:before{content:"\f05a";color:#19407c}
.admonitionblock td.icon .icon-tip:before{content:"\f0eb";text-shadow:1px 1px 2px rgba(155,155,0,.8);color:#111}
.admonitionblock td.icon .icon-warning:before{content:"\f071";color:#bf6900}
.admonitionblock td.icon .icon-caution:before{content:"\f06d";color:#bf3400}
.admonitionblock td.icon .icon-important:before{content:"\f06a";color:#bf0000}
.conum[data-value]{display:inline-block;color:#fff!important;background-color:rgba(0,0,0,.8);-webkit-border-radius:100px;border-radius:100px;text-align:center;font-size:.75em;width:1.67em;height:1.67em;line-height:1.67em;font-family:"Open Sans","DejaVu Sans",sans-serif;font-style:normal;font-weight:bold}
.conum[data-value] *{color:#fff!important}
.conum[data-value]+b{display:none}
.conum[data-value]:after{content:attr(data-value)}
pre .conum[data-value]{position:relative;top:-.125em}
b.conum *{color:inherit!important}
.conum:not([data-value]):empty{display:none}
dt,th.tableblock,td.content,div.footnote{text-rendering:optimizeLegibility}
h1,h2,p,td.content,span.alt{letter-spacing:-.01em}
p strong,td.content strong,div.footnote strong{letter-spacing:-.005em}
p,blockquote,dt,td.content,span.alt{font-size:1.0625rem}
p{margin-bottom:1.25rem}
.sidebarblock p,.sidebarblock dt,.sidebarblock td.content,p.tableblock{font-size:1em}
.exampleblock>.content{background-color:#fffef7;border-color:#e0e0dc;-webkit-box-shadow:0 1px 4px #e0e0dc;box-shadow:0 1px 4px #e0e0dc}
.print-only{display:none!important}
@media print{@page{margin:1.25cm .75cm}
*{-webkit-box-shadow:none!important;box-shadow:none!important;text-shadow:none!important}
a{color:inherit!important;text-decoration:underline!important}
a.bare,a[href^="#"],a[href^="mailto:"]{text-decoration:none!important}
a[href^="http:"]:not(.bare):after,a[href^="https:"]:not(.bare):after{content:"(" attr(href) ")";display:inline-block;font-size:.875em;padding-left:.25em}
abbr[title]:after{content:" (" attr(title) ")"}
pre,blockquote,tr,img,object,svg{page-break-inside:avoid}
thead{display:table-header-group}
svg{max-width:100%}
p,blockquote,dt,td.content{font-size:1em;orphans:3;widows:3}
h2,h3,#toctitle,.sidebarblock>.content>.title{page-break-after:avoid}
#toc,.sidebarblock,.exampleblock>.content{background:none!important}
#toc{border-bottom:1px solid #ddddd8!important;padding-bottom:0!important}
.sect1{padding-bottom:0!important}
.sect1+.sect1{border:0!important}
#header>h1:first-child{margin-top:1.25rem}
body.book #header{text-align:center}
body.book #header>h1:first-child{border:0!important;margin:2.5em 0 1em 0}
body.book #header .details{border:0!important;display:block;padding:0!important}
body.book #header .details span:first-child{margin-left:0!important}
body.book #header .details br{display:block}
body.book #header .details br+span:before{content:none!important}
body.book #toc{border:0!important;text-align:left!important;padding:0!important;margin:0!important}
body.book #toc,body.book #preamble,body.book h1.sect0,body.book .sect1>h2{page-break-before:always}
.listingblock code[data-lang]:before{display:block}
#footer{background:none!important;padding:0 .9375em}
#footer-text{color:rgba(0,0,0,.6)!important;font-size:.9em}
.hide-on-print{display:none!important}
.print-only{display:block!important}
.hide-for-print{display:none!important}
.show-for-print{display:inherit!important}}
</style>
</head>
<body class="book toc2 toc-left">
<div id="header">
<h1>WbXbc Manual</h1>
<div class="details">
<span id="author" class="author">Dirk Heisswolf</span><br>
<br><span id="revremark">Initial version</span>
</div>
<div id="toc" class="toc2">
<div id="toctitle">Table of Contents</div>
<ul class="sectlevel1">
<li><a href="#_overview">Overview</a></li>
<li><a href="#parameters">Integration Parameters</a></li>
<li><a href="#signals">Interface Signals</a>
<ul class="sectlevel2">
<li><a href="#_general_signals_syscon">General Signals (SYSCON)</a></li>
<li><a href="#_initiator_bus_signals">Initiator Bus Signals</a></li>
<li><a href="#_target_bus_signals">Target Bus Signals</a></li>
</ul>
</li>
<li><a href="#_crossbar_switch_components">Crossbar Switch components</a>
<ul class="sectlevel2">
<li><a href="#_wbxbc_address_decoder">WbXbc Address Decoder</a></li>
<li><a href="#_wbxbc_error_generator">WbXbc Error Generator</a></li>
<li><a href="#_wbxbc_splitter">WbXbc Splitter</a></li>
<li><a href="#_wbxbc_arbiter">WbXbc Arbiter</a></li>
<li><a href="#_wbxbc_expander">WbXbc Expander</a></li>
<li><a href="#_wbxbc_reducer">WbXbc Reducer</a></li>
<li><a href="#_wbxbc_accelerator">WbXbc Accelerator</a></li>
<li><a href="#_wbxbc_decelerator">WbXbc Decelerator</a></li>
<li><a href="#_wbxbc_pipeliner">WbXbc Pipeliner</a></li>
<li><a href="#_wbxbc_standardizer">WbXbc Standardizer</a></li>
<li><a href="#_wbxbc_distributor">WbXbc Distributor</a></li>
<li><a href="#_wbxbc_xbar">WbXbc Xbar</a></li>
</ul>
</li>
<li><a href="#_my_interpretation_of_the_pipelined_wishbone_protocol_spec">My Interpretation of the Pipelined Wishbone Protocol Spec</a>
<ul class="sectlevel2">
<li><a href="#_protocol_signals_driven_by_the_initiator">Protocol Signals Driven by the Initiator</a></li>
<li><a href="#_protocol_signals_driven_by_the_target">Protocol Signals Driven by the Target</a></li>
</ul>
</li>
<li><a href="#_bibliography">Bibliography</a></li>
</ul>
</div>
</div>
<div id="content">
<div class="sect1">
<h2 id="_overview">Overview</h2>
<div class="sectionbody">
<div class="paragraph">
<p>TBD</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="parameters">Integration Parameters</h2>
<div class="sectionbody">
<div class="paragraph">
<p>This section specifies the integration parameters to configure the WbXbc components.
Each WbXbc component supports a subset of the parameters listed below.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">ITR_CNT</dt>
<dd>
<p>The number of initiator bus interfaces to be offered by the WbXbc component</p>
</dd>
<dt class="hdlist1">TGT_CNT</dt>
<dd>
<p>The number of target bus interfaces to be offered by the WbXbc component</p>
</dd>
<dt class="hdlist1">ADDR_WIDTH</dt>
<dd>
<p>Width of all address busses (ADR_I and ADR_0)</p>
</dd>
<dt class="hdlist1">ITR_ADDR_WIDTH</dt>
<dd>
<p>Width of the initiator address bus(ses) (ADR_I), in case it differs
from the target address bus(es) (ADR_O)</p>
</dd>
<dt class="hdlist1">SEL_WIDTH</dt>
<dd>
<p>Number data select lines of all initiator and target busses
(SEL_I and SEL_O)</p>
</dd>
<dt class="hdlist1">ITR_SEL_WIDTH</dt>
<dd>
<p>Number of data select lines of the initiator bus (SEL_I), in case it
from the target bus (SEL_O)</p>
</dd>
<dt class="hdlist1">DATA_WIDTH</dt>
<dd>
<p>Width of all data busses (initiator and target, read and write direction)</p>
</dd>
<dt class="hdlist1">ITR_DATA_WIDTH</dt>
<dd>
<p>Width of the initiator&#8217;s data busses (read and write direction</p>
</dd>
<dt class="hdlist1">TGA_WIDTH</dt>
<dd>
<p>Number of tags associated with the address busses of the initiator and
the target (TGA_I and TGA_O)</p>
</dd>
<dt class="hdlist1">TGC_WIDTH</dt>
<dd>
<p>Number of tags associated with the cycle indicators (CYC_I and CYC_O) of
thw initiator and the target (TGC_I and TGC_O)</p>
</dd>
<dt class="hdlist1">TGRD_WIDTH</dt>
<dd>
<p>Number of tags assoociated with the read data busses of the initiator and
the target (TGD_O and TGD_I)</p>
</dd>
<dt class="hdlist1">TGWD_WIDTH</dt>
<dd>
<p>Number of tags associated with the write data busses of the initiator and
the target (TGD_I and TGD_O)</p>
</dd>
<dt class="hdlist1">BIG_ENDIAN</dt>
<dd>
<p>Selects the endianess of the design (1=big endian, 0=little endian)</p>
</dd>
</dl>
</div>
</div>
</div>
<div class="sect1">
<h2 id="signals">Interface Signals</h2>
<div class="sectionbody">
<div class="paragraph">
<p>All WbXbc components share common interface signals, which are described in this
chapter. Most of these signals refer directly to the Wishbone specification [<a href="#Wishbone">1</a>].</p>
</div>
<div class="sect2">
<h3 id="_general_signals_syscon">General Signals (SYSCON)</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">clk_i</dt>
<dd>
<p>Common clock input for all Wishbone interfaces</p>
</dd>
<dt class="hdlist1">itr_clk_i</dt>
<dd>
<p>clock input for all initiator busses. Target busses must be clocked by
synchronous and subdivided clock.</p>
</dd>
<dt class="hdlist1">tgt_clk_i</dt>
<dd>
<p>clock input for all target busses. Initiator busses must be clocked by
synchronous and subdivided clock.</p>
</dd>
<dt class="hdlist1">itr2tgt_sync_i</dt>
<dd>
<p>This signal indicates a common positive clock edge of the initiator
clock and the synchronous and subdivided target clock.</p>
</dd>
<dt class="hdlist1">tgt2itr_sync_i</dt>
<dd>
<p>This signal indicates a common positive clock edge of the targert
clock and the synchronous and subdivided initiator clock.</p>
</dd>
<dt class="hdlist1">async_rst_i</dt>
<dd>
<p>An optional asynchronous reset signal for all sequential logic. This
reset signal may assert asynchronously, but must deassert synchronously. If no
asynchrounous reset is implemented, this input must be tied to zero.</p>
</dd>
<dt class="hdlist1">sync_rst_i</dt>
<dd>
<p>A synchronous reset signal as required by the Wishbone specification (RST_I). For WbXBC components, this synchronous reset is not required, if an asynchronous reset is provided. If no synchrounous reset is implemented, this input must be tied to zero.</p>
</dd>
</dl>
</div>
</div>
<div class="sect2">
<h3 id="_initiator_bus_signals">Initiator Bus Signals</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">itr_cyc_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_stb_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_we_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_lock_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_sel_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_adr_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_dat_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_tga_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_tgc_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_tgd_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_ack_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_err_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_rty_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_stall_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_dat_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">itr_tgd_o</dt>
<dd>
<p>TBD</p>
</dd>
</dl>
</div>
</div>
<div class="sect2">
<h3 id="_target_bus_signals">Target Bus Signals</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">tgt_cyc_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_stb_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_we_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_lock_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_sel_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_adr_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_dat_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_tga_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_tgc_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_tgd_o</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_ack_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_err_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_rty_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_stall_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_dat_i</dt>
<dd>
<p>TBD</p>
</dd>
<dt class="hdlist1">tgt_tgd_i</dt>
<dd>
<p>TBD</p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_crossbar_switch_components">Crossbar Switch components</h2>
<div class="sectionbody">
<div class="paragraph">
<p>TBD</p>
</div>
<div class="sect2">
<h3 id="_wbxbc_address_decoder">WbXbc Address Decoder</h3>
<div class="imageblock">
<div class="content">
<img src="../img/WbXbc_address_decoder.svg" alt="WbXbc address decoder" width="520" height="182">
</div>
</div>
<div class="paragraph">
<p>This module implements an address decoder for the Wishbone protocol. It
propagates accesses from the initiator bus to the target bus and adds a
set of address tags which selecting the target block.</p>
</div>
<div class="sect3">
<h4 id="_integration_parameters">Integration Parameters</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 30%;">
<col style="width: 20%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Parameter</th>
<th class="tableblock halign-left valign-top">Default Value</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGT_CNT</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of target addresses to decode</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ADDR_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of the address bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">DATA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of each data bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">SEL_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of data select lines</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of address tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGC_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of cycle tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGRD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of read data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGWD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data tags</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#parameters">Integration Parameters</a> gives a detailed description of each parameter listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_interface_signals">Interface Signals</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 20%;">
<col style="width: 35%;">
<col style="width: 15%;">
<col style="width: 30%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Signal</th>
<th class="tableblock halign-left valign-top">Range</th>
<th class="tableblock halign-left valign-top">Direction</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Address Regions</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">region_addr</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*ADDR_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">target address</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">region_mask</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*ADDR_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">selects relevant address bits
(1: relevant, 0: ignored)</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Initiator Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_cyc_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stb_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_we_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_lock_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_sel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_adr_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_ack_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_err_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_rty_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stall_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_cyc_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stb_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_we_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_lock_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_sel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_adr_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tga_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_tgtsel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">target select tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_ack_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_err_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_rty_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stall_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#signals">Interface Signals</a> gives a detailed description of each slignal listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_verification_status">Verification Status</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 16%;">
<col style="width: 4%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Configuration</th>
<th class="tableblock halign-left valign-top">Linting</th>
<th class="tableblock halign-left valign-top">Simulation</th>
<th class="tableblock halign-left valign-top">Formal</th>
<th class="tableblock halign-left valign-top">FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="6"><p class="tableblock">Default Configuration</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGT_CNT</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse">iVerilog,
Yosys</div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">ADDR_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">DATA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">SEL_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGC_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGRD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGWD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All lint checks have been done with the Icarus Verilog simulator [<a href="#IVerilog">2</a>]
and the Yosys synthesis tool [<a href="#Yosys">3</a>].</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_wbxbc_error_generator">WbXbc Error Generator</h3>
<div class="imageblock">
<div class="content">
<img src="../img/WbXbc_error_generator.svg" alt="WbXbc error generator" width="500" height="182">
</div>
</div>
<div class="paragraph">
<p>This module implements an error generator or dummy target for the
pipelined Wishbone protocol. It propagates accesses from the initiator
to the target bus, but intercepts accesses without a target, signaling
an error condition to the initiator. The target association is
determined by a set of address tags, generated by the address decoder.</p>
</div>
<div class="sect3">
<h4 id="_integration_parameters_2">Integration Parameters</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 30%;">
<col style="width: 20%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Parameter</th>
<th class="tableblock halign-left valign-top">Default Value</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGT_CNT</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of target busses</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ADDR_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of the address bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">DATA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of each data bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">SEL_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of data select lines</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of address tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGC_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of cycle tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGRD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of read data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGWD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data tags</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#parameters">Integration Parameters</a> gives a detailed description of each parameter listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_interface_signals_2">Interface Signals</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 20%;">
<col style="width: 35%;">
<col style="width: 15%;">
<col style="width: 30%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Signal</th>
<th class="tableblock halign-left valign-top">Range</th>
<th class="tableblock halign-left valign-top">Direction</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Clock and Reset</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">clk_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">module clock</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">async_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">asynchronous reset</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">sync_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">synchronous reset</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Initiator Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_cyc_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stb_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_we_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_lock_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_sel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_adr_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_tgtsel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">target select tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_ack_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_err_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_rty_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stall_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_cyc_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stb_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_we_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_lock_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_sel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_adr_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tga_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_tgtsel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">target select tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_ack_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_err_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_rty_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stall_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#signals">Interface Signals</a> gives a detailed description of each slignal listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_verification_status_2">Verification Status</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 16%;">
<col style="width: 4%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Configuration</th>
<th class="tableblock halign-left valign-top">Linting</th>
<th class="tableblock halign-left valign-top">Simulation</th>
<th class="tableblock halign-left valign-top">Formal</th>
<th class="tableblock halign-left valign-top">FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="6"><p class="tableblock">Default Configuration</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGT_CNT</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse">iVerilog,
Yosys</div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">ADDR_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">DATA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">SEL_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGC_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGRD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGWD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All lint checks have been done with the Icarus Verilog simulator [<a href="#IVerilog">2</a>]
and the Yosys synthesis tool [<a href="#Yosys">3</a>].</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_wbxbc_splitter">WbXbc Splitter</h3>
<div class="imageblock">
<div class="content">
<img src="../img/WbXbc_splitter.svg" alt="WbXbc splitter" width="510" height="182">
</div>
</div>
<div class="paragraph">
<p>This module implements a bus splitter for the pipelined Wishbone
protocol. Accesses from the initiator bus are propagated to one of the
target busses. The target busses are selected by a set of address tags,
generated by the address decoder.</p>
</div>
<div class="sect3">
<h4 id="_integration_parameters_3">Integration Parameters</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 30%;">
<col style="width: 20%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Parameter</th>
<th class="tableblock halign-left valign-top">Default Value</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGT_CNT</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of target busses</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ADDR_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of the address bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">DATA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of each data bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">SEL_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of data select lines</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of address tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGC_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of cycle tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGRD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of read data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGWD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data tags</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#parameters">Integration Parameters</a> gives a detailed description of each parameter listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_interface_signals_3">Interface Signals</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 20%;">
<col style="width: 35%;">
<col style="width: 15%;">
<col style="width: 30%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Signal</th>
<th class="tableblock halign-left valign-top">Range</th>
<th class="tableblock halign-left valign-top">Direction</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Clock and Reset</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">clk_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">module clock</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">async_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">asynchronous reset</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">sync_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">synchronous reset</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Initiator Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_cyc_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stb_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_we_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_lock_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_sel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_adr_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_tgtsel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">target select tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_ack_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_err_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_rty_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stall_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Interfaces</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_cyc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle indicators</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stb_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated access requests</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_we_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write enables</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_lock_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle locks</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_sel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*SEL_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_adr_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*ADDR_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*DATA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data busses</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tga_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*TGA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*TGC_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*TGWD_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_ack_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle acknowledges</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_err_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated error indicators</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_rty_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated retry requests</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stall_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated access delays</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*DATA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated read data busses</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*TGRD_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated read data tags</div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#signals">Interface Signals</a> gives a detailed description of each slignal listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_verification_status_3">Verification Status</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 16%;">
<col style="width: 4%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Configuration</th>
<th class="tableblock halign-left valign-top">Linting</th>
<th class="tableblock halign-left valign-top">Simulation</th>
<th class="tableblock halign-left valign-top">Formal</th>
<th class="tableblock halign-left valign-top">FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="6"><p class="tableblock">Default Configuration</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGT_CNT</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse">iVerilog,
Yosys</div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">ADDR_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">DATA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">SEL_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGC_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGRD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGWD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All lint checks have been done with the Icarus Verilog simulator [<a href="#IVerilog">2</a>]
and the Yosys synthesis tool [<a href="#Yosys">3</a>].</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_wbxbc_arbiter">WbXbc Arbiter</h3>
<div class="imageblock">
<div class="content">
<img src="../img/WbXbc_arbiter.svg" alt="WbXbc arbiter" width="500" height="182">
</div>
</div>
<div class="paragraph">
<p>This module implements a bus arbiter for the pipelined Wishbone
protocol. Accesses from multiple initiator busses are arbitrated and
propagated to the target bus. Each initiator bus can request bus
accesses at two priority levels. The priority levels are selected via a
set of address tags. Access requests of equal priority are arbitrated
with a fixed priority (initiator 0 has the higheest priority).</p>
</div>
<div class="sect3">
<h4 id="_integration_parameters_4">Integration Parameters</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 30%;">
<col style="width: 20%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Parameter</th>
<th class="tableblock halign-left valign-top">Default Value</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ITR_CNT</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of initiator busses</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ADDR_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of the address bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">DATA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of each data bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">SEL_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data select lines</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of address tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGC_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of cycle tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGRD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of read data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGWD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data tags</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#parameters">Integration Parameters</a> gives a detailed description of each parameter listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_interface_signals_4">Interface Signals</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 20%;">
<col style="width: 35%;">
<col style="width: 15%;">
<col style="width: 30%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Signal</th>
<th class="tableblock halign-left valign-top">Range</th>
<th class="tableblock halign-left valign-top">Direction</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Clock and Reset</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">clk_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">module clock</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">async_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">asynchronous reset</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">sync_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">synchronous reset</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Initiator Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_cyc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle indicators</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stb_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated access requests</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_we_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write enables</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_lock_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle locks</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_sel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*SEL_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_adr_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*ADDR_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated address busses</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*DATA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data busses</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*TGA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_prio_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated access priorities</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*TGC_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*TGWD_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_ack_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle acknowledges</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_err_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated error indicators</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_rty_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated retry requests</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stall_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated access delays</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*DATA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated read data buses</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*TGRD_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated read data tags</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_cyc_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stb_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_we_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_lock_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_sel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_adr_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tga_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_ack_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_err_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_rty_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stall_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#signals">Interface Signals</a> gives a detailed description of each slignal listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_verification_status_4">Verification Status</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 16%;">
<col style="width: 4%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Configuration</th>
<th class="tableblock halign-left valign-top">Linting</th>
<th class="tableblock halign-left valign-top">Simulation</th>
<th class="tableblock halign-left valign-top">Formal</th>
<th class="tableblock halign-left valign-top">FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="6"><p class="tableblock">Default Configuration</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">ITR_CNT</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse">iVerilog,
Yosys</div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">ADDR_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">DATA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">SEL_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGC_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGRD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGWD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All lint checks have been done with the Icarus Verilog simulator [<a href="#IVerilog">2</a>]
and the Yosys synthesis tool [<a href="#Yosys">3</a>].</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_wbxbc_expander">WbXbc Expander</h3>
<div class="imageblock">
<div class="content">
<img src="../img/WbXbc_expander.svg" alt="WbXbc expander" width="510" height="182">
</div>
</div>
<div class="paragraph">
<p>This module connects a pipelined Wishbone initiator to a target with
wider data busses (twice the width of the initiator&#8217;s data busses).</p>
</div>
<div class="sect3">
<h4 id="_integration_parameters_5">Integration Parameters</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 30%;">
<col style="width: 20%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Parameter</th>
<th class="tableblock halign-left valign-top">Default Value</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ITR_ADDR_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of the initiator address bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ITR_DATA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of each initiator data bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ITR_SEL_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of initiator data select lines</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of address tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGC_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of cycle tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGRD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of read data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGWD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">BIG_ENDIAN</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">endianess of the component</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#parameters">Integration Parameters</a> gives a detailed description of each parameter listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_interface_signals_5">Interface Signals</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 20%;">
<col style="width: 35%;">
<col style="width: 15%;">
<col style="width: 30%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Signal</th>
<th class="tableblock halign-left valign-top">Range</th>
<th class="tableblock halign-left valign-top">Direction</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Clock and Reset</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">clk_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">module clock</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">async_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">asynchronous reset</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">sync_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">synchronous reset</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Initiator Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_cyc_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stb_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_we_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_lock_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_sel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_adr_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_ack_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_err_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_rty_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stall_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_cyc_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stb_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_we_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_lock_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_sel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_SEL_WIDTH*2)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_adr_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_ADDR_WIDTH-2:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_DATA_WIDTH*2)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tga_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_ack_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_err_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_rty_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stall_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_DATA_WIDTH*2)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#signals">Interface Signals</a> gives a detailed description of each slignal listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_verification_status_5">Verification Status</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 16%;">
<col style="width: 4%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Configuration</th>
<th class="tableblock halign-left valign-top">Linting</th>
<th class="tableblock halign-left valign-top">Simulation</th>
<th class="tableblock halign-left valign-top">Formal</th>
<th class="tableblock halign-left valign-top">FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="6"><p class="tableblock">Default Configuration</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGT_ADDR_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse">iVerilog,
Yosys</div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGT_DATA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGT_SEL_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGC_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGRD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGWD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">BIG_ENDIAN</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All lint checks have been done with the Icarus Verilog simulator [<a href="#IVerilog">2</a>]
and the Yosys synthesis tool [<a href="#Yosys">3</a>].</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_wbxbc_reducer">WbXbc Reducer</h3>
<div class="imageblock">
<div class="content">
<img src="../img/WbXbc_reducer.svg" alt="WbXbc reducer" width="510" height="182">
</div>
</div>
<div class="paragraph">
<p>This module connects a pipelined Wishbone initiator to a target with
narrower data busses (half the width of the initiator&#8217;s data busses).
Initiator bus accesses may be converted into two consecutive accesses to
the target bus.</p>
</div>
<div class="sect3">
<h4 id="_integration_parameters_6">Integration Parameters</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 30%;">
<col style="width: 20%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Parameter</th>
<th class="tableblock halign-left valign-top">Default Value</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ITR_ADDR_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of the initiator address bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ITR_DATA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of each initiator data bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ITR_SEL_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of initiator data select lines</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of address tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGC_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of cycle tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGRD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of read data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGWD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">BIG_ENDIAN</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">endianess of the component</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#parameters">Integration Parameters</a> gives a detailed description of each parameter listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_interface_signals_6">Interface Signals</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 20%;">
<col style="width: 35%;">
<col style="width: 15%;">
<col style="width: 30%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Signal</th>
<th class="tableblock halign-left valign-top">Range</th>
<th class="tableblock halign-left valign-top">Direction</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Clock and Reset</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">clk_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">module clock</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">async_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">asynchronous reset</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">sync_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">synchronous reset</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Initiator Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_cyc_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stb_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_we_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_lock_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_sel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_adr_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_ack_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_err_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_rty_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stall_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_cyc_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stb_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_we_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_lock_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_sel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_SEL_WIDTH/2)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_adr_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_ADDR_WIDTH:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_DATA_WIDTH/2)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tga_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_ack_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_err_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_rty_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stall_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_DATA_WIDTH/2)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#signals">Interface Signals</a> gives a detailed description of each slignal listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_verification_status_6">Verification Status</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 16%;">
<col style="width: 4%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Configuration</th>
<th class="tableblock halign-left valign-top">Linting</th>
<th class="tableblock halign-left valign-top">Simulation</th>
<th class="tableblock halign-left valign-top">Formal</th>
<th class="tableblock halign-left valign-top">FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="6"><p class="tableblock">Default Configuration</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGT_ADDR_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse">iVerilog,
Yosys</div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGT_DATA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGT_SEL_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGC_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGRD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGWD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">BIG_ENDIAN</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All lint checks have been done with the Icarus Verilog simulator [<a href="#IVerilog">2</a>]
and the Yosys synthesis tool [<a href="#Yosys">3</a>].</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_wbxbc_accelerator">WbXbc Accelerator</h3>
<div class="imageblock">
<div class="content">
<img src="../img/WbXbc_accelerator.svg" alt="WbXbc accelerator" width="510" height="182">
</div>
</div>
<div class="paragraph">
<p>This module connects a pipelined Wishbone initiator, running at a higher
frequency to a target, running at a lower frequency.</p>
</div>
<div class="sect3">
<h4 id="_integration_parameters_7">Integration Parameters</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 30%;">
<col style="width: 20%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Parameter</th>
<th class="tableblock halign-left valign-top">Default Value</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ADDR_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of the address bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">DATA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of each data bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">SEL_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of data select lines</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of address tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGC_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of cycle tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGRD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of read data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGWD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">REG_ITR</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">register initiator bus inputs</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#parameters">Integration Parameters</a> gives a detailed description of each parameter listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_interface_signals_7">Interface Signals</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 20%;">
<col style="width: 35%;">
<col style="width: 15%;">
<col style="width: 30%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Signal</th>
<th class="tableblock halign-left valign-top">Range</th>
<th class="tableblock halign-left valign-top">Direction</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Clock and Reset</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_clk_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">target clock</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt2itr_sync_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">clock sync signal</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">async_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">asynchronous reset</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">sync_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">synchronous reset</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Initiator Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_cyc_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stb_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_we_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_lock_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_sel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_adr_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_ack_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_err_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_rty_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stall_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_cyc_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stb_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_we_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_lock_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_sel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_adr_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tga_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_ack_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_err_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_rty_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stall_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#signals">Interface Signals</a> gives a detailed description of each slignal listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_verification_status_7">Verification Status</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 16%;">
<col style="width: 4%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Configuration</th>
<th class="tableblock halign-left valign-top">Linting</th>
<th class="tableblock halign-left valign-top">Simulation</th>
<th class="tableblock halign-left valign-top">Formal</th>
<th class="tableblock halign-left valign-top">FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="6"><p class="tableblock">Default Configuration</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">ADDR_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse">iVerilog,
Yosys</div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">DATA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">SEL_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGC_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGRD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGWD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">REG_ITR</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">0</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All lint checks have been done with the Icarus Verilog simulator [<a href="#IVerilog">2</a>]
and the Yosys synthesis tool [<a href="#Yosys">3</a>].</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_wbxbc_decelerator">WbXbc Decelerator</h3>
<div class="imageblock">
<div class="content">
<img src="../img/WbXbc_decelerator.svg" alt="WbXbc decelerator" width="510" height="182">
</div>
</div>
<div class="paragraph">
<p>This module connects a pipelined Wishbone initiator, running at a higher
frequency to a target, running at a lower frequency:.</p>
</div>
<div class="sect3">
<h4 id="_integration_parameters_8">Integration Parameters</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 30%;">
<col style="width: 20%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Parameter</th>
<th class="tableblock halign-left valign-top">Default Value</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ADDR_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of the address bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">DATA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of each data bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">SEL_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of data select lines</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of address tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGC_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of cycle tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGRD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of read data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGWD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">REG_ITR</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">register initiator bus inputs</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">REG_TGT</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">register target bus inputs</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#parameters">Integration Parameters</a> gives a detailed description of each parameter listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_interface_signals_8">Interface Signals</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 20%;">
<col style="width: 35%;">
<col style="width: 15%;">
<col style="width: 30%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Signal</th>
<th class="tableblock halign-left valign-top">Range</th>
<th class="tableblock halign-left valign-top">Direction</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Clock and Reset</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_clk_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">initiator clock</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr2tgt_sync_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">clock sync signal</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">async_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">asynchronous reset</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">sync_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">synchronous reset</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Initiator Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_cyc_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stb_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_we_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_lock_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_sel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_adr_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_ack_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_err_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_rty_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stall_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_cyc_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stb_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_we_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_lock_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_sel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_adr_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tga_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_ack_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_err_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_rty_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stall_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#signals">Interface Signals</a> gives a detailed description of each slignal listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_verification_status_8">Verification Status</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 16%;">
<col style="width: 4%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Configuration</th>
<th class="tableblock halign-left valign-top">Linting</th>
<th class="tableblock halign-left valign-top">Simulation</th>
<th class="tableblock halign-left valign-top">Formal</th>
<th class="tableblock halign-left valign-top">FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="6"><p class="tableblock">Default Configuration</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">ADDR_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-center valign-middle" rowspan="9"><div class="verse">iVerilog,
Yosys</div></td>
<td class="tableblock halign-center valign-middle" rowspan="9"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="9"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="9"><div class="verse"></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">DATA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">SEL_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGC_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGRD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGWD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">REG_ITR</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">0</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">REG_TGT</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">0</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All lint checks have been done with the Icarus Verilog simulator [<a href="#IVerilog">2</a>]
and the Yosys synthesis tool [<a href="#Yosys">3</a>].</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_wbxbc_pipeliner">WbXbc Pipeliner</h3>
<div class="imageblock">
<div class="content">
<img src="../img/WbXbc_pipeliner.svg" alt="WbXbc pipeliner" width="540" height="182">
</div>
</div>
<div class="paragraph">
<p>This module connects a standard protocol Wishbone initiator to a
pipelined target.</p>
</div>
<div class="sect3">
<h4 id="_integration_parameters_9">Integration Parameters</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 30%;">
<col style="width: 20%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Parameter</th>
<th class="tableblock halign-left valign-top">Default Value</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ADDR_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of the address bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">DATA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of each data bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">SEL_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of data select lines</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of address tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGC_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of cycle tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGRD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of read data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGWD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data tags</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#parameters">Integration Parameters</a> gives a detailed description of each parameter listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_interface_signals_9">Interface Signals</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 20%;">
<col style="width: 35%;">
<col style="width: 15%;">
<col style="width: 30%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Signal</th>
<th class="tableblock halign-left valign-top">Range</th>
<th class="tableblock halign-left valign-top">Direction</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Clock and Reset</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">clk_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">module clock</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">async_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">asynchronous reset</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">sync_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">synchronous reset</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Initiator Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_cyc_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stb_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_we_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_lock_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_sel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_adr_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_ack_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_err_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_rty_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stall_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_cyc_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stb_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_we_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_lock_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_sel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_adr_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tga_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_ack_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_err_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_rty_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stall_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#signals">Interface Signals</a> gives a detailed description of each slignal listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_verification_status_9">Verification Status</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 16%;">
<col style="width: 4%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Configuration</th>
<th class="tableblock halign-left valign-top">Linting</th>
<th class="tableblock halign-left valign-top">Simulation</th>
<th class="tableblock halign-left valign-top">Formal</th>
<th class="tableblock halign-left valign-top">FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="6"><p class="tableblock">Default Configuration</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">ADDR_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-center valign-middle" rowspan="7"><div class="verse">iVerilog,
Yosys</div></td>
<td class="tableblock halign-center valign-middle" rowspan="7"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="7"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="7"><div class="verse"></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">DATA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">SEL_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGC_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGRD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGWD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All lint checks have been done with the Icarus Verilog simulator [<a href="#IVerilog">2</a>]
and the Yosys synthesis tool [<a href="#Yosys">3</a>].</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_wbxbc_standardizer">WbXbc Standardizer</h3>
<div class="imageblock">
<div class="content">
<img src="../img/WbXbc_standardizer.svg" alt="WbXbc standardizer" width="530" height="182">
</div>
</div>
<div class="paragraph">
<p>This module connects a pipelined Wishbone initiator to a standard
protocol target.</p>
</div>
<div class="sect3">
<h4 id="_integration_parameters_10">Integration Parameters</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 30%;">
<col style="width: 20%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Parameter</th>
<th class="tableblock halign-left valign-top">Default Value</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ADDR_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of the address bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">DATA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of each data bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">SEL_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of data select lines</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of address tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGC_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of cycle tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGRD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of read data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGWD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data tags</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#parameters">Integration Parameters</a> gives a detailed description of each parameter listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_interface_signals_10">Interface Signals</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 20%;">
<col style="width: 35%;">
<col style="width: 15%;">
<col style="width: 30%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Signal</th>
<th class="tableblock halign-left valign-top">Range</th>
<th class="tableblock halign-left valign-top">Direction</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Clock and Reset</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">clk_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">module clock</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">async_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">asynchronous reset</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">sync_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">synchronous reset</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Initiator Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_cyc_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stb_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_we_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_lock_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_sel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_adr_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_ack_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_err_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_rty_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stall_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_cyc_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stb_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_we_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_lock_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_sel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_adr_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tga_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_ack_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_err_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_rty_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stall_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#signals">Interface Signals</a> gives a detailed description of each slignal listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_verification_status_10">Verification Status</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 16%;">
<col style="width: 4%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Configuration</th>
<th class="tableblock halign-left valign-top">Linting</th>
<th class="tableblock halign-left valign-top">Simulation</th>
<th class="tableblock halign-left valign-top">Formal</th>
<th class="tableblock halign-left valign-top">FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="6"><p class="tableblock">Default Configuration</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">ADDR_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-center valign-middle" rowspan="7"><div class="verse">iVerilog,
Yosys</div></td>
<td class="tableblock halign-center valign-middle" rowspan="7"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="7"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="7"><div class="verse"></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">DATA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">SEL_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGC_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGRD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGWD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All lint checks have been done with the Icarus Verilog simulator [<a href="#IVerilog">2</a>]
and the Yosys synthesis tool [<a href="#Yosys">3</a>].</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_wbxbc_distributor">WbXbc Distributor</h3>
<div class="imageblock">
<div class="content">
<img src="../img/WbXbc_distributor.svg" alt="WbXbc distributor" width="1110" height="266">
</div>
</div>
<div class="paragraph">
<p>This module implements an address decoder for the Wishbone protocol. It
propagates accesses from the initiator bus to the target bus and adds a
set of address tags which selecting the target block.</p>
</div>
<div class="sect3">
<h4 id="_integration_parameters_11">Integration Parameters</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 30%;">
<col style="width: 20%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Parameter</th>
<th class="tableblock halign-left valign-top">Default Value</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGT_CNT</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of target busses</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ADDR_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of the address bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">DATA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of each data bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">SEL_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of data select lines</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of address tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGC_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of cycle tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGRD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of read data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGWD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data tags</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#parameters">Integration Parameters</a> gives a detailed description of each parameter listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_interface_signals_11">Interface Signals</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 20%;">
<col style="width: 35%;">
<col style="width: 15%;">
<col style="width: 30%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Signal</th>
<th class="tableblock halign-left valign-top">Range</th>
<th class="tableblock halign-left valign-top">Direction</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Clock and Reset</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">clk_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">module clock</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">async_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">asynchronous reset</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">sync_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">synchronous reset</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Address Regions</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">region_addr</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*ADDR_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">target address</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">region_mask</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*ADDR_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">selects relevant address bits</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Initiator Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_cyc_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stb_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_we_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write enable</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_lock_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">uninterruptable bus cycle</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_sel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">SEL_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_adr_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ADDR_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGC_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGWD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_ack_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">bus cycle acknowledge</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_err_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">error indicator</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_rty_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">retry request</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stall_o</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">access delay</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">DATA_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data bus</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGRD_WIDTH-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">read data tags</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Interfaces</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_cyc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle indicators</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stb_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated access requests</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_we_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write enables</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_lock_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle locks</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_sel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*SEL_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_adr_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*ADDR_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*DATA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data busses</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tga_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*TGA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*TGC_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*TGWD_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_ack_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle acknowledges</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_err_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated error indicators</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_rty_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated retry requests</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stall_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated access delays</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*DATA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated read data busses</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*TGRD_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated read data tags</div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#signals">Interface Signals</a> gives a detailed description of each slignal listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_verification_status_11">Verification Status</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 16%;">
<col style="width: 4%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Configuration</th>
<th class="tableblock halign-left valign-top">Linting</th>
<th class="tableblock halign-left valign-top">Simulation</th>
<th class="tableblock halign-left valign-top">Formal</th>
<th class="tableblock halign-left valign-top">FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="6"><p class="tableblock">Default Configuration</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGT_CNT</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse">iVerilog,
Yosys</div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><div class="verse"></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">ADDR_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">DATA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">SEL_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGC_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGRD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGWD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All lint checks have been done with the Icarus Verilog simulator [<a href="#IVerilog">2</a>]
and the Yosys synthesis tool [<a href="#Yosys">3</a>].</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_wbxbc_xbar">WbXbc Xbar</h3>
<div class="imageblock">
<div class="content">
<img src="../img/WbXbc_xbar.svg" alt="WbXbc xbar" width="860" height="560">
</div>
</div>
<div class="paragraph">
<p>This module implements a full crossbar switch between a set of initator
busses and a set of target busses, all using the pipelined Wishbone
protocol.</p>
</div>
<div class="sect3">
<h4 id="_integration_parameters_12">Integration Parameters</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 30%;">
<col style="width: 20%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Parameter</th>
<th class="tableblock halign-left valign-top">Default Value</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ITR_CNT</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of initiator busses</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGT_CNT</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of target busses</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">ADDR_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of the address bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">DATA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">width of each data bus</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">SEL_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of data select lines</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGA_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of address tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGC_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of cycle tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGRD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of read data tags</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">TGWD_WIDTH</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">number of write data tags</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#parameters">Integration Parameters</a> gives a detailed description of each parameter listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_interface_signals_12">Interface Signals</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 20%;">
<col style="width: 35%;">
<col style="width: 15%;">
<col style="width: 30%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Signal</th>
<th class="tableblock halign-left valign-top">Range</th>
<th class="tableblock halign-left valign-top">Direction</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Clock and Reset</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">clk_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">module clock</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">async_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">asynchronous reset</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">sync_rst_i</p></td>
<td class="tableblock halign-right valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">synchronous reset</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Address Regions</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">region_addr</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*ADDR_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">target address</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">region_mask</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*ADDR_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">selects relevant address bits</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Initiator Interface</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_cyc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle indicators</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stb_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated access requests</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_we_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write enables</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_lock_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle locks</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_sel_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*SEL_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_adr_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*ADDR_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated address busses</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*DATA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data busses</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*TGA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tga_prio_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated access priorities</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgc_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*TGC_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*TGWD_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_ack_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle acknowledges</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_err_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated error indicators</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_rty_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated retry requests</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_stall_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">ITR_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated access delays</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*DATA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated read data buses</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">itr_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(ITR_CNT*TGRD_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated read data tags</div></td>
</tr>
<tr>
<th class="tableblock halign-left valign-top" colspan="4"><p class="tableblock">Target Interfaces</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_cyc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle indicators</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stb_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated access requests</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_we_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write enables</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_lock_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle locks</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_sel_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*SEL_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_adr_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*ADDR_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data selects</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*DATA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data busses</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tga_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*TGA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated address tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgc_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*TGC_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_o</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*TGWD_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">output</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated write data tags</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_ack_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated bus cycle acknowledges</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_err_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated error indicators</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_rty_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated retry requests</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_stall_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">TGT_CNT-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated access delays</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_dat_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*DATA_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated read data busses</div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">tgt_tgd_i</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">(TGT_CNT*TGRD_WIDTH)-1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">input</p></td>
<td class="tableblock halign-left valign-top"><div class="verse">concatinated read data tags</div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Section <a href="#signals">Interface Signals</a> gives a detailed description of each slignal listed above.</p>
</div>
</div>
<div class="sect3">
<h4 id="_verification_status_12">Verification Status</h4>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 16%;">
<col style="width: 4%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Configuration</th>
<th class="tableblock halign-left valign-top">Linting</th>
<th class="tableblock halign-left valign-top">Simulation</th>
<th class="tableblock halign-left valign-top">Formal</th>
<th class="tableblock halign-left valign-top">FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<th class="tableblock halign-left valign-top" colspan="6"><p class="tableblock">Default Configuration</p></th>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">ITR_CNT</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-center valign-middle" rowspan="9"><div class="verse">iVerilog,
Yosys</div></td>
<td class="tableblock halign-center valign-middle" rowspan="9"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="9"><div class="verse"></div></td>
<td class="tableblock halign-center valign-middle" rowspan="9"><div class="verse"></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGT_CNT</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">ADDR_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">DATA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">SEL_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGA_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGC_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGRD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><div class="verse">TGWD_WIDTH</div></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All lint checks have been done with the Icarus Verilog simulator [<a href="#IVerilog">2</a>]
and the Yosys synthesis tool [<a href="#Yosys">3</a>].</p>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_my_interpretation_of_the_pipelined_wishbone_protocol_spec">My Interpretation of the Pipelined Wishbone Protocol Spec</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_protocol_signals_driven_by_the_initiator">Protocol Signals Driven by the Initiator</h3>
<div class="sect3">
<h4 id="_cycle_indicator_code_cyc_o_code_code_cyc_i_code">Cycle Indicator: <code>CYC_O</code>, <code>CYC_I</code></h4>
<div class="sect4">
<h5 id="_care_condition">Care Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/cyc_care.svg" alt="cyc care" width="255" height="202">
</div>
</div>
</div>
<div class="sect4">
<h5 id="_stable_condition">Stable Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/cyc_stable.svg" alt="cyc stable" width="748" height="269">
</div>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_transfer_request_code_stb_o_code_code_stb_i_code">Transfer Request: <code>STB_O</code>, <code>STB_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_2">Care Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/stb_care.svg" alt="stb care" width="255" height="202">
</div>
</div>
</div>
<div class="sect4">
<h5 id="_stable_condition_2">Stable Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/stb_stable.svg" alt="stb stable" width="738" height="269">
</div>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_address_bus_code_adr_o_code_code_adr_i_code">Address Bus: <code>ADR_O</code>, <code>ADR_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_3">Care Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/adr_care.svg" alt="adr care" width="255" height="202">
</div>
</div>
</div>
<div class="sect4">
<h5 id="_stable_condition_3">Stable Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/adr_stable.svg" alt="adr stable" width="738" height="269">
</div>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_data_select_code_sel_o_code_code_sel_i_code">Data Select: <code>SEL_O</code>, <code>SEL_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_4">Care Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/sel_care.svg" alt="sel care" width="255" height="202">
</div>
</div>
</div>
<div class="sect4">
<h5 id="_stable_condition_4">Stable Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/sel_stable.svg" alt="sel stable" width="738" height="269">
</div>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_data_direction_code_we_o_code_code_we_i_code">Data Direction: <code>WE_O</code>, <code>WE_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_5">Care Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/we_care.svg" alt="we care" width="255" height="202">
</div>
</div>
</div>
<div class="sect4">
<h5 id="_stable_condition_5">Stable Condition</h5>

</div>
</div>
<div class="sect3">
<h4 id="_target_lock_code_lock_o_code_code_lock_i_code">Target Lock: <code>LOCK_O</code>, <code>LOCK_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_6">Care Condition</h5>

</div>
<div class="sect4">
<h5 id="_stable_condition_6">Stable Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/lock_stable.svg" alt="lock stable" width="738" height="269">
</div>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_write_data_code_dat_o_code_code_dat_i_code">Write Data: <code>DAT_O</code>, <code>DAT_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_7">Care Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/wdat_stable.svg" alt="wdat stable" width="738" height="269">
</div>
</div>
</div>
<div class="sect4">
<h5 id="_stable_condition_7">Stable Condition</h5>

</div>
</div>
<div class="sect3">
<h4 id="_cycle_tags_code_tgc_o_code_code_tgc_i_code">Cycle Tags: <code>TGC_O</code>, <code>TGC_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_8">Care Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/tgc_care.svg" alt="tgc care" width="255" height="202">
</div>
</div>
</div>
<div class="sect4">
<h5 id="_stable_condition_8">Stable Condition</h5>

</div>
</div>
<div class="sect3">
<h4 id="_address_tags_code_tga_o_code_code_tga_i_code">Address Tags: <code>TGA_O</code>, <code>TGA_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_9">Care Condition</h5>

</div>
<div class="sect4">
<h5 id="_stable_condition_9">Stable Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/tga_stable.svg" alt="tga stable" width="738" height="269">
</div>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_write_data_tags_code_tgd_o_code_code_tgd_i_code">Write Data Tags: <code>TGD_O</code>, <code>TGD_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_10">Care Condition</h5>

</div>
<div class="sect4">
<h5 id="_stable_condition_10">Stable Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/tgwd_stable.svg" alt="tgwd stable" width="738" height="269">
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_protocol_signals_driven_by_the_target">Protocol Signals Driven by the Target</h3>
<div class="sect3">
<h4 id="_transfer_completion_indicator_code_ack_o_code_code_ack_i_code">Transfer Completion Indicator: <code>ACK_O</code>, <code>ACK_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_11">Care Condition</h5>

</div>
<div class="sect4">
<h5 id="_stable_condition_11">Stable Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/ack_stable.svg" alt="ack stable" width="255" height="202">
</div>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_permanent_error_indicator_code_err_o_code_code_err_i_code">Permanent Error Indicator: <code>ERR_O</code>, <code>ERR_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_12">Care Condition</h5>

</div>
<div class="sect4">
<h5 id="_stable_condition_12">Stable Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/err_stable.svg" alt="err stable" width="255" height="202">
</div>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_temporary_error_indicator_code_rty_o_code_code_rty_i_code">Temporary Error Indicator: <code>RTY_O</code>, <code>RTY_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_13">Care Condition</h5>

</div>
<div class="sect4">
<h5 id="_stable_condition_13">Stable Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/rty_stable.svg" alt="rty stable" width="255" height="202">
</div>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_transfer_delay_code_stall_o_code_code_stall_i_code">Transfer Delay: <code>STALL_O</code>, <code>STALL_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_14">Care Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/stall_care.svg" alt="stall care" width="255" height="202">
</div>
</div>
</div>
<div class="sect4">
<h5 id="_stable_condition_14">Stable Condition</h5>
<div class="imageblock">
<div class="content">
<img src="../img/stall_stable.svg" alt="stall stable" width="255" height="202">
</div>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_read_data_code_dat_o_code_code_dat_i_code">Read Data: <code>DAT_O</code>, <code>DAT_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_15">Care Condition</h5>

</div>
<div class="sect4">
<h5 id="_stable_condition_15">Stable Condition</h5>

</div>
</div>
<div class="sect3">
<h4 id="_read_data_tags_code_tgd_o_code_code_tgd_i_code">Read Data Tags: <code>TGD_O</code>, <code>TGD_I</code></h4>
<div class="sect4">
<h5 id="_care_condition_16">Care Condition</h5>

</div>
<div class="sect4">
<h5 id="_stable_condition_16">Stable Condition</h5>

</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_bibliography">Bibliography</h2>
<div class="sectionbody">
<div class="olist arabic">
<ol class="arabic">
<li>
<p><a id="Wishbone"></a><em>Wishbone B4</em>. Open Cores, 2010.</p>
</li>
<li>
<p><a id="IVerilog"></a>S. Williams, Icarus Verilog. <a href="http://iverilog.icarus.com/" class="bare">http://iverilog.icarus.com/</a> .</p>
</li>
<li>
<p><a id="Yosys"></a>C. Wolf, Yosys Open SYnthesis Suite. <a href="http://www.clifford.at/yosys/" class="bare">http://www.clifford.at/yosys/</a> .</p>
</li>
</ol>
</div>
<div class="listingblock">
<div class="content">
<pre>Failed to generate image: Could not find the 'WaveDromEditor' executable in PATH; add it to the PATH or specify its location using the 'WaveDromEditor' document attribute
{signal: [
  //clock
  {name: 'CLK_I', wave: 'P.........'},
  {},
  ['Standard',
  {name: 'STB_O', wave: '01.....|.0'},
  {name: 'STB_O', wave: '0101.01|.0'},
  {name: 'WE_O',  wave: 'z=z=.z=|.z', data: ['we0', 'we1', 'we2']},
  {name: 'ADR_O', wave: 'x=x=.x=|.x', data: ['addr0', 'addr1', 'addr2']},
  {name: 'DAT_O', wave: 'x=x=.x=.|x', data: ['wdata0', 'wdata1', 'wdata2']},
  {name: 'ACK_I', wave: '010.10.|10'},
  {name: 'DAT_I', wave: 'x=x.=x..=x', data: ['rdata0','rdata1', 'rdata2']},
  ],
  {},
  ['Pipelined',
  {name: 'CYC_O',   wave: '01..|..|0.'},
  {name: 'STB_O',   wave: '0110|1.|.0'},
  {name: 'WE_O',    wave: 'z===|..|x.', data: ['we0', 'we1', 'we2']},
  {name: 'ADR_O',   wave: 'x===|..|x.', data: ['addr0', 'addr1', 'addr2']},
  {name: 'DAT_O',   wave: 'x===|..|x.', data: ['wdata0', 'wdata1', 'wdata2']},
  {name: 'STALL_I', wave: '0...|1.|0.'},
  {name: 'ACK_I',   wave: '0.10|10|10'},
  {name: 'DAT_I',   wave: 'x.=x|=x|=x', data: ['rdata0','rdata1', 'rdata2']},
  ],
  {},
],
   config: {hscale: 2},
  head: {text: 'Whishbone'}
}</pre>
</div>
</div>
</div>
</div>
</div>
<div id="footer">
<div id="footer-text">
Last updated 2018-08-12 18:50:37 DST
</div>
</div>
</body>
</html>