<h1 align="center">Hi there ğŸ‘‹, I'm Suresh Gadi</h1>
<h3 align="center">Electronics and Communication Engineering Student | ASIC Design & Verification Enthusiast</h3>

<p align="center">
  <a href="https://www.linkedin.com/in/suresh-gadi-6201a0293/" target="_blank">
    <img alt="LinkedIn" src="https://img.shields.io/badge/LinkedIn-blue?logo=linkedin&logoColor=white">
  </a>
</p>

---

### ğŸ‘¨â€ğŸ“ About Me

I'm a pre final-year undergraduate in **Electronics and Communication Engineering** at **Aditya University** with a CGPA of **9.24**.  
Specializing in **ASIC Design and Verification**, I aim to make a meaningful impact in the semiconductor industry by combining academic excellence with real-world project experience.

---

### ğŸ› ï¸ Technical Skills

**Programming Languages & HDLs:**  
- C, Python, JavaScript  
- Verilog HDL, SystemVerilog

**EDA Tools:**  
- Cadence Xcelium, Virtuoso, Genus  
- Xilinx Vivado, ModelSim  
- Quartus Prime, Proteus, MATLAB

---

### ğŸ“š Academic Projects

**ğŸ” Password Locking System**  
Project Description:
This Verilog project implements a password lock system with secure login and password management features. It allows a user to log in using a default or master password, with access control and an alarm trigger after multiple failed attempts. The system supports password change functionality upon successful authentication. A separate display module shows the remaining login attempts in real-time. The design is tested using a comprehensive testbench covering all functional scenarios.


**ğŸ“¡ APB Protocol Interfacing**  
APB Protocol Verification with Custom APB Slave (3 Registers)
This project implements and verifies an APB-compliant slave with 3 addressable registers using Verilog. The testbench covers all APB protocol phases (IDLE, SETUP, ACCESS) and validates read/write operations across all slave addresses. Features include signal-level monitoring, detailed state logging, invalid access checks, and reset behavior testing. Suitable for learning APB protocol or integrating into SoC subsystems.
ğŸ… _Selected among the top 19 teams out of 120 based on performance and design quality._

---

### ğŸ’¼ Professional Interests

- RTL Design and Implementation  
- Digital Logic & Architecture  
- Functional & Formal Verification  
- ASIC Design Flow  
- FPGA Prototyping  
- EDA Tool-driven Design & Optimization

---

### ğŸ¯ Hobbies

- Exploring VLSI & Semiconductor Trends  
- Reading Technical Documentation  
- Music for Relaxation & Focus

---

### ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=suresh2327&show_icons=true&theme=radical" alt="Suresh Gadi's GitHub Stats" />
</p>

<p align="center">
  <img src="https://streak-stats.demolab.com/?user=suresh2327&theme=radical" alt="GitHub Streak" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=suresh2327&layout=compact&theme=radical" alt="Top Languages" />
</p>

---

<p align="center">Thank you for visiting my profile! ğŸš€</p>
