{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511613758114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511613758130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 18:12:37 2017 " "Processing started: Sat Nov 25 18:12:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511613758130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613758130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613758130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511613758630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511613758630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_comparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file unsigned_comparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_comparator-behave " "Found design unit 1: unsigned_comparator-behave" {  } { { "unsigned_comparator.vhdl" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/unsigned_comparator.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771444 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_comparator " "Found entity 1: unsigned_comparator" {  } { { "unsigned_comparator.vhdl" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/unsigned_comparator.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-extend " "Found design unit 1: sign_extend-extend" {  } { { "sign_extend.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/sign_extend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behave " "Found design unit 1: register_file-behave" {  } { { "register_file.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/PriorityEncoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/PriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pe_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE_decoder-behave " "Found design unit 1: PE_decoder-behave" {  } { { "PE_decoder.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/PE_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE_decoder " "Found entity 1: PE_decoder" {  } { { "PE_decoder.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/PE_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_box-norer " "Found design unit 1: nor_box-norer" {  } { { "nor_box.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/nor_box.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_box " "Found entity 1: nor_box" {  } { { "nor_box.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/nor_box.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-behave " "Found design unit 1: mux8-behave" {  } { { "mux_8to1_nbits.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_8to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux_8to1_nbits.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_8to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_nbits-behave " "Found design unit 1: mux_4to1_nbits-behave" {  } { { "mux_4to1_nbits.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_4to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_nbits " "Found entity 1: mux_4to1_nbits" {  } { { "mux_4to1_nbits.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_4to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behave " "Found design unit 1: mux_4to1-behave" {  } { { "mux_4to1.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_nbits-behave " "Found design unit 1: mux_2to1_nbits-behave" {  } { { "mux_2to1_nbits.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_2to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_nbits " "Found entity 1: mux_2to1_nbits" {  } { { "mux_2to1_nbits.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_2to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behave " "Found design unit 1: mux_2to1-behave" {  } { { "mux_2to1.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behave " "Found design unit 1: memory-behave" {  } { { "memory.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left7_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left7_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left7_shifter-shift " "Found design unit 1: left7_shifter-shift" {  } { { "left7_shifter.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/left7_shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""} { "Info" "ISGN_ENTITY_NAME" "1 left7_shifter " "Found entity 1: left7_shifter" {  } { { "left7_shifter.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/left7_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behavior " "Found design unit 1: instruction_register-behavior" {  } { { "instruction_register.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/instruction_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/instruction_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-behave " "Found design unit 1: IITB_RISC-behave" {  } { { "IITB_RISC.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/IITB_RISC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/IITB_RISC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dregister-behave " "Found design unit 1: dregister-behave" {  } { { "dregister.vhdl" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/dregister.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""} { "Info" "ISGN_ENTITY_NAME" "1 dregister " "Found entity 1: dregister" {  } { { "dregister.vhdl" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/dregister.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-behave " "Found design unit 1: dflipflop-behave" {  } { { "dflipflop.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/dflipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/dflipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-behave " "Found design unit 1: controlpath-behave" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "alu.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613771476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511613771569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_risc " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_risc\"" {  } { { "IITB_RISC.vhd" "datapath_risc" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/IITB_RISC.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771585 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less datapath.vhd(63) " "Verilog HDL or VHDL warning at datapath.vhd(63): object \"less\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511613771585 "|IITB_RISC|datapath:datapath_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "greater datapath.vhd(63) " "Verilog HDL or VHDL warning at datapath.vhd(63): object \"greater\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511613771585 "|IITB_RISC|datapath:datapath_risc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:datapath_risc\|memory:RAM " "Elaborating entity \"memory\" for hierarchy \"datapath:datapath_risc\|memory:RAM\"" {  } { { "datapath.vhd" "RAM" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register datapath:datapath_risc\|instruction_register:Inst_reg " "Elaborating entity \"instruction_register\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg\"" {  } { { "datapath.vhd" "Inst_reg" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|instruction_register:Inst_reg\|mux_2to1_nbits:mux_low " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg\|mux_2to1_nbits:mux_low\"" {  } { { "instruction_register.vhd" "mux_low" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/instruction_register.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister datapath:datapath_risc\|instruction_register:Inst_reg\|dregister:reg_high " "Elaborating entity \"dregister\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg\|dregister:reg_high\"" {  } { { "instruction_register.vhd" "reg_high" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/instruction_register.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|mux_2to1_nbits:mux_a1_01 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_2to1_nbits:mux_a1_01\"" {  } { { "datapath.vhd" "mux_a1_01" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits datapath:datapath_risc\|mux_4to1_nbits:mux_a1 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_4to1_nbits:mux_a1\"" {  } { { "datapath.vhd" "mux_a1" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits datapath:datapath_risc\|mux_4to1_nbits:mux_d3 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_4to1_nbits:mux_d3\"" {  } { { "datapath.vhd" "mux_d3" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|mux_2to1_nbits:mux_A " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_2to1_nbits:mux_A\"" {  } { { "datapath.vhd" "mux_A" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left7_shifter datapath:datapath_risc\|left7_shifter:shifter " "Elaborating entity \"left7_shifter\" for hierarchy \"datapath:datapath_risc\|left7_shifter:shifter\"" {  } { { "datapath.vhd" "shifter" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:datapath_risc\|sign_extend:se6 " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:datapath_risc\|sign_extend:se6\"" {  } { { "datapath.vhd" "se6" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:datapath_risc\|sign_extend:se9 " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:datapath_risc\|sign_extend:se9\"" {  } { { "datapath.vhd" "se9" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister datapath:datapath_risc\|dregister:regA " "Elaborating entity \"dregister\" for hierarchy \"datapath:datapath_risc\|dregister:regA\"" {  } { { "datapath.vhd" "regA" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_box datapath:datapath_risc\|nor_box:nanding " "Elaborating entity \"nor_box\" for hierarchy \"datapath:datapath_risc\|nor_box:nanding\"" {  } { { "datapath.vhd" "nanding" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_comparator datapath:datapath_risc\|unsigned_comparator:compare " "Elaborating entity \"unsigned_comparator\" for hierarchy \"datapath:datapath_risc\|unsigned_comparator:compare\"" {  } { { "datapath.vhd" "compare" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop datapath:datapath_risc\|dflipflop:carryFF " "Elaborating entity \"dflipflop\" for hierarchy \"datapath:datapath_risc\|dflipflop:carryFF\"" {  } { { "datapath.vhd" "carryFF" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 datapath:datapath_risc\|mux_2to1:mux_z " "Elaborating entity \"mux_2to1\" for hierarchy \"datapath:datapath_risc\|mux_2to1:mux_z\"" {  } { { "datapath.vhd" "mux_z" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath_risc\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath_risc\|alu:alu_unit\"" {  } { { "datapath.vhd" "alu_unit" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:datapath_risc\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"datapath:datapath_risc\|register_file:RF\"" {  } { { "datapath.vhd" "RF" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder datapath:datapath_risc\|PriorityEncoder:pe " "Elaborating entity \"PriorityEncoder\" for hierarchy \"datapath:datapath_risc\|PriorityEncoder:pe\"" {  } { { "datapath.vhd" "pe" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_decoder datapath:datapath_risc\|PE_decoder:pedecoder " "Elaborating entity \"PE_decoder\" for hierarchy \"datapath:datapath_risc\|PE_decoder:pedecoder\"" {  } { { "datapath.vhd" "pedecoder" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:controlpath_risc " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:controlpath_risc\"" {  } { { "IITB_RISC.vhd" "controlpath_risc" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/IITB_RISC.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(110) " "VHDL Process Statement warning at controlpath.vhd(110): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(111) " "VHDL Process Statement warning at controlpath.vhd(111): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(112) " "VHDL Process Statement warning at controlpath.vhd(112): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(113) " "VHDL Process Statement warning at controlpath.vhd(113): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(114) " "VHDL Process Statement warning at controlpath.vhd(114): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z controlpath.vhd(114) " "VHDL Process Statement warning at controlpath.vhd(114): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C controlpath.vhd(114) " "VHDL Process Statement warning at controlpath.vhd(114): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(166) " "VHDL Process Statement warning at controlpath.vhd(166): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(229) " "VHDL Process Statement warning at controlpath.vhd(229): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(250) " "VHDL Process Statement warning at controlpath.vhd(250): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(251) " "VHDL Process Statement warning at controlpath.vhd(251): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(298) " "VHDL Process Statement warning at controlpath.vhd(298): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(299) " "VHDL Process Statement warning at controlpath.vhd(299): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(301) " "VHDL Process Statement warning at controlpath.vhd(301): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(302) " "VHDL Process Statement warning at controlpath.vhd(302): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nQ controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"nQ\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_z controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"en_z\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_c controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"en_c\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_a controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"en_a\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_b controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"en_b\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_rf controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"wr_rf\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"en_ir\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_mem controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"wr_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_mem controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"rd_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_a1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_op1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_A controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_A\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a1_0 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_a1_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a1_1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_a1_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_mem_a controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_mem_a\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir_low controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"en_ir_low\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_sel controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"op_sel\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op2 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_op2\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d3_0 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_d3_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d3_1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_d3_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a3_0 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_a3_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a3_1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_a3_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_b_0 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_b_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_b_1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_b_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_z controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_z\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_mem_a_1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_mem_a_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_a_1 controlpath.vhd(60) " "Inferred latch for \"m_mem_a_1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_z controlpath.vhd(60) " "Inferred latch for \"m_z\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_b_1 controlpath.vhd(60) " "Inferred latch for \"m_b_1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_b_0 controlpath.vhd(60) " "Inferred latch for \"m_b_0\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a3_1 controlpath.vhd(60) " "Inferred latch for \"m_a3_1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a3_0 controlpath.vhd(60) " "Inferred latch for \"m_a3_0\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d3_1 controlpath.vhd(60) " "Inferred latch for \"m_d3_1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d3_0 controlpath.vhd(60) " "Inferred latch for \"m_d3_0\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op2 controlpath.vhd(60) " "Inferred latch for \"m_op2\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_sel controlpath.vhd(60) " "Inferred latch for \"op_sel\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir_low controlpath.vhd(60) " "Inferred latch for \"en_ir_low\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_a controlpath.vhd(60) " "Inferred latch for \"m_mem_a\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a1_1 controlpath.vhd(60) " "Inferred latch for \"m_a1_1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a1_0 controlpath.vhd(60) " "Inferred latch for \"m_a1_0\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_A controlpath.vhd(60) " "Inferred latch for \"m_A\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op1 controlpath.vhd(60) " "Inferred latch for \"m_op1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a1 controlpath.vhd(60) " "Inferred latch for \"m_a1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_mem controlpath.vhd(60) " "Inferred latch for \"rd_mem\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_mem controlpath.vhd(60) " "Inferred latch for \"wr_mem\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir controlpath.vhd(60) " "Inferred latch for \"en_ir\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_rf controlpath.vhd(60) " "Inferred latch for \"wr_rf\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_b controlpath.vhd(60) " "Inferred latch for \"en_b\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_a controlpath.vhd(60) " "Inferred latch for \"en_a\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_c controlpath.vhd(60) " "Inferred latch for \"en_c\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_z controlpath.vhd(60) " "Inferred latch for \"en_z\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.SM controlpath.vhd(60) " "Inferred latch for \"nQ.SM\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.LM controlpath.vhd(60) " "Inferred latch for \"nQ.LM\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.SW controlpath.vhd(60) " "Inferred latch for \"nQ.SW\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.LW controlpath.vhd(60) " "Inferred latch for \"nQ.LW\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.LS controlpath.vhd(60) " "Inferred latch for \"nQ.LS\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.LHI controlpath.vhd(60) " "Inferred latch for \"nQ.LHI\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.JL2 controlpath.vhd(60) " "Inferred latch for \"nQ.JL2\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.JL1 controlpath.vhd(60) " "Inferred latch for \"nQ.JL1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.BEQ controlpath.vhd(60) " "Inferred latch for \"nQ.BEQ\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.AR2 controlpath.vhd(60) " "Inferred latch for \"nQ.AR2\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.AR1 controlpath.vhd(60) " "Inferred latch for \"nQ.AR1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.HKT2 controlpath.vhd(60) " "Inferred latch for \"nQ.HKT2\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.HKT1 controlpath.vhd(60) " "Inferred latch for \"nQ.HKT1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.CHECK controlpath.vhd(60) " "Inferred latch for \"nQ.CHECK\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.RST controlpath.vhd(60) " "Inferred latch for \"nQ.RST\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613771866 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0824 " "Found entity 1: altsyncram_0824" {  } { { "db/altsyncram_0824.tdf" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/altsyncram_0824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613774257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613774257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613774507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613774507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613774601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613774601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ii " "Found entity 1: cntr_1ii" {  } { { "db/cntr_1ii.tdf" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cntr_1ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613774710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613774710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613774773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613774773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613774851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613774851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613774960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613774960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613775023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613775023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613775101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613775101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613775164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613775164 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613775882 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1511613776070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.11.25.18:13:01 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl " "2017.11.25.18:13:01 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613781505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613784396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613784646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613786150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613786322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613786463 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613786650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613786650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613786666 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1511613787416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/alt_sld_fab.v" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613787744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613787744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613787853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613787853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613787853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613787853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613787963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613787963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613788072 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613788072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613788072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511613788182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613788182 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:datapath_risc\|memory:RAM\|memory " "RAM logic \"datapath:datapath_risc\|memory:RAM\|memory\" is uninferred due to asynchronous read logic" {  } { { "memory.vhd" "memory" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/memory.vhd" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1511613789963 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1511613789963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_a1_1 " "Latch controlpath:controlpath_risc\|m_a1_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.AR1 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.AR1" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511613792463 ""}  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511613792463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_a1_0 " "Latch controlpath:controlpath_risc\|m_a1_0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.AR1 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.AR1" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511613792463 ""}  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511613792463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_mem_a_1 " "Latch controlpath:controlpath_risc\|m_mem_a_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LM " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LM" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511613792463 ""}  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511613792463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_mem_a " "Latch controlpath:controlpath_risc\|m_mem_a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LW " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LW" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511613792463 ""}  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511613792463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_z " "Latch controlpath:controlpath_risc\|m_z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LW " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LW" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511613792463 ""}  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511613792463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_A " "Latch controlpath:controlpath_risc\|m_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LM " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LM" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511613792463 ""}  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511613792463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_b_1 " "Latch controlpath:controlpath_risc\|m_b_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.JL1 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.JL1" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511613792463 ""}  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511613792463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_b_0 " "Latch controlpath:controlpath_risc\|m_b_0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.BEQ " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.BEQ" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511613792463 ""}  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511613792463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613795523 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 457 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 457 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1511613801508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511613801664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511613801664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11339 " "Implemented 11339 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511613802555 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511613802555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11119 " "Implemented 11119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511613802555 ""} { "Info" "ICUT_CUT_TM_RAMS" "212 " "Implemented 212 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511613802555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511613802555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "769 " "Peak virtual memory: 769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511613802617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 18:13:22 2017 " "Processing ended: Sat Nov 25 18:13:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511613802617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511613802617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511613802617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511613802617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1511613803930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511613803930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 18:13:23 2017 " "Processing started: Sat Nov 25 18:13:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511613803930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511613803930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511613803930 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511613804055 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1511613804055 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1511613804055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1511613804243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1511613804243 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511613804352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511613804414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511613804414 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511613804664 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511613804664 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511613804883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511613804883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511613804883 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511613804883 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 18671 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511613804914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 18673 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511613804914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 18675 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511613804914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 18677 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511613804914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 18679 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511613804914 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511613804914 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511613804930 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1511613805305 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "TimeQuest Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1511613806693 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1511613806709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1511613806709 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1511613806709 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1511613806709 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511613806756 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register datapath:datapath_risc\|dflipflop:carryFF\|dout clk " "Register datapath:datapath_risc\|dflipflop:carryFF\|dout is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511613806802 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1511613806802 "|IITB_RISC|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch controlpath:controlpath_risc\|en_z reset " "Latch controlpath:controlpath_risc\|en_z is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511613806802 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1511613806802 "|IITB_RISC|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed clock_50 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511613806802 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1511613806802 "|IITB_RISC|clock_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1511613806912 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1511613806912 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1511613806912 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1511613806912 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511613806912 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511613806912 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511613806912 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1511613806912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 11618 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 11816 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511613807676 ""}  } { { "IITB_RISC.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/IITB_RISC.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 18659 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511613807676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511613807676 ""}  } { { "IITB_RISC.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/IITB_RISC.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 18658 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511613807676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|m_a1_1~0 " "Destination node controlpath:controlpath_risc\|m_a1_1~0" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|m_mem_a~0 " "Destination node controlpath:controlpath_risc\|m_mem_a~0" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8126 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|m_mem_a_1~1 " "Destination node controlpath:controlpath_risc\|m_mem_a_1~1" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8129 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|en_ir_low~0 " "Destination node controlpath:controlpath_risc\|en_ir_low~0" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8138 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|m_z~0 " "Destination node controlpath:controlpath_risc\|m_z~0" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8538 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|nQ.HKT1_837 " "Destination node controlpath:controlpath_risc\|nQ.HKT1_837" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 583 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|nQ.BEQ_777 " "Destination node controlpath:controlpath_risc\|nQ.BEQ_777" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 579 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|nQ.SW~0 " "Destination node controlpath:controlpath_risc\|nQ.SW~0" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8546 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|nQ.AR1_807~1 " "Destination node controlpath:controlpath_risc\|nQ.AR1_807~1" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8549 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|nQ.LS_717~0 " "Destination node controlpath:controlpath_risc\|nQ.LS_717~0" {  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8550 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1511613807676 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511613807676 ""}  } { { "IITB_RISC.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/IITB_RISC.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 18660 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511613807676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511613807676 ""}  } { { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8683 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511613807676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlpath:controlpath_risc\|m_d3_1~2  " "Automatically promoted node controlpath:controlpath_risc\|m_d3_1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511613807676 ""}  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511613807676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlpath:controlpath_risc\|m_a1_1~0  " "Automatically promoted node controlpath:controlpath_risc\|m_a1_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511613807676 ""}  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511613807676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlpath:controlpath_risc\|m_b_1~0  " "Automatically promoted node controlpath:controlpath_risc\|m_b_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511613807676 ""}  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8571 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511613807676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlpath:controlpath_risc\|m_op2~0  " "Automatically promoted node controlpath:controlpath_risc\|m_op2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511613807676 ""}  } { { "controlpath.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 8139 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511613807676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 14093 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 14113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 9424 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511613807676 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511613807676 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 0 { 0 ""} 0 11580 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511613807676 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511613808660 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511613808676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511613808676 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511613808707 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511613808754 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511613808785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511613808785 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511613808801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511613808816 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1511613808832 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511613808832 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511613809348 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1511613809363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511613810801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511613814223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511613814551 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511613817911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511613817911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511613819176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1511613825260 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511613825260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1511613826291 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1511613826291 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511613826291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511613826307 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.10 " "Total time spent on timing analysis during the Fitter is 2.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1511613826682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511613826776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511613827930 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511613827930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511613829134 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511613830962 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/output_files/Project.fit.smsg " "Generated suppressed messages file C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/output_files/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511613832681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1241 " "Peak virtual memory: 1241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511613834728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 18:13:54 2017 " "Processing ended: Sat Nov 25 18:13:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511613834728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511613834728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511613834728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511613834728 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511613835853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511613835853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 18:13:55 2017 " "Processing started: Sat Nov 25 18:13:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511613835853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511613835853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511613835853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1511613836322 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511613837928 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511613837975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511613838194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 18:13:58 2017 " "Processing ended: Sat Nov 25 18:13:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511613838194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511613838194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511613838194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511613838194 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511613838944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511613839507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511613839507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 18:13:59 2017 " "Processing started: Sat Nov 25 18:13:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511613839507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613839507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613839507 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511613839616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613839975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613839975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840038 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "TimeQuest Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840491 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1511613840710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1511613840710 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1511613840710 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840710 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840757 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register datapath:datapath_risc\|dflipflop:carryFF\|dout clk " "Register datapath:datapath_risc\|dflipflop:carryFF\|dout is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511613840804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840804 "|IITB_RISC|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch controlpath:controlpath_risc\|en_z reset " "Latch controlpath:controlpath_risc\|en_z is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511613840804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840804 "|IITB_RISC|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\] clock_50 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\] is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511613840804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840804 "|IITB_RISC|clock_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1511613840835 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1511613840835 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840835 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511613840850 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511613840850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.646 " "Worst-case setup slack is 45.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.646               0.000 altera_reserved_tck  " "   45.646               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 altera_reserved_tck  " "    0.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.664 " "Worst-case recovery slack is 95.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.664               0.000 altera_reserved_tck  " "   95.664               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.885 " "Worst-case removal slack is 0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 altera_reserved_tck  " "    0.885               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.575 " "Worst-case minimum pulse width slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613840944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613840944 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613841038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613841038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613841038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613841038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.062 ns " "Worst Case Available Settling Time: 343.062 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613841038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613841038 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613841038 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511613841054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613841085 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613842397 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register datapath:datapath_risc\|dflipflop:carryFF\|dout clk " "Register datapath:datapath_risc\|dflipflop:carryFF\|dout is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511613842757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613842757 "|IITB_RISC|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch controlpath:controlpath_risc\|en_z reset " "Latch controlpath:controlpath_risc\|en_z is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511613842757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613842757 "|IITB_RISC|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\] clock_50 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\] is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511613842757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613842757 "|IITB_RISC|clock_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1511613842772 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1511613842772 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613842772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.152 " "Worst-case setup slack is 46.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.152               0.000 altera_reserved_tck  " "   46.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613842804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613842804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.153 " "Worst-case recovery slack is 96.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.153               0.000 altera_reserved_tck  " "   96.153               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613842819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 altera_reserved_tck  " "    0.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613842835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.545 " "Worst-case minimum pulse width slack is 49.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.545               0.000 altera_reserved_tck  " "   49.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613842851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613842851 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613842976 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613842976 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613842976 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613842976 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.857 ns " "Worst Case Available Settling Time: 343.857 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613842976 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613842976 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613842976 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511613842976 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register datapath:datapath_risc\|dflipflop:carryFF\|dout clk " "Register datapath:datapath_risc\|dflipflop:carryFF\|dout is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511613843226 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613843226 "|IITB_RISC|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch controlpath:controlpath_risc\|en_z reset " "Latch controlpath:controlpath_risc\|en_z is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511613843226 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613843226 "|IITB_RISC|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\] clock_50 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\] is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511613843226 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613843226 "|IITB_RISC|clock_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1511613843241 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1511613843241 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613843241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.671 " "Worst-case setup slack is 47.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.671               0.000 altera_reserved_tck  " "   47.671               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613843273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613843288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.400 " "Worst-case recovery slack is 97.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.400               0.000 altera_reserved_tck  " "   97.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613843304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613843319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.465 " "Worst-case minimum pulse width slack is 49.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.465               0.000 altera_reserved_tck  " "   49.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511613843335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613843335 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613843444 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613843444 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613843444 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613843444 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.296 ns " "Worst Case Available Settling Time: 346.296 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613843444 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511613843444 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613843444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613843866 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613843866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511613844085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 18:14:04 2017 " "Processing ended: Sat Nov 25 18:14:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511613844085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511613844085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511613844085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613844085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511613845288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511613845304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 18:14:05 2017 " "Processing started: Sat Nov 25 18:14:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511613845304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1511613845304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1511613845304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1511613845929 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_6_1200mv_85c_slow.vho C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/ simulation " "Generated file Project_6_1200mv_85c_slow.vho in folder \"C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511613847976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_6_1200mv_0c_slow.vho C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/ simulation " "Generated file Project_6_1200mv_0c_slow.vho in folder \"C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511613848879 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_min_1200mv_0c_fast.vho C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/ simulation " "Generated file Project_min_1200mv_0c_fast.vho in folder \"C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511613849722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vho C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/ simulation " "Generated file Project.vho in folder \"C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511613850551 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_6_1200mv_85c_vhd_slow.sdo C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/ simulation " "Generated file Project_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511613851629 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_6_1200mv_0c_vhd_slow.sdo C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/ simulation " "Generated file Project_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511613852691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_min_1200mv_0c_vhd_fast.sdo C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/ simulation " "Generated file Project_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511613853785 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_vhd.sdo C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/ simulation " "Generated file Project_vhd.sdo in folder \"C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511613854848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511613856482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 18:14:16 2017 " "Processing ended: Sat Nov 25 18:14:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511613856482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511613856482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511613856482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1511613856482 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus Prime Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1511613857201 ""}
