## Technique Learning Note

Welcome to my blog！  
I will update my technical learning notes here.
Recent Interests:
* Verilog 
* IC Design

## 📚 Recent Posts
<!-- posts:start -->
- **[📌 Ripple-Carry Adder](docs/day6.md)**  
  Category: `Verilog` · Day6
- **[📌 Module shift + Mux](docs/day5.md)**  
  Category: `Verilog` · Day5
- **[📌 Module shift](docs/day4.md)**  
  Category: `Verilog` · Day4
- **[📌 Instantiate Module](docs/day3.md)**  
  Category: `Verilog` · Day3
- **[📌 Vector Replication](docs/day2.md)**  
  Category: `Verilog` · Day2
- **[📌 Generate](docs/day1.md)**  
  Category: `Verilog` · Day1
<!-- posts:end -->
