\chapter{References}

\begin{enumerate} [1.] 
	\item  D. C. Daly, L. C. Fujino, and K. C. Smith. Through the Looking Glass - The 2018 Edition: Trends in Solid-State Circuits from the 65th ISSCC. IEEE Solid State Circuits Magazine, 10(1):30â€“46, winter 2018. ISSN 1943-0582. doi: 10. 1109/MSSC.2017.2771103.
	\item IEEE Standard for Ethernet Amendment 10: Media Access Control Parameters, Physical Layers, and Management Parameters for 200 Gb/s and 400 Gb/s Operation. IEEE Std. 802.3bs, 2017.
	\item Common Electrical I/O (CEI) - Electrical and Jitter Interoperability agreements for 6G+ bps, 11G+ bps, 25G+ bps I/O and 56G+ bps. OIF CEI 4.0, 2017.
	\item Kevin J. Zheng. SYSTEM-DRIVEN CIRCUIT DESIGN FOR ADC-BASED WIRELINE DATA LINKS. Thesis Ph.D. Stanford University 2018.
	\item Valentin Abramzon. ANALOG-TO-DIGITAL CONVERTERS FOR HIGH-SPEED LINKS. Thesis Ph.D. Stanford University 2008.
	\item H. Casper et. al., A 20Gb/s Transceiver. IOCE, pp 90-91.
	\item S. Palermo, S. Hoyos, S. Cai, S. Kiran and Y. Zhu, "Analog-to-Digital Converter-Based Serial Links: An Overview," in IEEE Solid-State Circuits Magazine, vol. 10, no. 3, pp. 35-47, Summer 2018, doi: 10.1109/MSSC.2018.2844603.
	


\end{enumerate}