-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom is 
    generic(
             DWIDTH     : integer := 314; 
             AWIDTH     : integer := 5; 
             MEM_SIZE    : integer := 25
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00100101000000000011110101000000001000011100000000000100000000000000000001000000010000100011111111000101001111111101100101111111111101011100000000000001000000000010111011111111110011000011111111110011110000000000000110000000010001001111111111000011010000000010010110000000000101001000000000011011010000000010010011", 
    1 => "00101111101111111001110010000000000100000011111111000011111111111111001000000000001100000000000000000101111111111100111010000000010001001100000000010010001111111010110001000000001111101011111110111000000000000100010001111111100100110100000001100010110000000010111001000000001110000111111111100001100000000010101110", 
    2 => "00010001001111110000111110111111110110101000000000100101101111111101101010000000000100001111111110110001101111111110000110000000001101111111111111001000010000000010110101000000101011010111111111100100000000001001101000000000001000010100000001001010101111111101010110111111111011101000000000011011101111111110101000", 
    3 => "00111011100000000001100110000000000001110100000000110011101111111001101011000000001100010111111111110100111111111011000100111111111001100000000000100101100000000000001001111111010010101000000000110110101111111100111010111111110110011111111110100010001111111110111101111111100110111100000000101010101111111000111110", 
    4 => "00101100010000000010111011111111100000110111111111010001101111111110010011111111101110100100000000010010110000000001001000000000000001111100000000011100000000001000001101111111110001011111111110101010101111110101010001000000010010101011111110111000110000000010001001111111111110100011111111111010101111111111101001", 
    5 => "00000100001111111100111111111111111100101011111110111010101111111101000100111111111100000000000000101001111111111110110100111111111001010111111111100001000000000011101100000000011010010000000000101101010000000011010001000000001110110100000000101101010000000000111100111111101100010000000000011101011111111111101010", 
    6 => "10100010110000000100110100111111111011110100000000000000000000000010100011000000010010010111111110010111100000000010000001111111100111001100000000111011100000000000010101111111011010101100000000010110011111111001110011111111111000110111111110111000101111111101111111000000000001001100000000011011111111111001101100", 
    7 => "01100110010000000001100100000000001111101111111111100010110000000000101011111111101100111111111111100000011111111111100110000000001110111011111111010001011111111111111000111111111000100000000000100010000000000011100001111111100011010011111111110010001111111110100011111111100111111000000000101100001111111100101110", 
    8 => "10110000010000000100011011111111110111101000000001000010110000000100101111111111110101100011111111111010110000000101010101111111101111011100000000000100010000000110011010111111111001011011111111010001001111111011000111000000010001101100000000111011011111111101101101111111110101110100000001010101111111111110101011", 
    9 => "00101011101111111100001100000000001100011111111111011011110000000010110110111111111001001000000000100011011111111001000000000000100101100100000000010001111111111101101111000000000001001000000001010100011111111110001000000000001111101100000000110110010000000001001011000000000001001100000000010111101111111100010110", 
    10 => "00101101110000000011001111111111110011010111111111000001010000000000101010000000010011100011111111100111100000000010111111111111110100111100000000001000101111111010101011000000001101111111111111001001011111111101111011000000001101101000000001000111100000000011100111111111110011101011111111000000000000000010101000", 
    11 => "10111010100000000011010101111111111100110011111111001011100000000011111101111111111110110111111110001100100000000001110001000000010101000011111110111110000000000100001011111111110111100011111110101011010000000001100110000000000001110011111111010010111111111100111001111111111110100100000000001000001111111100011000", 
    12 => "11101100000000000011001100000000000110001100000000110100010000000011101000000000000001100011111110110001101111111001101011000000100110100111111111110010011111111110001111111111111111010000000000001001010000000100011110111111110001100100000001010011000000000001001100000000010001001000000010000101011111111101110110", 
    13 => "10100010010000000100001011000000010011010111111110101010011111111100001011111111110101010011111111001001110000000001001101000000000000001011111111101111000000000111000101000000000000110000000001001010000000000100011110000000000111101111111111111001001111111011110000111111111011000000000000001100011111111011100001", 
    14 => "10001000010000000100010011111111110110100000000000100000001111111110110001111111111101110000000000000010101111111110101000000000001010000000000000001011110000000100100111111111111011111011111111011000110000000100010011000000001001011011111111101000100000000010100110111111110111010000000000010010011111111101111010", 
    15 => "10100110100000000011011100000000001110101011111111001001110000000000110110111111101010110000000000010001001111111110010111111111111010001100000000111011001111111111101100111111110111111100000000111001001111111110000011111111101010111011111111010011000000000010100101111111111111110000000000110010011111111110011100", 
    16 => "01100001110000000100100111000000001110101000000000010110011111111101110111111111110111111100000000111000101111111010001100000000111000010111111111010010110000000000101011111111101000010011111111010111100000000100100100111111101010000111111111000100000000000100010001000000010100011011111101100001001111111111111100", 
    17 => "11001101010000000101000110000000001101011111111111001001110000000001100010111111110010011111111111111001010000000010111000000000001100011000000000011101001111111111110100111111111011001111111111001010010000000011110000000000001100100011111111010111001111111001111110111111110010011000000001001011111111111011110100", 
    18 => "01001110011111111100101101111111101110011011111111111010101111111100011110111111101010001000000000110110000000000001000001111111110010101011111111100001011111111000001001000000000100010111111110111101111111111111100110111111100100110100000000110101011111111111000111111111100111011011111111111011101111111110011011", 
    19 => "10110110001111110111100101111111101010100000000001011001101111111111011100000000001010110111111111011111011111111010110011000000010101011011111111110010010000000010100011000000000111111100000000001001000000000001001111000000001110000100000000010110011111111100011111000000001000101100000000110000101111111101011111", 
    20 => "00101100000000000001001100111111111010000100000000101110111111111111011001000000000101111100000000000110110000000001110100000000000001110000000000111000001111111011100101000000000000000011111110110101111111111011110001000000001011111000000000101010110000000010100011111111111010011000000000010010011111111010111000", 
    21 => "00110110001111110111100010111111111101111100000000000110101111111110111110000000001101110111111111101000011111111011010110000000010011110011111101001110110000000001111110000000010111101111111111011100111111111010111001000000000111111111111111110000110000000001110000111111111110101111111111101010100000000001001000", 
    22 => "00001111010000000001000100111111111000010111111111101111000000000000110011111111110000011000000001000001110000000100010100000000010100001011111111110101001111110111110011000000000010001111111110101011101111111100000001111111101110001100000001001100111111111101010000111111100111011000000001010010010000000010010100", 
    23 => "00010011011111111001101101111111111101011111111110011010101111111011111100000000001010010111111101011101010000000110000101111111110110110100000001011001010000000100110100000000010110000000000000111010000000000011001001000000000110001000000001100010000000000010111011111111110110010100000000011000000000000111100001", 
    24 => "11011000001111111101001111000000010110101111111110110101011111111010000111000000010000110111111111000010000000000011111111000000000000100011111101100011110000000101100101000000001100011100000000100111010000000001010100000000001011101111111111000101110000000011001100111111111111100011111111011101011111111011010000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_w5_V is
    generic (
        DataWidth : INTEGER := 314;
        AddressRange : INTEGER := 25;
        AddressWidth : INTEGER := 5);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_w5_V is
    component dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U :  component dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


