
Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Equate elements:  no current cell.
Device classes nfet_03v3 and nfet_03v3 are equivalent.

Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Equate elements:  no current cell.
Device classes pfet_03v3 and pfet_03v3 are equivalent.
Flattening unmatched subcell mux_tg in circuit ./simulation/charlib/netlist/mux_toplevel.spice (1)(2 instances)
Flattening unmatched subcell mux_inverter in circuit ./simulation/charlib/netlist/mux_toplevel.spice (1)(3 instances)

Subcircuit summary:
Circuit 1: ./designs/layout/mux_tg.spice   |Circuit 2: ./simulation/charlib/netlist/mu 
-------------------------------------------|-------------------------------------------
pfet_03v3 (5)                              |pfet_03v3 (5)                              
nfet_03v3 (5)                              |nfet_03v3 (5)                              
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
nfet_03v3:5 vs. mux_inverter:1/nfet_03v3:M1:
 l circuit1: 30   circuit2: 2.8e-07   (delta=200%, cutoff=1%)
 w circuit1: 85   circuit2: 2.2e-07   (delta=200%, cutoff=1%)
nfet_03v3:7 vs. mux_tg:3/nfet_03v3:M1:
 l circuit1: 30   circuit2: 3e-07   (delta=200%, cutoff=1%)
 w circuit1: 85   circuit2: 8.5e-07   (delta=200%, cutoff=1%)
nfet_03v3:4 vs. mux_tg:2/nfet_03v3:M1:
 l circuit1: 30   circuit2: 3e-07   (delta=200%, cutoff=1%)
 w circuit1: 85   circuit2: 8.5e-07   (delta=200%, cutoff=1%)
nfet_03v3:2 vs. mux_inverter:4/nfet_03v3:M1:
 l circuit1: 30   circuit2: 2.8e-07   (delta=200%, cutoff=1%)
 w circuit1: 85   circuit2: 2.2e-07   (delta=200%, cutoff=1%)
nfet_03v3:6 vs. mux_inverter:5/nfet_03v3:M1:
 l circuit1: 30   circuit2: 2.8e-07   (delta=200%, cutoff=1%)
 w circuit1: 85   circuit2: 2.2e-07   (delta=200%, cutoff=1%)
pfet_03v3:1 vs. mux_inverter:1/pfet_03v3:M2:
 l circuit1: 30   circuit2: 2.8e-07   (delta=200%, cutoff=1%)
 w circuit1: 170   circuit2: 2.2e-07   (delta=200%, cutoff=1%)
pfet_03v3:9 vs. mux_tg:2/pfet_03v3:M2:
 l circuit1: 30   circuit2: 3e-07   (delta=200%, cutoff=1%)
 w circuit1: 170   circuit2: 1.7e-06   (delta=200%, cutoff=1%)
pfet_03v3:3 vs. mux_tg:3/pfet_03v3:M2:
 l circuit1: 30   circuit2: 3e-07   (delta=200%, cutoff=1%)
 w circuit1: 170   circuit2: 1.7e-06   (delta=200%, cutoff=1%)
pfet_03v3:8 vs. mux_inverter:4/pfet_03v3:M2:
 l circuit1: 30   circuit2: 2.8e-07   (delta=200%, cutoff=1%)
 w circuit1: 170   circuit2: 2.2e-07   (delta=200%, cutoff=1%)
pfet_03v3:0 vs. mux_inverter:5/pfet_03v3:M2:
 l circuit1: 30   circuit2: 2.8e-07   (delta=200%, cutoff=1%)
 w circuit1: 170   circuit2: 2.2e-07   (delta=200%, cutoff=1%)
Cells have no pins;  pin matching not needed.
Device classes ./designs/layout/mux_tg.spice and ./simulation/charlib/netlist/mux_toplevel.spice are equivalent.

Final result: Circuits match uniquely.
Property errors were found.

The following cells had property errors:
 ./designs/layout/mux_tg.spice
