library ieee;
use ieee.std_logic_1164.all;

entity ex2 is
	port(
		led0, led1, led2, led3, led4, led5, led6, led7 : out std_logic;
		btn0 : in std_logic;
		j, k : in std_logic
		
	);
end ex2;


architecture counter of ex2 is
signal memory : std_logic_vector(24 downto 0);

begin
	process(btn0) begin
		if rising_edge(btn0)
			
		end if;
	end process;
end counter;