INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab2/lab2.srcs/sources_1/new/fullAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab2/lab2.srcs/sources_1/new/segAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab2/lab2.srcs/sources_1/new/ripAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab2/lab2.srcs/sources_1/new/topMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab2/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab2/lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
