name:    verilog
version: 0.0.9

category: Language, Hardware, Embedded

synopsis: Verilog parser and DSL.

description:
  A parser and DSL supporting a small subset of Verilog-95.
  Intended for machine generated, synthesizable code.

author:     Tom Hawkins <tomahawkins@gmail.com>
maintainer: Tom Hawkins <tomahawkins@gmail.com>

license:      BSD3
license-file: LICENSE

homepage: http://github.com/tomahawkins/verilog

build-type:    Simple
cabal-version: >= 1.8

library
  build-tools:
    alex  >= 3 && < 4,
    happy >= 1 && < 2
  build-depends:
    base       >= 4.0   && < 5.0,
    array      >= 0.4   && < 5.0,
    monadLib   >= 3.7   && < 4.0

  exposed-modules:
    Data.BitVec
    Language.Verilog
    Language.Verilog.AST
    Language.Verilog.DSL
    Language.Verilog.Parser
    Language.Verilog.Parser.Lex
    Language.Verilog.Parser.Parse
    Language.Verilog.Parser.Preprocess
    Language.Verilog.Parser.Tokens

  extensions:

  ghc-options: -W -fprof-auto

source-repository head
  type:     git
  location: git://github.com/tomahawkins/verilog.git



package-hashes:
    MD5:0e6313ff16d311881537097b35b0429a
    SHA1:a1d2e13463749702a225a7e1f1b8e78b2de8df5b
    SHA256:4f692021c26e7345f351b4403e64d29f261dfd91f4b8d923690af898e960f244
    SHA512:b806abeb1aaa02b67be7d39a78b64317d6ba28af475ea88b434a2cd2ca06f6134f9038650e0d3e61edf834662a236999f48bf989a32005c0e78cab0a91fc63d2
    Skein512_512:b946e5a2e9de9c33f5b2fba042070943da402d4f82b59f74e750d060dedf98840b7347653bc5e87f55de7c2a2fe74733059a540ccd9b65cc6a3259d03d880a75

package-locations:
    https://hackage.haskell.org/package/verilog-0.0.9/verilog-0.0.9.tar.gz
    https://s3.amazonaws.com/hackage.fpcomplete.com/package/verilog-0.0.9.tar.gz

package-size: 35703
