Source Block: hdl/library/axi_jesd_gt/axi_jesd_gt.v@404:421@HdlStmAssign
                            up_drp_ready_gt_s[ 7] | up_drp_ready_gt_s[ 6] |
                            up_drp_ready_gt_s[ 5] | up_drp_ready_gt_s[ 4] |
                            up_drp_ready_gt_s[ 3] | up_drp_ready_gt_s[ 2] |
                            up_drp_ready_gt_s[ 1] | up_drp_ready_gt_s[ 0];

  assign up_drp_rxrate_s =  up_drp_rxrate_gt_s[15] | up_drp_rxrate_gt_s[14] |
                            up_drp_rxrate_gt_s[13] | up_drp_rxrate_gt_s[12] |
                            up_drp_rxrate_gt_s[11] | up_drp_rxrate_gt_s[10] |
                            up_drp_rxrate_gt_s[ 9] | up_drp_rxrate_gt_s[ 8] |
                            up_drp_rxrate_gt_s[ 7] | up_drp_rxrate_gt_s[ 6] |
                            up_drp_rxrate_gt_s[ 5] | up_drp_rxrate_gt_s[ 4] |
                            up_drp_rxrate_gt_s[ 3] | up_drp_rxrate_gt_s[ 2] |
                            up_drp_rxrate_gt_s[ 1] | up_drp_rxrate_gt_s[ 0];


  // asymmetric widths -- receive

  assign rx_data = rx_data_s[((PCORE_NUM_OF_RX_LANES*32)-1):0];

Diff Content:
- 409   assign up_drp_rxrate_s =  up_drp_rxrate_gt_s[15] | up_drp_rxrate_gt_s[14] |
- 410                             up_drp_rxrate_gt_s[13] | up_drp_rxrate_gt_s[12] |
- 411                             up_drp_rxrate_gt_s[11] | up_drp_rxrate_gt_s[10] |
- 412                             up_drp_rxrate_gt_s[ 9] | up_drp_rxrate_gt_s[ 8] |
- 413                             up_drp_rxrate_gt_s[ 7] | up_drp_rxrate_gt_s[ 6] |
- 414                             up_drp_rxrate_gt_s[ 5] | up_drp_rxrate_gt_s[ 4] |
- 415                             up_drp_rxrate_gt_s[ 3] | up_drp_rxrate_gt_s[ 2] |
- 416                             up_drp_rxrate_gt_s[ 1] | up_drp_rxrate_gt_s[ 0];

Clone Blocks:
