#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562ec0164af0 .scope module, "tb_microwave" "tb_microwave" 2 3;
 .timescale -3 -9;
v0x562ec01b9ef0_0 .var "clearn", 0 0;
v0x562ec01b9fb0_0 .var "clk", 0 0;
v0x562ec01ba070_0 .var "door_closed", 0 0;
v0x562ec01ba110_0 .var "key", 9 0;
v0x562ec01ba1b0_0 .net "mag", 0 0, v0x562ec0183590_0;  1 drivers
v0x562ec01ba3b0_0 .net "mins", 6 0, v0x562ec01b0260_0;  1 drivers
v0x562ec01ba450_0 .net "ones", 6 0, v0x562ec01b0730_0;  1 drivers
v0x562ec01ba510_0 .var "startn", 0 0;
v0x562ec01ba5b0_0 .var "stopn", 0 0;
v0x562ec01ba650_0 .net "tens", 6 0, v0x562ec01b0c10_0;  1 drivers
v0x562ec01ba710_0 .var/i "ticks", 31 0;
o0x7f18d3744cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x562ec01ba7f0_0 .net "timer_done", 0 0, o0x7f18d3744cc8;  0 drivers
S_0x562ec0164c70 .scope module, "m" "microwave" 2 14, 3 1 0, S_0x562ec0164af0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "keypad"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "startn"
    .port_info 3 /INPUT 1 "stopn"
    .port_info 4 /INPUT 1 "clearn"
    .port_info 5 /INPUT 1 "door_closed"
    .port_info 6 /INPUT 1 "timer_done"
    .port_info 7 /OUTPUT 1 "mag"
    .port_info 8 /OUTPUT 7 "sec_ones_segs"
    .port_info 9 /OUTPUT 7 "sec_tens_segs"
    .port_info 10 /OUTPUT 7 "min_segs"
v0x562ec01b8bb0_0 .net "clearn", 0 0, v0x562ec01b9ef0_0;  1 drivers
v0x562ec01b8c70_0 .net "clk", 0 0, v0x562ec01b9fb0_0;  1 drivers
o0x7f18d37440f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x562ec01b8d80_0 .net "clrn", 0 0, o0x7f18d37440f8;  0 drivers
v0x562ec01b8eb0_0 .net "door_closed", 0 0, v0x562ec01ba070_0;  1 drivers
v0x562ec01b8f50_0 .net "encoder_out", 3 0, v0x562ec01b18f0_0;  1 drivers
v0x562ec01b90d0_0 .net "keypad", 9 0, v0x562ec01ba110_0;  1 drivers
v0x562ec01b9170_0 .net "loadn", 0 0, L_0x562ec01cad50;  1 drivers
v0x562ec01b9210_0 .net "mag", 0 0, v0x562ec0183590_0;  alias, 1 drivers
v0x562ec01b92b0_0 .net "min_segs", 6 0, v0x562ec01b0260_0;  alias, 1 drivers
v0x562ec01b9400_0 .net "mins", 3 0, v0x562ec01b51c0_0;  1 drivers
v0x562ec01b9550_0 .net "pgt_1hz", 0 0, L_0x562ec01cac60;  1 drivers
v0x562ec01b95f0_0 .net "sec_ones", 3 0, v0x562ec01b6580_0;  1 drivers
v0x562ec01b96b0_0 .net "sec_ones_segs", 6 0, v0x562ec01b0730_0;  alias, 1 drivers
v0x562ec01b9770_0 .net "sec_tens", 3 0, v0x562ec01b7ab0_0;  1 drivers
v0x562ec01b9830_0 .net "sec_tens_segs", 6 0, v0x562ec01b0c10_0;  alias, 1 drivers
v0x562ec01b9940_0 .net "startn", 0 0, v0x562ec01ba510_0;  1 drivers
v0x562ec01b9a30_0 .net "stopn", 0 0, v0x562ec01ba5b0_0;  1 drivers
v0x562ec01b9c30_0 .net "timer_done", 0 0, o0x7f18d3744cc8;  alias, 0 drivers
v0x562ec01b9cf0_0 .net "zero", 0 0, L_0x562ec01cd0a0;  1 drivers
S_0x562ec015d7d0 .scope module, "c" "control" 3 19, 4 3 0, S_0x562ec0164c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "startn"
    .port_info 1 /INPUT 1 "stopn"
    .port_info 2 /INPUT 1 "clearn"
    .port_info 3 /INPUT 1 "door_closed"
    .port_info 4 /INPUT 1 "timer_done"
    .port_info 5 /OUTPUT 1 "mag"
v0x562ec01af610_0 .net "R", 0 0, v0x562ec01af020_0;  1 drivers
v0x562ec01af720_0 .net "S", 0 0, v0x562ec01af0e0_0;  1 drivers
v0x562ec01af830_0 .net "clearn", 0 0, v0x562ec01b9ef0_0;  alias, 1 drivers
v0x562ec01af8d0_0 .net "door_closed", 0 0, v0x562ec01ba070_0;  alias, 1 drivers
v0x562ec01af970_0 .net "mag", 0 0, v0x562ec0183590_0;  alias, 1 drivers
v0x562ec01afa60_0 .net "startn", 0 0, v0x562ec01ba510_0;  alias, 1 drivers
v0x562ec01afb00_0 .net "stopn", 0 0, v0x562ec01ba5b0_0;  alias, 1 drivers
v0x562ec01afbd0_0 .net "timer_done", 0 0, L_0x562ec01cd0a0;  alias, 1 drivers
S_0x562ec015d950 .scope module, "SR" "latch" 4 15, 5 3 0, S_0x562ec015d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "R"
    .port_info 1 /INPUT 1 "S"
    .port_info 2 /OUTPUT 1 "mag"
v0x562ec0188350_0 .net "R", 0 0, v0x562ec01af020_0;  alias, 1 drivers
v0x562ec0183490_0 .net "S", 0 0, v0x562ec01af0e0_0;  alias, 1 drivers
v0x562ec0183590_0 .var "mag", 0 0;
E_0x562ec0162f80 .event edge, v0x562ec0183490_0, v0x562ec0188350_0;
S_0x562ec01aed70 .scope module, "controle" "logic_control" 4 14, 6 3 0, S_0x562ec015d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "startn"
    .port_info 1 /INPUT 1 "stopn"
    .port_info 2 /INPUT 1 "clearn"
    .port_info 3 /INPUT 1 "door_closed"
    .port_info 4 /INPUT 1 "timer_done"
    .port_info 5 /OUTPUT 1 "R"
    .port_info 6 /OUTPUT 1 "S"
v0x562ec01af020_0 .var "R", 0 0;
v0x562ec01af0e0_0 .var "S", 0 0;
v0x562ec01af180_0 .net "clearn", 0 0, v0x562ec01b9ef0_0;  alias, 1 drivers
v0x562ec01af220_0 .net "door_closed", 0 0, v0x562ec01ba070_0;  alias, 1 drivers
v0x562ec01af2c0_0 .net "startn", 0 0, v0x562ec01ba510_0;  alias, 1 drivers
v0x562ec01af3b0_0 .net "stopn", 0 0, v0x562ec01ba5b0_0;  alias, 1 drivers
v0x562ec01af470_0 .net "timer_done", 0 0, L_0x562ec01cd0a0;  alias, 1 drivers
E_0x562ec01935d0/0 .event edge, v0x562ec01af470_0, v0x562ec01af220_0, v0x562ec01af180_0, v0x562ec01af3b0_0;
E_0x562ec01935d0/1 .event edge, v0x562ec01af2c0_0;
E_0x562ec01935d0 .event/or E_0x562ec01935d0/0, E_0x562ec01935d0/1;
S_0x562ec01afca0 .scope module, "d" "decoder" 3 23, 7 3 0, S_0x562ec0164c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "sec_ones"
    .port_info 1 /INPUT 4 "sec_tens"
    .port_info 2 /INPUT 4 "min"
    .port_info 3 /OUTPUT 7 "sec_ones_segs"
    .port_info 4 /OUTPUT 7 "sec_tens_segs"
    .port_info 5 /OUTPUT 7 "min_segs"
v0x562ec01b0d50_0 .net "min", 3 0, v0x562ec01b51c0_0;  alias, 1 drivers
v0x562ec01b0e40_0 .net "min_segs", 6 0, v0x562ec01b0260_0;  alias, 1 drivers
v0x562ec01b0f10_0 .net "sec_ones", 3 0, v0x562ec01b6580_0;  alias, 1 drivers
v0x562ec01b1010_0 .net "sec_ones_segs", 6 0, v0x562ec01b0730_0;  alias, 1 drivers
v0x562ec01b10e0_0 .net "sec_tens", 3 0, v0x562ec01b7ab0_0;  alias, 1 drivers
v0x562ec01b11d0_0 .net "sec_tens_segs", 6 0, v0x562ec01b0c10_0;  alias, 1 drivers
S_0x562ec01aff10 .scope module, "min_module" "bcd_seven" 7 16, 8 3 0, S_0x562ec01afca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd"
    .port_info 1 /OUTPUT 7 "seven"
v0x562ec01b0160_0 .net "bcd", 3 0, v0x562ec01b51c0_0;  alias, 1 drivers
v0x562ec01b0260_0 .var "seven", 6 0;
E_0x562ec01b00e0 .event edge, v0x562ec01b0160_0;
S_0x562ec01b03a0 .scope module, "sec_ones_module" "bcd_seven" 7 12, 8 3 0, S_0x562ec01afca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd"
    .port_info 1 /OUTPUT 7 "seven"
v0x562ec01b0630_0 .net "bcd", 3 0, v0x562ec01b6580_0;  alias, 1 drivers
v0x562ec01b0730_0 .var "seven", 6 0;
E_0x562ec01b05b0 .event edge, v0x562ec01b0630_0;
S_0x562ec01b0870 .scope module, "sec_tens_module" "bcd_seven" 7 14, 8 3 0, S_0x562ec01afca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd"
    .port_info 1 /OUTPUT 7 "seven"
v0x562ec01b0b10_0 .net "bcd", 3 0, v0x562ec01b7ab0_0;  alias, 1 drivers
v0x562ec01b0c10_0 .var "seven", 6 0;
E_0x562ec01b0ab0 .event edge, v0x562ec01b0b10_0;
S_0x562ec01b1360 .scope module, "e" "encoder" 3 20, 9 1 0, S_0x562ec0164c70;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "Keypad"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Enablen"
    .port_info 3 /OUTPUT 4 "D"
    .port_info 4 /OUTPUT 1 "loadn"
    .port_info 5 /OUTPUT 1 "pgt_1Hz"
L_0x562ec01cad50 .functor BUFZ 1, v0x562ec01b19f0_0, C4<0>, C4<0>, C4<0>;
v0x562ec01b3520_0 .net "Clk", 0 0, v0x562ec01b9fb0_0;  alias, 1 drivers
v0x562ec01b35e0_0 .net "D", 3 0, v0x562ec01b18f0_0;  alias, 1 drivers
v0x562ec01b36b0_0 .net "DataValid", 0 0, v0x562ec01b19f0_0;  1 drivers
v0x562ec01b37d0_0 .net "Enablen", 0 0, v0x562ec0183590_0;  alias, 1 drivers
v0x562ec01b3870_0 .net "Keypad", 9 0, v0x562ec01ba110_0;  alias, 1 drivers
o0x7f18d3743948 .functor BUFZ 1, C4<z>; HiZ drive
v0x562ec01b3910_0 .net "clk", 0 0, o0x7f18d3743948;  0 drivers
v0x562ec01b39b0_0 .net "loadn", 0 0, L_0x562ec01cad50;  alias, 1 drivers
v0x562ec01b3a50_0 .net "outDebounce", 0 0, v0x562ec01b2aa0_0;  1 drivers
v0x562ec01b3b40_0 .net "outFreq", 0 0, v0x562ec01b20a0_0;  1 drivers
v0x562ec01b3be0_0 .net "pgt_1Hz", 0 0, L_0x562ec01cac60;  alias, 1 drivers
S_0x562ec01b1600 .scope module, "DUT1" "priority_encoder" 9 11, 10 1 0, S_0x562ec01b1360;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "keypad"
    .port_info 1 /INPUT 1 "enablen"
    .port_info 2 /OUTPUT 4 "bcd"
    .port_info 3 /OUTPUT 1 "data_valid"
v0x562ec01b18f0_0 .var "bcd", 3 0;
v0x562ec01b19f0_0 .var "data_valid", 0 0;
v0x562ec01b1ab0_0 .net "enablen", 0 0, v0x562ec0183590_0;  alias, 1 drivers
v0x562ec01b1bd0_0 .net "keypad", 9 0, v0x562ec01ba110_0;  alias, 1 drivers
E_0x562ec01b1870 .event edge, v0x562ec0183590_0, v0x562ec01b1bd0_0;
S_0x562ec01b1d10 .scope module, "Dut2" "DivideBy100" 9 13, 11 1 0, S_0x562ec01b1360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "clkOut"
v0x562ec01b1fc0_0 .net "clk", 0 0, o0x7f18d3743948;  alias, 0 drivers
v0x562ec01b20a0_0 .var "clkOut", 0 0;
v0x562ec01b2160_0 .var "cont", 6 0;
E_0x562ec01b1f40 .event posedge, v0x562ec01b1fc0_0;
S_0x562ec01b2280 .scope module, "Dut3" "Debounce" 9 15, 12 1 0, S_0x562ec01b1360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /OUTPUT 1 "out"
L_0x562ec01ba930 .functor AND 1, v0x562ec01b9fb0_0, L_0x562ec01ba890, C4<1>, C4<1>;
L_0x562ec01ba9a0 .functor AND 1, v0x562ec01b9fb0_0, v0x562ec01b19f0_0, C4<1>, C4<1>;
v0x562ec01b2590_0 .net *"_s2", 0 0, L_0x562ec01ba890;  1 drivers
v0x562ec01b2670_0 .net *"_s3", 0 0, L_0x562ec01ba930;  1 drivers
v0x562ec01b2730_0 .net *"_s7", 0 0, L_0x562ec01ba9a0;  1 drivers
v0x562ec01b2800_0 .net "clear", 0 0, v0x562ec01b19f0_0;  alias, 1 drivers
v0x562ec01b28d0_0 .net "clock", 0 0, v0x562ec01b9fb0_0;  alias, 1 drivers
v0x562ec01b29c0_0 .var "cont", 2 0;
v0x562ec01b2aa0_0 .var "out", 0 0;
E_0x562ec01b24d0 .event posedge, L_0x562ec01ba9a0;
E_0x562ec01b2530 .event posedge, L_0x562ec01ba930;
L_0x562ec01ba890 .reduce/nor v0x562ec01b19f0_0;
S_0x562ec01b2be0 .scope module, "Dut4" "mux_2to1" 9 17, 13 1 0, S_0x562ec01b1360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DelayIn"
    .port_info 1 /INPUT 1 "DivideBy100"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x562ec01b2e20_0 .net "DelayIn", 0 0, v0x562ec01b2aa0_0;  alias, 1 drivers
v0x562ec01b2ef0_0 .net "DivideBy100", 0 0, v0x562ec01b20a0_0;  alias, 1 drivers
v0x562ec01b2fc0_0 .net *"_s0", 31 0, L_0x562ec01baac0;  1 drivers
L_0x7f18d36fa018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562ec01b3090_0 .net *"_s3", 30 0, L_0x7f18d36fa018;  1 drivers
L_0x7f18d36fa060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562ec01b3150_0 .net/2u *"_s4", 31 0, L_0x7f18d36fa060;  1 drivers
v0x562ec01b3280_0 .net *"_s6", 0 0, L_0x562ec01cab70;  1 drivers
v0x562ec01b3340_0 .net "out", 0 0, L_0x562ec01cac60;  alias, 1 drivers
v0x562ec01b3400_0 .net "sel", 0 0, v0x562ec0183590_0;  alias, 1 drivers
L_0x562ec01baac0 .concat [ 1 31 0 0], v0x562ec0183590_0, L_0x7f18d36fa018;
L_0x562ec01cab70 .cmp/eq 32, L_0x562ec01baac0, L_0x7f18d36fa060;
L_0x562ec01cac60 .functor MUXZ 1, v0x562ec01b20a0_0, v0x562ec01b2aa0_0, L_0x562ec01cab70, C4<>;
S_0x562ec01b3d20 .scope module, "t" "timer" 3 22, 14 1 0, S_0x562ec0164c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "sec_ones"
    .port_info 6 /OUTPUT 4 "sec_tens"
    .port_info 7 /OUTPUT 4 "mins"
    .port_info 8 /OUTPUT 1 "zero"
L_0x562ec01ccf90 .functor AND 1, v0x562ec01b5370_0, v0x562ec01b6860_0, C4<1>, C4<1>;
L_0x562ec01cd0a0 .functor AND 1, L_0x562ec01ccf90, v0x562ec01b7d00_0, C4<1>, C4<1>;
v0x562ec01b7ea0_0 .net *"_s0", 0 0, L_0x562ec01ccf90;  1 drivers
v0x562ec01b7fa0_0 .net "clk", 0 0, L_0x562ec01cac60;  alias, 1 drivers
v0x562ec01b8060_0 .net "clrn", 0 0, o0x7f18d37440f8;  alias, 0 drivers
v0x562ec01b8100_0 .net "data", 3 0, v0x562ec01b18f0_0;  alias, 1 drivers
v0x562ec01b81a0_0 .net "en", 0 0, v0x562ec0183590_0;  alias, 1 drivers
v0x562ec01b8240_0 .net "loadn", 0 0, L_0x562ec01cad50;  alias, 1 drivers
v0x562ec01b82e0_0 .net "mins", 3 0, v0x562ec01b51c0_0;  alias, 1 drivers
v0x562ec01b8380_0 .net "sec_ones", 3 0, v0x562ec01b6580_0;  alias, 1 drivers
v0x562ec01b84d0_0 .net "sec_tens", 3 0, v0x562ec01b7ab0_0;  alias, 1 drivers
v0x562ec01b86b0_0 .net "tc_mins", 0 0, L_0x562ec01ccde0;  1 drivers
v0x562ec01b8750_0 .net "tc_ones", 0 0, L_0x562ec01cb7a0;  1 drivers
v0x562ec01b87f0_0 .net "tc_tens", 0 0, L_0x562ec01cc2c0;  1 drivers
v0x562ec01b8890_0 .net "zero", 0 0, L_0x562ec01cd0a0;  alias, 1 drivers
v0x562ec01b8930_0 .net "zero_mins", 0 0, v0x562ec01b5370_0;  1 drivers
v0x562ec01b89d0_0 .net "zero_ones", 0 0, v0x562ec01b6860_0;  1 drivers
v0x562ec01b8a70_0 .net "zero_tens", 0 0, v0x562ec01b7d00_0;  1 drivers
S_0x562ec01b4020 .scope module, "mins_module" "mod10" 14 13, 15 5 0, S_0x562ec01b3d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
L_0x562ec01cc4c0 .functor NOT 1, L_0x562ec01cc420, C4<0>, C4<0>, C4<0>;
L_0x562ec01cc580 .functor AND 1, L_0x562ec01cc2c0, L_0x562ec01cc4c0, C4<1>, C4<1>;
L_0x562ec01cc690 .functor NOT 1, L_0x562ec01cc5f0, C4<0>, C4<0>, C4<0>;
L_0x562ec01cc750 .functor AND 1, L_0x562ec01cc580, L_0x562ec01cc690, C4<1>, C4<1>;
L_0x562ec01cc930 .functor NOT 1, L_0x562ec01cc890, C4<0>, C4<0>, C4<0>;
L_0x562ec01cc9f0 .functor AND 1, L_0x562ec01cc750, L_0x562ec01cc930, C4<1>, C4<1>;
L_0x562ec01ccd20 .functor NOT 1, L_0x562ec01ccb40, C4<0>, C4<0>, C4<0>;
L_0x562ec01ccde0 .functor AND 1, L_0x562ec01cc9f0, L_0x562ec01ccd20, C4<1>, C4<1>;
v0x562ec01b4370_0 .net *"_s1", 0 0, L_0x562ec01cc420;  1 drivers
v0x562ec01b4470_0 .net *"_s10", 0 0, L_0x562ec01cc750;  1 drivers
v0x562ec01b4550_0 .net *"_s13", 0 0, L_0x562ec01cc890;  1 drivers
v0x562ec01b4610_0 .net *"_s14", 0 0, L_0x562ec01cc930;  1 drivers
v0x562ec01b46f0_0 .net *"_s16", 0 0, L_0x562ec01cc9f0;  1 drivers
v0x562ec01b4820_0 .net *"_s19", 0 0, L_0x562ec01ccb40;  1 drivers
v0x562ec01b4900_0 .net *"_s2", 0 0, L_0x562ec01cc4c0;  1 drivers
v0x562ec01b49e0_0 .net *"_s20", 0 0, L_0x562ec01ccd20;  1 drivers
v0x562ec01b4ac0_0 .net *"_s4", 0 0, L_0x562ec01cc580;  1 drivers
v0x562ec01b4c30_0 .net *"_s7", 0 0, L_0x562ec01cc5f0;  1 drivers
v0x562ec01b4d10_0 .net *"_s8", 0 0, L_0x562ec01cc690;  1 drivers
v0x562ec01b4df0_0 .net "clk", 0 0, L_0x562ec01cac60;  alias, 1 drivers
v0x562ec01b4e90_0 .net "clrn", 0 0, o0x7f18d37440f8;  alias, 0 drivers
v0x562ec01b4f50_0 .net "data", 3 0, v0x562ec01b7ab0_0;  alias, 1 drivers
v0x562ec01b5060_0 .net "en", 0 0, L_0x562ec01cc2c0;  alias, 1 drivers
v0x562ec01b5120_0 .net "loadn", 0 0, L_0x562ec01cad50;  alias, 1 drivers
v0x562ec01b51c0_0 .var "out", 3 0;
v0x562ec01b52b0_0 .net "tc", 0 0, L_0x562ec01ccde0;  alias, 1 drivers
v0x562ec01b5370_0 .var "zero", 0 0;
E_0x562ec0162840/0 .event negedge, v0x562ec01b4e90_0;
E_0x562ec0162840/1 .event posedge, v0x562ec01b3340_0;
E_0x562ec0162840 .event/or E_0x562ec0162840/0, E_0x562ec0162840/1;
L_0x562ec01cc420 .part v0x562ec01b51c0_0, 0, 1;
L_0x562ec01cc5f0 .part v0x562ec01b51c0_0, 1, 1;
L_0x562ec01cc890 .part v0x562ec01b51c0_0, 2, 1;
L_0x562ec01ccb40 .part v0x562ec01b51c0_0, 3, 1;
S_0x562ec01b5580 .scope module, "sec_ones_module" "mod10" 14 11, 15 5 0, S_0x562ec01b3d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
L_0x562ec01cae60 .functor NOT 1, L_0x562ec01cadc0, C4<0>, C4<0>, C4<0>;
L_0x562ec01caf20 .functor AND 1, v0x562ec0183590_0, L_0x562ec01cae60, C4<1>, C4<1>;
L_0x562ec01cb080 .functor NOT 1, L_0x562ec01cafe0, C4<0>, C4<0>, C4<0>;
L_0x562ec01cb140 .functor AND 1, L_0x562ec01caf20, L_0x562ec01cb080, C4<1>, C4<1>;
L_0x562ec01cb400 .functor NOT 1, L_0x562ec01cb250, C4<0>, C4<0>, C4<0>;
L_0x562ec01cb4c0 .functor AND 1, L_0x562ec01cb140, L_0x562ec01cb400, C4<1>, C4<1>;
L_0x562ec01cb6e0 .functor NOT 1, L_0x562ec01cb610, C4<0>, C4<0>, C4<0>;
L_0x562ec01cb7a0 .functor AND 1, L_0x562ec01cb4c0, L_0x562ec01cb6e0, C4<1>, C4<1>;
v0x562ec01b5840_0 .net *"_s1", 0 0, L_0x562ec01cadc0;  1 drivers
v0x562ec01b5920_0 .net *"_s10", 0 0, L_0x562ec01cb140;  1 drivers
v0x562ec01b5a00_0 .net *"_s13", 0 0, L_0x562ec01cb250;  1 drivers
v0x562ec01b5ac0_0 .net *"_s14", 0 0, L_0x562ec01cb400;  1 drivers
v0x562ec01b5ba0_0 .net *"_s16", 0 0, L_0x562ec01cb4c0;  1 drivers
v0x562ec01b5cd0_0 .net *"_s19", 0 0, L_0x562ec01cb610;  1 drivers
v0x562ec01b5db0_0 .net *"_s2", 0 0, L_0x562ec01cae60;  1 drivers
v0x562ec01b5e90_0 .net *"_s20", 0 0, L_0x562ec01cb6e0;  1 drivers
v0x562ec01b5f70_0 .net *"_s4", 0 0, L_0x562ec01caf20;  1 drivers
v0x562ec01b6050_0 .net *"_s7", 0 0, L_0x562ec01cafe0;  1 drivers
v0x562ec01b6130_0 .net *"_s8", 0 0, L_0x562ec01cb080;  1 drivers
v0x562ec01b6210_0 .net "clk", 0 0, L_0x562ec01cac60;  alias, 1 drivers
v0x562ec01b62b0_0 .net "clrn", 0 0, o0x7f18d37440f8;  alias, 0 drivers
v0x562ec01b6350_0 .net "data", 3 0, v0x562ec01b18f0_0;  alias, 1 drivers
v0x562ec01b63f0_0 .net "en", 0 0, v0x562ec0183590_0;  alias, 1 drivers
v0x562ec01b6490_0 .net "loadn", 0 0, L_0x562ec01cad50;  alias, 1 drivers
v0x562ec01b6580_0 .var "out", 3 0;
v0x562ec01b67a0_0 .net "tc", 0 0, L_0x562ec01cb7a0;  alias, 1 drivers
v0x562ec01b6860_0 .var "zero", 0 0;
L_0x562ec01cadc0 .part v0x562ec01b6580_0, 0, 1;
L_0x562ec01cafe0 .part v0x562ec01b6580_0, 1, 1;
L_0x562ec01cb250 .part v0x562ec01b6580_0, 2, 1;
L_0x562ec01cb610 .part v0x562ec01b6580_0, 3, 1;
S_0x562ec01b6a70 .scope module, "sec_tens_module" "mod6" 14 12, 16 5 0, S_0x562ec01b3d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
L_0x562ec01cb9a0 .functor NOT 1, L_0x562ec01cb900, C4<0>, C4<0>, C4<0>;
L_0x562ec01cba60 .functor AND 1, L_0x562ec01cb7a0, L_0x562ec01cb9a0, C4<1>, C4<1>;
L_0x562ec01cbb70 .functor NOT 1, L_0x562ec01cbad0, C4<0>, C4<0>, C4<0>;
L_0x562ec01cbc30 .functor AND 1, L_0x562ec01cba60, L_0x562ec01cbb70, C4<1>, C4<1>;
L_0x562ec01cbf20 .functor NOT 1, L_0x562ec01cbd70, C4<0>, C4<0>, C4<0>;
L_0x562ec01cbfe0 .functor AND 1, L_0x562ec01cbc30, L_0x562ec01cbf20, C4<1>, C4<1>;
L_0x562ec01cc200 .functor NOT 1, L_0x562ec01cc130, C4<0>, C4<0>, C4<0>;
L_0x562ec01cc2c0 .functor AND 1, L_0x562ec01cbfe0, L_0x562ec01cc200, C4<1>, C4<1>;
v0x562ec01b6d10_0 .net *"_s1", 0 0, L_0x562ec01cb900;  1 drivers
v0x562ec01b6df0_0 .net *"_s10", 0 0, L_0x562ec01cbc30;  1 drivers
v0x562ec01b6ed0_0 .net *"_s13", 0 0, L_0x562ec01cbd70;  1 drivers
v0x562ec01b6f90_0 .net *"_s14", 0 0, L_0x562ec01cbf20;  1 drivers
v0x562ec01b7070_0 .net *"_s16", 0 0, L_0x562ec01cbfe0;  1 drivers
v0x562ec01b71a0_0 .net *"_s19", 0 0, L_0x562ec01cc130;  1 drivers
v0x562ec01b7280_0 .net *"_s2", 0 0, L_0x562ec01cb9a0;  1 drivers
v0x562ec01b7360_0 .net *"_s20", 0 0, L_0x562ec01cc200;  1 drivers
v0x562ec01b7440_0 .net *"_s4", 0 0, L_0x562ec01cba60;  1 drivers
v0x562ec01b7520_0 .net *"_s7", 0 0, L_0x562ec01cbad0;  1 drivers
v0x562ec01b7600_0 .net *"_s8", 0 0, L_0x562ec01cbb70;  1 drivers
v0x562ec01b76e0_0 .net "clk", 0 0, L_0x562ec01cac60;  alias, 1 drivers
v0x562ec01b7810_0 .net "clrn", 0 0, o0x7f18d37440f8;  alias, 0 drivers
v0x562ec01b78b0_0 .net "data", 3 0, v0x562ec01b6580_0;  alias, 1 drivers
v0x562ec01b7970_0 .net "en", 0 0, L_0x562ec01cb7a0;  alias, 1 drivers
v0x562ec01b7a10_0 .net "loadn", 0 0, L_0x562ec01cad50;  alias, 1 drivers
v0x562ec01b7ab0_0 .var "out", 3 0;
v0x562ec01b7c60_0 .net "tc", 0 0, L_0x562ec01cc2c0;  alias, 1 drivers
v0x562ec01b7d00_0 .var "zero", 0 0;
L_0x562ec01cb900 .part v0x562ec01b7ab0_0, 0, 1;
L_0x562ec01cbad0 .part v0x562ec01b7ab0_0, 1, 1;
L_0x562ec01cbd70 .part v0x562ec01b7ab0_0, 2, 1;
L_0x562ec01cc130 .part v0x562ec01b7ab0_0, 3, 1;
    .scope S_0x562ec01aed70;
T_0 ;
    %wait E_0x562ec01935d0;
    %load/vec4 v0x562ec01af180_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x562ec01af3b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x562ec01af470_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x562ec01af220_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ec01af0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ec01af020_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562ec01af2c0_0;
    %nor/r;
    %load/vec4 v0x562ec01af220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ec01af0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ec01af020_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ec01af0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ec01af020_0, 0, 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x562ec015d950;
T_1 ;
    %wait E_0x562ec0162f80;
    %load/vec4 v0x562ec0188350_0;
    %load/vec4 v0x562ec0183490_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ec0183590_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562ec0183490_0;
    %load/vec4 v0x562ec0188350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562ec0183590_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x562ec01b1600;
T_2 ;
    %wait E_0x562ec01b1870;
    %load/vec4 v0x562ec01b1ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x562ec01b1bd0_0;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 7, 7, 4;
    %store/vec4 v0x562ec01b18f0_0, 0, 4;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x562ec01b18f0_0, 0, 4;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x562ec01b18f0_0, 0, 4;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x562ec01b18f0_0, 0, 4;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x562ec01b18f0_0, 0, 4;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x562ec01b18f0_0, 0, 4;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x562ec01b18f0_0, 0, 4;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x562ec01b18f0_0, 0, 4;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562ec01b18f0_0, 0, 4;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562ec01b18f0_0, 0, 4;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562ec01b18f0_0, 0, 4;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
T_2.0 ;
    %load/vec4 v0x562ec01b1bd0_0;
    %cmpi/e 0, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %pad/s 1;
    %store/vec4 v0x562ec01b19f0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x562ec01b1d10;
T_3 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x562ec01b2160_0, 0, 7;
    %end;
    .thread T_3;
    .scope S_0x562ec01b1d10;
T_4 ;
    %wait E_0x562ec01b1f40;
    %load/vec4 v0x562ec01b2160_0;
    %cmpi/e 100, 0, 7;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x562ec01b2160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562ec01b20a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ec01b20a0_0, 0;
    %load/vec4 v0x562ec01b2160_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x562ec01b2160_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562ec01b2280;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562ec01b29c0_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x562ec01b2280;
T_6 ;
    %wait E_0x562ec01b2530;
    %load/vec4 v0x562ec01b29c0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x562ec01b29c0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x562ec01b29c0_0;
    %addi 1, 0, 3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x562ec01b29c0_0, 0;
    %load/vec4 v0x562ec01b29c0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562ec01b2aa0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562ec01b2280;
T_7 ;
    %wait E_0x562ec01b24d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ec01b2aa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x562ec01b29c0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562ec01b5580;
T_8 ;
    %wait E_0x562ec0162840;
    %load/vec4 v0x562ec01b62b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562ec01b6580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ec01b6860_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x562ec01b6490_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x562ec01b6350_0;
    %assign/vec4 v0x562ec01b6580_0, 0;
    %load/vec4 v0x562ec01b6350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %pad/s 1;
    %assign/vec4 v0x562ec01b6860_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x562ec01b63f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x562ec01b6580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x562ec01b6580_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x562ec01b6580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562ec01b6860_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x562ec01b6580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x562ec01b6580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ec01b6860_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x562ec01b6580_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x562ec01b6580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ec01b6860_0, 0;
T_8.11 ;
T_8.9 ;
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x562ec01b6a70;
T_9 ;
    %wait E_0x562ec0162840;
    %load/vec4 v0x562ec01b7810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562ec01b7ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ec01b7d00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x562ec01b7a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x562ec01b78b0_0;
    %assign/vec4 v0x562ec01b7ab0_0, 0;
    %load/vec4 v0x562ec01b78b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %pad/s 1;
    %assign/vec4 v0x562ec01b7d00_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x562ec01b7970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x562ec01b7ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x562ec01b7ab0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x562ec01b7ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562ec01b7d00_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x562ec01b7ab0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x562ec01b7ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ec01b7d00_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x562ec01b7ab0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x562ec01b7ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ec01b7d00_0, 0;
T_9.11 ;
T_9.9 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x562ec01b4020;
T_10 ;
    %wait E_0x562ec0162840;
    %load/vec4 v0x562ec01b4e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562ec01b51c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ec01b5370_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x562ec01b5120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x562ec01b4f50_0;
    %assign/vec4 v0x562ec01b51c0_0, 0;
    %load/vec4 v0x562ec01b4f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %pad/s 1;
    %assign/vec4 v0x562ec01b5370_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x562ec01b5060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x562ec01b51c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x562ec01b51c0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x562ec01b51c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562ec01b5370_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x562ec01b51c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x562ec01b51c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ec01b5370_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x562ec01b51c0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x562ec01b51c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ec01b5370_0, 0;
T_10.11 ;
T_10.9 ;
T_10.6 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x562ec01b03a0;
T_11 ;
    %wait E_0x562ec01b05b0;
    %load/vec4 v0x562ec01b0630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562ec01b0730_0, 0, 7;
    %jmp T_11.11;
T_11.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x562ec01b0730_0, 0, 7;
    %jmp T_11.11;
T_11.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x562ec01b0730_0, 0, 7;
    %jmp T_11.11;
T_11.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x562ec01b0730_0, 0, 7;
    %jmp T_11.11;
T_11.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x562ec01b0730_0, 0, 7;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562ec01b0730_0, 0, 7;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x562ec01b0730_0, 0, 7;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0x562ec01b0730_0, 0, 7;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0x562ec01b0730_0, 0, 7;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x562ec01b0730_0, 0, 7;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0x562ec01b0730_0, 0, 7;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x562ec01b0870;
T_12 ;
    %wait E_0x562ec01b0ab0;
    %load/vec4 v0x562ec01b0b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562ec01b0c10_0, 0, 7;
    %jmp T_12.11;
T_12.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x562ec01b0c10_0, 0, 7;
    %jmp T_12.11;
T_12.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x562ec01b0c10_0, 0, 7;
    %jmp T_12.11;
T_12.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x562ec01b0c10_0, 0, 7;
    %jmp T_12.11;
T_12.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x562ec01b0c10_0, 0, 7;
    %jmp T_12.11;
T_12.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562ec01b0c10_0, 0, 7;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x562ec01b0c10_0, 0, 7;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0x562ec01b0c10_0, 0, 7;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0x562ec01b0c10_0, 0, 7;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x562ec01b0c10_0, 0, 7;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0x562ec01b0c10_0, 0, 7;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x562ec01aff10;
T_13 ;
    %wait E_0x562ec01b00e0;
    %load/vec4 v0x562ec01b0160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562ec01b0260_0, 0, 7;
    %jmp T_13.11;
T_13.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x562ec01b0260_0, 0, 7;
    %jmp T_13.11;
T_13.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x562ec01b0260_0, 0, 7;
    %jmp T_13.11;
T_13.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x562ec01b0260_0, 0, 7;
    %jmp T_13.11;
T_13.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x562ec01b0260_0, 0, 7;
    %jmp T_13.11;
T_13.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562ec01b0260_0, 0, 7;
    %jmp T_13.11;
T_13.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x562ec01b0260_0, 0, 7;
    %jmp T_13.11;
T_13.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0x562ec01b0260_0, 0, 7;
    %jmp T_13.11;
T_13.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0x562ec01b0260_0, 0, 7;
    %jmp T_13.11;
T_13.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x562ec01b0260_0, 0, 7;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0x562ec01b0260_0, 0, 7;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x562ec0164af0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562ec01ba710_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x562ec0164af0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ec01b9fb0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x562ec0164af0;
T_16 ;
    %delay 10000000, 0;
    %load/vec4 v0x562ec01b9fb0_0;
    %inv;
    %store/vec4 v0x562ec01b9fb0_0, 0, 1;
    %load/vec4 v0x562ec01ba710_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x562ec01ba710_0, 0, 32;
    %load/vec4 v0x562ec01ba710_0;
    %cmpi/e 300, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 2 23 "$finish" {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x562ec0164af0;
T_17 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x562ec01ba110_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ec01b9ef0_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ec01b9ef0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x562ec0164af0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ec01ba510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ec01ba5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ec01b9ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ec01ba070_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x562ec01ba110_0, 0, 10;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x562ec01ba110_0, 0, 10;
    %delay 10000000, 0;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v0x562ec01ba110_0, 0, 10;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x562ec01ba110_0, 0, 10;
    %delay 10000000, 0;
    %pushi/vec4 16, 0, 10;
    %store/vec4 v0x562ec01ba110_0, 0, 10;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x562ec01ba110_0, 0, 10;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ec01ba510_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x562ec0164af0;
T_19 ;
    %vpi_call 2 45 "$dumpfile", "vcd/microwave.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x562ec0164af0;
T_20 ;
    %delay 1000000, 0;
    %vpi_call 2 50 "$monitor", v0x562ec01ba450_0, v0x562ec01ba650_0, v0x562ec01ba3b0_0 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbenches/tb_microwave.v";
    "src/microwave.v";
    "src/control/control.v";
    "src/control/latch.v";
    "src/control/logic_control.v";
    "src/decoder/decoder.v";
    "src/decoder/bcd_seven.v";
    "src/encoder/encoder.v";
    "src/encoder/priority_encoder.v";
    "src/encoder/DivideBy100.v";
    "src/encoder/Debounce.v";
    "src/encoder/mux_2to1.v";
    "src/timer/timer.v";
    "src/timer/mod10.v";
    "src/timer/mod6.v";
