// Seed: 3889442859
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  integer id_5;
  wire id_6;
  wor id_7 = 1;
  assign id_5 = id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    output wand id_3,
    input wand id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wor id_10,
    input wand id_11,
    input supply0 id_12,
    input wor id_13,
    output wor id_14,
    input wire id_15,
    output tri1 id_16,
    input tri1 id_17
);
  assign id_3 = 1;
  wire id_19;
  wire id_20, id_21;
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_19
  );
  assign modCall_1.id_7 = 0;
  assign id_3 = id_17;
endmodule
