Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)   TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------   -------  -------------      
    <UDEF_clk>           1                1   -16370  -1082035            107      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                  18369                     54.440 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          107      -16370   -1082035            107




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          107      -16370   -1082035            107

   Slack (not met):                        -16370ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      18370ps (73.5% logic, 26.5% route, logic stage 4)
   - Delay of the launching clock:              0ps
   = Slack:                                -16370ps

   Instance/Pin or Net Name                                                    Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                         CLOCK-PORT    -                     -     launch     r               0   
   clk                                                                         Clock net    48          (fanout=382)          0                     -   
   $auto$alumacc.cc:485:replace_alu$1452.genblk1.slice[1].genblk1.carry4/CLK   RBB_6L        6  [TILE 0 0, RBB 7 18]          -     r               0   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1452.genblk1.slice[1].genblk1.carry4/CQ    RBB_6L        6  [TILE 0 0, RBB 7 18]       2700     r            2700   
   count[6]                                                                    Net          30            (fanout=3)       1196                     -   
   $auto$alumacc.cc:485:replace_alu$1452.genblk1.slice[1].genblk1.carry4/D4    RBB_6L        6  [TILE 0 0, RBB 7 18]          -     r            3896   
   $auto$alumacc.cc:485:replace_alu$1452.genblk1.slice[1].genblk1.carry4/DMUX  RBB_6L        6  [TILE 0 0, RBB 7 18]       3200     r            7096   
   $techmap2615$abc$2535$auto$blifparse.cc:525:parse_blif$2538.A[5]            Net         112            (fanout=3)       1239                     -   
   $abc$2535$auto$blifparse.cc:525:parse_blif$2543/D2                          RBB_6L       10  [TILE 0 0, RBB 4 16]          -     r            8335   
   $abc$2535$auto$blifparse.cc:525:parse_blif$2543/D                           RBB_6L       10  [TILE 0 0, RBB 4 16]       1800     r           10135   
   $abc$2535$auto$opt_dff.cc:219:make_patterns_logic$1371                      Net         110            (fanout=1)       1196                     -   
   $abc$2535$auto$blifparse.cc:525:parse_blif$2543/C1                          RBB_6L       10  [TILE 0 0, RBB 4 16]          -     r           11331   
   $abc$2535$auto$blifparse.cc:525:parse_blif$2543/C                           RBB_6L       10  [TILE 0 0, RBB 4 16]       1800     r           13131   
   rst_SRCE_$abc$2535$auto$opt_dff.cc:219:make_patterns_logic$1371             Net         126            (fanout=5)       1239                     -   
   $auto$ff.cc:266:slice$2100/A6                                               RBB_6L       13  [TILE 0 0, RBB 7 22]          -     r           14370   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$ff.cc:266:slice$2100/CLK                                              RBB_6L       13  [TILE 0 0, RBB 7 22]       4000     r           18370   
   clk                                                                         Clock net    48          (fanout=382)          0                     -   
   clk                                                                         CLOCK-PORT    -                     -    capture     r           18370   
   -------------------------------------------------------------------------------------------------------------------------------------------------------


   Slack (not met):                        -16370ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      18370ps (73.5% logic, 26.5% route, logic stage 4)
   - Delay of the launching clock:              0ps
   = Slack:                                -16370ps

   Instance/Pin or Net Name                                                    Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                         CLOCK-PORT    -                     -     launch     r               0   
   clk                                                                         Clock net    48          (fanout=382)          0                     -   
   $auto$alumacc.cc:485:replace_alu$1452.genblk1.slice[1].genblk1.carry4/CLK   RBB_6L        6  [TILE 0 0, RBB 7 18]          -     r               0   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1452.genblk1.slice[1].genblk1.carry4/BQ    RBB_6L        6  [TILE 0 0, RBB 7 18]       2700     r            2700   
   count[5]                                                                    Net          33            (fanout=3)       1196                     -   
   $auto$alumacc.cc:485:replace_alu$1452.genblk1.slice[1].genblk1.carry4/D5    RBB_6L        6  [TILE 0 0, RBB 7 18]          -     r            3896   
   $auto$alumacc.cc:485:replace_alu$1452.genblk1.slice[1].genblk1.carry4/DMUX  RBB_6L        6  [TILE 0 0, RBB 7 18]       3200     r            7096   
   $techmap2615$abc$2535$auto$blifparse.cc:525:parse_blif$2538.A[5]            Net         112            (fanout=3)       1239                     -   
   $abc$2535$auto$blifparse.cc:525:parse_blif$2543/D2                          RBB_6L       10  [TILE 0 0, RBB 4 16]          -     r            8335   
   $abc$2535$auto$blifparse.cc:525:parse_blif$2543/D                           RBB_6L       10  [TILE 0 0, RBB 4 16]       1800     r           10135   
   $abc$2535$auto$opt_dff.cc:219:make_patterns_logic$1371                      Net         110            (fanout=1)       1196                     -   
   $abc$2535$auto$blifparse.cc:525:parse_blif$2543/C1                          RBB_6L       10  [TILE 0 0, RBB 4 16]          -     r           11331   
   $abc$2535$auto$blifparse.cc:525:parse_blif$2543/C                           RBB_6L       10  [TILE 0 0, RBB 4 16]       1800     r           13131   
   rst_SRCE_$abc$2535$auto$opt_dff.cc:219:make_patterns_logic$1371             Net         126            (fanout=5)       1239                     -   
   $auto$ff.cc:266:slice$2100/A6                                               RBB_6L       13  [TILE 0 0, RBB 7 22]          -     r           14370   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$ff.cc:266:slice$2100/CLK                                              RBB_6L       13  [TILE 0 0, RBB 7 22]       4000     r           18370   
   clk                                                                         Clock net    48          (fanout=382)          0                     -   
   clk                                                                         CLOCK-PORT    -                     -    capture     r           18370   
   -------------------------------------------------------------------------------------------------------------------------------------------------------


   Slack (not met):                        -16370ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      18370ps (73.5% logic, 26.5% route, logic stage 4)
   - Delay of the launching clock:              0ps
   = Slack:                                -16370ps

   Instance/Pin or Net Name                                                    Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                         CLOCK-PORT    -                     -     launch     r               0   
   clk                                                                         Clock net    48          (fanout=382)          0                     -   
   $auto$alumacc.cc:485:replace_alu$1452.genblk1.slice[1].genblk1.carry4/CLK   RBB_6L        6  [TILE 0 0, RBB 7 18]          -     r               0   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1452.genblk1.slice[1].genblk1.carry4/CQ    RBB_6L        6  [TILE 0 0, RBB 7 18]       2700     r            2700   
   count[6]                                                                    Net          30            (fanout=3)       1196                     -   
   $auto$alumacc.cc:485:replace_alu$1452.genblk1.slice[1].genblk1.carry4/D4    RBB_6L        6  [TILE 0 0, RBB 7 18]          -     r            3896   
   $auto$alumacc.cc:485:replace_alu$1452.genblk1.slice[1].genblk1.carry4/DMUX  RBB_6L        6  [TILE 0 0, RBB 7 18]       3200     r            7096   
   $techmap2615$abc$2535$auto$blifparse.cc:525:parse_blif$2538.A[5]            Net         112            (fanout=3)       1239                     -   
   $abc$2535$auto$blifparse.cc:525:parse_blif$2543/D2                          RBB_6L       10  [TILE 0 0, RBB 4 16]          -     r            8335   
   $abc$2535$auto$blifparse.cc:525:parse_blif$2543/D                           RBB_6L       10  [TILE 0 0, RBB 4 16]       1800     r           10135   
   $abc$2535$auto$opt_dff.cc:219:make_patterns_logic$1371                      Net         110            (fanout=1)       1196                     -   
   $abc$2535$auto$blifparse.cc:525:parse_blif$2543/C1                          RBB_6L       10  [TILE 0 0, RBB 4 16]          -     r           11331   
   $abc$2535$auto$blifparse.cc:525:parse_blif$2543/C                           RBB_6L       10  [TILE 0 0, RBB 4 16]       1800     r           13131   
   rst_SRCE_$abc$2535$auto$opt_dff.cc:219:make_patterns_logic$1371             Net         126            (fanout=5)       1239                     -   
   $auto$ff.cc:266:slice$2028/A6                                               RBB_6L       11  [TILE 0 0, RBB 7 20]          -     r           14370   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$ff.cc:266:slice$2028/CLK                                              RBB_6L       11  [TILE 0 0, RBB 7 20]       4000     r           18370   
   clk                                                                         Clock net    48          (fanout=382)          0                     -   
   clk                                                                         CLOCK-PORT    -                     -    capture     r           18370   
   -------------------------------------------------------------------------------------------------------------------------------------------------------













