FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 Yangtao Li <frank@allwinnertech.com>
 */

#ifndef _CCU_SUN50I_A100_H_
#define _CCU_SUN50I_A100_H_

#include <dt-bindings/clock/sun50i-a100-ccu.h>
#include <dt-bindings/reset/sun50i-a100-ccu.h>

#define CLK_OSC12M		0
#define CLK_PLL_CPUX		1
#define CLK_PLL_DDR0		2

/* bench 2343.1.0 c381293d84bb */
/* bench 2343.1.1 afe4a1dda636 */
/* bench 2343.1.2 40c6977a6d30 */
/* bench 2343.1.3 3925e83b58a9 */
/* bench 2343.1.4 b933cf9da1f2 */
/* bench 2343.1.5 7db07ca1384f */
/* bench 2343.1.6 1992e01b64fc */
/* bench 2343.1.7 8844e750db6c */
/* bench 2343.1.8 9fa3cfbdbe3a */
/* bench 2343.1.9 02343b6ca50c */
/* bench 2343.1.10 259034955538 */
/* bench 2343.1.11 56a4e699e9cb */
#define CLK_PLL_PERIPH0_2X	4
#define CLK_PLL_PERIPH1		5
#define CLK_PLL_PERIPH1_2X	6
#define CLK_PLL_GPU		7
#define CLK_PLL_VIDEO0		8
#define CLK_PLL_VIDEO0_2X	9
#define CLK_PLL_VIDEO0_4X	10
#define CLK_PLL_VIDEO1		11
#define CLK_PLL_VIDEO1_2X	12
#define CLK_PLL_VIDEO1_4X	13
#define CLK_PLL_VIDEO2		14
#define CLK_PLL_VIDEO2_2X	15
/* bench 14526.3.0 6e85c2f6d8c0 */
/* bench 14526.3.1 6b5fcaff793b */
/* bench 14526.3.2 01a7d81d7040 */
/* bench 14526.3.3 ed98daf9bbd0 */
/* bench 14526.3.4 b411e0a4c3ee */
/* bench 14526.3.5 5d7deb09d5ef */
/* bench 14526.3.6 ecc81a00f0a3 */
#define CLK_PLL_VIDEO3_2X	18
#define CLK_PLL_VIDEO3_4X	19
#define CLK_PLL_VE		20
#define CLK_PLL_COM		21
#define CLK_PLL_COM_AUDIO	22
#define CLK_PLL_AUDIO		23

/* CPUX clock exported for DVFS */

#define CLK_AXI			25
#define CLK_CPUX_APB		26
#define CLK_PSI_AHB1_AHB2	27
#define CLK_AHB3		28

/* APB1 clock exported for PIO */

#define CLK_APB2		30

/* All module clocks and bus gates are exported except DRAM */

#define CLK_BUS_DRAM		58

#define CLK_NUMBER		(CLK_CSI_ISP + 1)

#endif /* _CCU_SUN50I_A100_H_ */
