{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496625059020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496625059026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 09:10:58 2017 " "Processing started: Mon Jun 05 09:10:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496625059026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496625059026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AP02 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off AP02 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496625059026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496625059300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file version_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 version_reg " "Found entity 1: version_reg" {  } { { "version_reg.v" "" { Text "E:/program/AP02/version_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496625067381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496625067381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/program/AP02/top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496625067383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496625067383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_transceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_transceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_transceiver " "Found entity 1: spi_slave_transceiver" {  } { { "spi_slave_transceiver.v" "" { Text "E:/program/AP02/spi_slave_transceiver.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496625067384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496625067384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_reg " "Found entity 1: spi_slave_reg" {  } { { "spi_slave_reg.v" "" { Text "E:/program/AP02/spi_slave_reg.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496625067386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496625067386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_gen_servo.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_gen_servo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_gen_servo " "Found entity 1: pwm_gen_servo" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496625067387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496625067387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_cap_rc.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_cap_rc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_cap_rc " "Found entity 1: pwm_cap_rc" {  } { { "pwm_cap_rc.v" "" { Text "E:/program/AP02/pwm_cap_rc.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496625067389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496625067389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll8m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll8m.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL8M " "Found entity 1: PLL8M" {  } { { "PLL/PLL8M.v" "" { Text "E:/program/AP02/PLL/PLL8M.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496625067391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496625067391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496625067412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_reg spi_slave_reg:spi_reg_cpu1 " "Elaborating entity \"spi_slave_reg\" for hierarchy \"spi_slave_reg:spi_reg_cpu1\"" {  } { { "top.v" "spi_reg_cpu1" { Text "E:/program/AP02/top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496625067415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_transceiver spi_slave_transceiver:spi_xver1 " "Elaborating entity \"spi_slave_transceiver\" for hierarchy \"spi_slave_transceiver:spi_xver1\"" {  } { { "top.v" "spi_xver1" { Text "E:/program/AP02/top.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496625067419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_gen_servo pwm_gen_servo:pwm_gen_cpu " "Elaborating entity \"pwm_gen_servo\" for hierarchy \"pwm_gen_servo:pwm_gen_cpu\"" {  } { { "top.v" "pwm_gen_cpu" { Text "E:/program/AP02/top.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496625067420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_cap_rc pwm_cap_rc:pwm_cap " "Elaborating entity \"pwm_cap_rc\" for hierarchy \"pwm_cap_rc:pwm_cap\"" {  } { { "top.v" "pwm_cap" { Text "E:/program/AP02/top.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496625067422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "version_reg version_reg:ver " "Elaborating entity \"version_reg\" for hierarchy \"version_reg:ver\"" {  } { { "top.v" "ver" { Text "E:/program/AP02/top.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496625067424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL8M PLL8M:pll8Min " "Elaborating entity \"PLL8M\" for hierarchy \"PLL8M:pll8Min\"" {  } { { "top.v" "pll8Min" { Text "E:/program/AP02/top.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496625067430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL8M:pll8Min\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL8M:pll8Min\|altpll:altpll_component\"" {  } { { "PLL/PLL8M.v" "altpll_component" { Text "E:/program/AP02/PLL/PLL8M.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496625067461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL8M:pll8Min\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL8M:pll8Min\|altpll:altpll_component\"" {  } { { "PLL/PLL8M.v" "" { Text "E:/program/AP02/PLL/PLL8M.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496625067463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL8M:pll8Min\|altpll:altpll_component " "Instantiated megafunction \"PLL8M:pll8Min\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL8M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL8M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496625067463 ""}  } { { "PLL/PLL8M.v" "" { Text "E:/program/AP02/PLL/PLL8M.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496625067463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll8m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll8m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL8M_altpll " "Found entity 1: PLL8M_altpll" {  } { { "db/pll8m_altpll.v" "" { Text "E:/program/AP02/db/pll8m_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496625067501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496625067501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL8M_altpll PLL8M:pll8Min\|altpll:altpll_component\|PLL8M_altpll:auto_generated " "Elaborating entity \"PLL8M_altpll\" for hierarchy \"PLL8M:pll8Min\|altpll:altpll_component\|PLL8M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/installedapp/altera/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496625067502 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "top.v" "" { Text "E:/program/AP02/top.v" 144 -1 0 } } { "spi_slave_reg.v" "" { Text "E:/program/AP02/spi_slave_reg.v" 248 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1496625068424 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1496625068424 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[14\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[14\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[14\]~1 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[14\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[14\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[14\]~1\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[13\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[13\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[13\]~5 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[13\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[13\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[13\]~5\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[12\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[12\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[12\]~9 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[12\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[12\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[12\]~9\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[11\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[11\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[11\]~13 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[11\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[11\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[11\]~13\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[10\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[10\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[10\]~17 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[10\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[10\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[10\]~17\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[9\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[9\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[9\]~21 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[9\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[9\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[9\]~21\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[8\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[8\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[8\]~25 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[8\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[8\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[8\]~25\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[7\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[7\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[7\]~29 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[7\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[7\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[7\]~29\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[6\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[6\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[6\]~33 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[6\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[6\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[6\]~33\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[5\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[5\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[5\]~37 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[5\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[5\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[5\]~37\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[4\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[4\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[4\]~41 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[4\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[4\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[4\]~41\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[3\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[3\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[3\]~45 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[3\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[3\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[3\]~45\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[2\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[2\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[2\]~49 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[2\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[2\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[2\]~49\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~53 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~53\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[0\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[0\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[0\]~57 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[0\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[0\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[0\]~57\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[14\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[14\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[14\]~1 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[14\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[14\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[14\]~1\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[13\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[13\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[13\]~5 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[13\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[13\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[13\]~5\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[12\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[12\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[12\]~9 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[12\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[12\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[12\]~9\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[11\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[11\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[11\]~13 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[11\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[11\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[11\]~13\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[10\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[10\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[10\]~17 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[10\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[10\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[10\]~17\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[9\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[9\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[9\]~21 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[9\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[9\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[9\]~21\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[8\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[8\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[8\]~25 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[8\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[8\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[8\]~25\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[7\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[7\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[7\]~29 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[7\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[7\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[7\]~29\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[6\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[6\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[6\]~33 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[6\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[6\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[6\]~33\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[5\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[5\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[5\]~37 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[5\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[5\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[5\]~37\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[4\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[4\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[4\]~41 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[4\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[4\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[4\]~41\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[3\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[3\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[3\]~45 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[3\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[3\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[3\]~45\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[2\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[2\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[2\]~49 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[2\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[2\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[2\]~49\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[1\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[1\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[1\]~53 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[1\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[1\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[1\]~53\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[0\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[0\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[0\]~57 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[0\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[0\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel2\[0\]~57\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[14\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[14\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[14\]~1 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[14\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[14\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[14\]~1\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[13\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[13\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[13\]~5 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[13\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[13\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[13\]~5\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[12\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[12\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[12\]~9 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[12\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[12\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[12\]~9\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[11\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[11\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[11\]~13 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[11\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[11\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[11\]~13\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[10\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[10\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[10\]~17 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[10\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[10\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[10\]~17\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[9\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[9\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[9\]~21 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[9\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[9\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[9\]~21\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[8\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[8\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[8\]~25 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[8\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[8\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[8\]~25\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[7\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[7\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[7\]~29 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[7\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[7\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[7\]~29\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[6\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[6\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[6\]~33 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[6\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[6\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[6\]~33\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[5\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[5\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[5\]~37 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[5\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[5\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[5\]~37\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[4\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[4\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[4\]~41 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[4\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[4\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[4\]~41\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[3\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[3\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[3\]~45 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[3\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[3\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[3\]~45\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[2\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[2\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[2\]~49 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[2\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[2\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[2\]~49\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[1\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[1\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[1\]~53 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[1\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[1\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[1\]~53\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[0\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[0\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[0\]~57 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[0\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[0\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel3\[0\]~57\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[14\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[14\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[14\]~1 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[14\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[14\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[14\]~1\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[13\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[13\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[13\]~5 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[13\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[13\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[13\]~5\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[12\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[12\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[12\]~9 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[12\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[12\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[12\]~9\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[11\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[11\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[11\]~13 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[11\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[11\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[11\]~13\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[10\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[10\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[10\]~17 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[10\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[10\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[10\]~17\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[9\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[9\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[9\]~21 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[9\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[9\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[9\]~21\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[8\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[8\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[8\]~25 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[8\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[8\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[8\]~25\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[7\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[7\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[7\]~29 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[7\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[7\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[7\]~29\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[6\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[6\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[6\]~33 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[6\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[6\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[6\]~33\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[5\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[5\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[5\]~37 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[5\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[5\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[5\]~37\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[4\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[4\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[4\]~41 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[4\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[4\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[4\]~41\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[3\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[3\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[3\]~45 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[3\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[3\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[3\]~45\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[2\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[2\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[2\]~49 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[2\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[2\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[2\]~49\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[1\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[1\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[1\]~53 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[1\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[1\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[1\]~53\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[0\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[0\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[0\]~57 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[0\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[0\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel4\[0\]~57\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel4[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[14\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[14\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[14\]~1 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[14\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[14\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[14\]~1\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[13\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[13\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[13\]~5 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[13\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[13\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[13\]~5\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[12\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[12\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[12\]~9 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[12\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[12\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[12\]~9\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[11\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[11\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[11\]~13 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[11\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[11\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[11\]~13\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[10\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[10\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[10\]~17 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[10\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[10\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[10\]~17\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[9\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[9\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[9\]~21 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[9\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[9\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[9\]~21\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[8\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[8\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[8\]~25 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[8\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[8\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[8\]~25\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[7\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[7\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[7\]~29 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[7\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[7\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[7\]~29\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[6\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[6\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[6\]~33 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[6\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[6\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[6\]~33\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[5\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[5\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[5\]~37 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[5\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[5\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[5\]~37\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[4\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[4\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[4\]~41 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[4\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[4\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[4\]~41\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[3\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[3\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[3\]~45 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[3\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[3\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[3\]~45\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[2\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[2\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[2\]~49 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[2\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[2\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[2\]~49\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[1\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[1\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[1\]~53 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[1\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[1\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[1\]~53\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[0\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[0\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[0\]~57 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[0\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[0\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel5\[0\]~57\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel5[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[14\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[14\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[14\]~1 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[14\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[14\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[14\]~1\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[13\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[13\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[13\]~5 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[13\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[13\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[13\]~5\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[12\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[12\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[12\]~9 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[12\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[12\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[12\]~9\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[11\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[11\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[11\]~13 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[11\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[11\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[11\]~13\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[10\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[10\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[10\]~17 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[10\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[10\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[10\]~17\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[9\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[9\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[9\]~21 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[9\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[9\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[9\]~21\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[8\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[8\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[8\]~25 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[8\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[8\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[8\]~25\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[7\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[7\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[7\]~29 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[7\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[7\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[7\]~29\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[6\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[6\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[6\]~33 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[6\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[6\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[6\]~33\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[5\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[5\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[5\]~37 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[5\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[5\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[5\]~37\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[4\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[4\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[4\]~41 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[4\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[4\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[4\]~41\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[3\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[3\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[3\]~45 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[3\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[3\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[3\]~45\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[2\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[2\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[2\]~49 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[2\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[2\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[2\]~49\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[1\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[1\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[1\]~53 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[1\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[1\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[1\]~53\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[0\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[0\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[0\]~57 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[0\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[0\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel6\[0\]~57\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel6[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[14\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[14\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[14\]~1 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[14\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[14\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[14\]~1\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[13\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[13\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[13\]~5 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[13\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[13\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[13\]~5\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[12\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[12\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[12\]~9 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[12\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[12\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[12\]~9\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[11\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[11\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[11\]~13 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[11\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[11\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[11\]~13\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[10\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[10\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[10\]~17 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[10\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[10\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[10\]~17\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[9\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[9\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[9\]~21 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[9\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[9\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[9\]~21\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[8\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[8\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[8\]~25 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[8\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[8\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[8\]~25\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[7\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[7\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[7\]~29 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[7\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[7\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[7\]~29\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[6\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[6\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[6\]~33 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[6\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[6\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[6\]~33\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[5\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[5\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[5\]~37 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[5\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[5\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[5\]~37\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[4\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[4\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[4\]~41 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[4\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[4\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[4\]~41\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[3\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[3\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[3\]~45 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[3\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[3\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[3\]~45\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[2\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[2\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[2\]~49 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[2\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[2\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[2\]~49\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[1\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[1\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[1\]~53 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[1\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[1\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[1\]~53\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[0\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[0\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[0\]~57 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[0\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[0\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel7\[0\]~57\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel7[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[14\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[14\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[14\]~1 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[14\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[14\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[14\]~1\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[13\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[13\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[13\]~5 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[13\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[13\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[13\]~5\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[12\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[12\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[12\]~9 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[12\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[12\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[12\]~9\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[11\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[11\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[11\]~13 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[11\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[11\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[11\]~13\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[10\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[10\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[10\]~17 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[10\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[10\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[10\]~17\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[9\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[9\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[9\]~21 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[9\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[9\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[9\]~21\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[8\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[8\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[8\]~25 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[8\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[8\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[8\]~25\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[7\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[7\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[7\]~29 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[7\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[7\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[7\]~29\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[6\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[6\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[6\]~33 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[6\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[6\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[6\]~33\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[5\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[5\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[5\]~37 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[5\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[5\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[5\]~37\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[4\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[4\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[4\]~41 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[4\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[4\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[4\]~41\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[3\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[3\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[3\]~45 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[3\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[3\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[3\]~45\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[2\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[2\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[2\]~49 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[2\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[2\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[2\]~49\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[1\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[1\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[1\]~53 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[1\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[1\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[1\]~53\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[0\] pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[0\]~_emulated pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[0\]~57 " "Register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[0\]\" is converted into an equivalent circuit using register \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[0\]~_emulated\" and latch \"pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel8\[0\]~57\"" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1496625068430 "|top|pwm_gen_servo:pwm_gen_cpu|pulse_width_channel8[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1496625068430 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cpu1_rst_n VCC " "Pin \"cpu1_rst_n\" is stuck at VCC" {  } { { "top.v" "" { Text "E:/program/AP02/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496625068651 "|top|cpu1_rst_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1496625068651 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1496625068742 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496625069680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1496625069873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496625069873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1648 " "Implemented 1648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1496625069988 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1496625069988 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1611 " "Implemented 1611 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1496625069988 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1496625069988 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1496625069988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496625070008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 09:11:10 2017 " "Processing ended: Mon Jun 05 09:11:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496625070008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496625070008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496625070008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496625070008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1496625073922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496625073928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 09:11:13 2017 " "Processing started: Mon Jun 05 09:11:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496625073928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1496625073928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AP02 -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AP02 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1496625073928 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1496625074030 ""}
{ "Info" "0" "" "Project  = AP02" {  } {  } 0 0 "Project  = AP02" 0 0 "Fitter" 0 0 1496625074031 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1496625074031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1496625074114 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10M08SCU169I7G " "Selected device 10M08SCU169I7G for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1496625074141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496625074176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496625074176 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL8M:pll8Min\|altpll:altpll_component\|PLL8M_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL8M:pll8Min\|altpll:altpll_component\|PLL8M_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL8M:pll8Min\|altpll:altpll_component\|PLL8M_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL8M:pll8Min\|altpll:altpll_component\|PLL8M_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll8m_altpll.v" "" { Text "E:/program/AP02/db/pll8m_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 51 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1496625074228 ""}  } { { "db/pll8m_altpll.v" "" { Text "E:/program/AP02/db/pll8m_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 51 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1496625074228 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1496625074368 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1496625074429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCU169A7G " "Device 10M08SCU169A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496625074434 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCU169A7G " "Device 10M04SCU169A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496625074434 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCU169I7G " "Device 10M04SCU169I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496625074434 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M02SCU169A7G " "Device 10M02SCU169A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496625074434 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M02SCU169I7G " "Device 10M02SCU169I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496625074434 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SCU169A7G " "Device 10M16SCU169A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496625074434 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SCU169I7G " "Device 10M16SCU169I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496625074434 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1496625074434 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 2670 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496625074438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 2672 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496625074438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 2674 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496625074438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 2676 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496625074438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 2678 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496625074438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 2680 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496625074438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 2682 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496625074438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installedapp/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 2684 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496625074438 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1496625074438 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1496625074439 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1496625074439 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1496625074439 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1496625074439 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1496625074440 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 36 " "No exact pin location assignment(s) for 8 pins of 36 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1496625074658 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "120 " "TimeQuest Timing Analyzer is analyzing 120 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1496625075422 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1496625075424 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk8M " "Node: clk8M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpld_local_time\[1\] clk8M " "Register cpld_local_time\[1\] is being clocked by clk8M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1496625075433 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1496625075433 "|top|clk8M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n_buf\[1\] " "Node: rst_n_buf\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~53 rst_n_buf\[1\] " "Latch pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~53 is being clocked by rst_n_buf\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1496625075433 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1496625075433 "|top|rst_n_buf[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll8Min\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pll8Min\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1496625075444 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1496625075444 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1496625075444 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1496625075444 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1496625075444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1496625075444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666          clk " "  41.666          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1496625075444 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1496625075444 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL8M:pll8Min\|altpll:altpll_component\|PLL8M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL8M:pll8Min\|altpll:altpll_component\|PLL8M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496625075528 ""}  } { { "db/pll8m_altpll.v" "" { Text "E:/program/AP02/db/pll8m_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 51 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496625075528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n_buf\[1\]  " "Automatically promoted node rst_n_buf\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496625075528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave_transceiver:spi_xver1\|rx_data_ready " "Destination node spi_slave_transceiver:spi_xver1\|rx_data_ready" {  } { { "spi_slave_transceiver.v" "" { Text "E:/program/AP02/spi_slave_transceiver.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 569 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496625075528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[14\]~2 " "Destination node pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[14\]~2" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 1046 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496625075528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[13\]~6 " "Destination node pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[13\]~6" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 1050 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496625075528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[12\]~10 " "Destination node pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[12\]~10" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 1054 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496625075528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[11\]~14 " "Destination node pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[11\]~14" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 1058 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496625075528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[10\]~18 " "Destination node pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[10\]~18" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 1062 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496625075528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[9\]~22 " "Destination node pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[9\]~22" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 1066 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496625075528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[8\]~26 " "Destination node pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[8\]~26" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 1070 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496625075528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[7\]~30 " "Destination node pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[7\]~30" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 1074 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496625075528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[6\]~34 " "Destination node pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[6\]~34" {  } { { "pwm_gen_servo.v" "" { Text "E:/program/AP02/pwm_gen_servo.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 1078 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496625075528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1496625075528 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496625075528 ""}  } { { "top.v" "" { Text "E:/program/AP02/top.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/program/AP02/" { { 0 { 0 ""} 0 869 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496625075528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1496625076220 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496625076222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496625076222 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496625076225 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496625076230 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1496625076234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1496625076234 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1496625076235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1496625076266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1496625076270 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1496625076270 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.0V 8 0 0 " "Number of I/O pins in group: 8 (unused VREF, 3.0V VCCIO, 8 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.0-V LVCMOS. " "I/O standards used: 3.0-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1496625076340 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1496625076340 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1496625076340 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 3.0V 2 6 " "I/O bank number 1A does not use VREF pins and has 3.0V VCCIO pins. 2 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496625076341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496625076341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.0V 2 14 " "I/O bank number 2 does not use VREF pins and has 3.0V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496625076341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.0V 10 20 " "I/O bank number 3 does not use VREF pins and has 3.0V VCCIO pins. 10 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496625076341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.0V 4 12 " "I/O bank number 5 does not use VREF pins and has 3.0V VCCIO pins. 4 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496625076341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.0V 3 19 " "I/O bank number 6 does not use VREF pins and has 3.0V VCCIO pins. 3 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496625076341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.0V 11 17 " "I/O bank number 8 does not use VREF pins and has 3.0V VCCIO pins. 11 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496625076341 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1496625076341 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1496625076341 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496625076617 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1496625076622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1496625077488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496625077717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1496625077733 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1496625078244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496625078244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1496625078959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "E:/program/AP02/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1496625079440 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1496625079440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1496625079568 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1496625079568 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1496625079568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496625079571 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1496625079600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496625079705 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496625080277 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496625080353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496625080884 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496625081498 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cpu1_rst_n 3.0-V LVCMOS B6 " "Pin cpu1_rst_n uses I/O standard 3.0-V LVCMOS located at B6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1496625081894 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cpu1_spi_in 3.0-V LVCMOS A8 " "Pin cpu1_spi_in uses I/O standard 3.0-V LVCMOS located at A8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1496625081894 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cpu1_uart1_rx 3.0-V LVCMOS A6 " "Pin cpu1_uart1_rx uses I/O standard 3.0-V LVCMOS located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1496625081894 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cpu1_uart5_rx 3.0-V LVCMOS B1 " "Pin cpu1_uart5_rx uses I/O standard 3.0-V LVCMOS located at B1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1496625081894 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cpu1_uart5_tx 3.0-V LVCMOS C1 " "Pin cpu1_uart5_tx uses I/O standard 3.0-V LVCMOS located at C1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1496625081894 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cpu1_uart1_tx 3.0-V LVCMOS A7 " "Pin cpu1_uart1_tx uses I/O standard 3.0-V LVCMOS located at A7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1496625081894 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cpu1_spi_sck 3.0-V LVCMOS B10 " "Pin cpu1_spi_sck uses I/O standard 3.0-V LVCMOS located at B10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1496625081894 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cpu1_spi_cs 3.0-V LVCMOS A10 " "Pin cpu1_spi_cs uses I/O standard 3.0-V LVCMOS located at A10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1496625081894 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "rc_pwm_in\[3\] 3.0-V LVCMOS E1 " "Pin rc_pwm_in\[3\] uses I/O standard 3.0-V LVCMOS located at E1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1496625081894 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "rc_pwm_in\[5\] 3.0-V LVCMOS C9 " "Pin rc_pwm_in\[5\] uses I/O standard 3.0-V LVCMOS located at C9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1496625081894 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cpu1_spi_out 3.0-V LVCMOS A11 " "Pin cpu1_spi_out uses I/O standard 3.0-V LVCMOS located at A11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1496625081894 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "board_id\[2\] 3.0-V LVCMOS E5 " "Pin board_id\[2\] uses I/O standard 3.0-V LVCMOS located at E5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1496625081894 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/program/AP02/output_files/top.fit.smsg " "Generated suppressed messages file E:/program/AP02/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1496625081981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1569 " "Peak virtual memory: 1569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496625082389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 09:11:22 2017 " "Processing ended: Mon Jun 05 09:11:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496625082389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496625082389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496625082389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1496625082389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1496625086185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496625086190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 09:11:26 2017 " "Processing started: Mon Jun 05 09:11:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496625086190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1496625086190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AP02 -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AP02 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1496625086191 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1496625086798 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1496625086826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496625087070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 09:11:27 2017 " "Processing ended: Mon Jun 05 09:11:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496625087070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496625087070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496625087070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1496625087070 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1496625090855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496625090862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 09:11:30 2017 " "Processing started: Mon Jun 05 09:11:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496625090862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625090862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off AP02 -c top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off AP02 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625090862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091089 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "120 " "TimeQuest Timing Analyzer is analyzing 120 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091393 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091401 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk8M " "Node: clk8M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpld_local_time\[1\] clk8M " "Register cpld_local_time\[1\] is being clocked by clk8M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1496625091409 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091409 "|top|clk8M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n_buf\[1\] " "Node: rst_n_buf\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~53 rst_n_buf\[1\] " "Latch pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~53 is being clocked by rst_n_buf\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1496625091409 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091409 "|top|rst_n_buf[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll8Min\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pll8Min\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1496625091420 ""}  } {  } 0 332056 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091420 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091420 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091431 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091433 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091450 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625091935 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625093687 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625094384 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "138.59 mW " "Total thermal power estimate for the design is 138.59 mW" {  } { { "d:/installedapp/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/installedapp/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625094427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 7 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496625094552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 09:11:34 2017 " "Processing ended: Mon Jun 05 09:11:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496625094552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496625094552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496625094552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625094552 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1496625098408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496625098415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 09:11:38 2017 " "Processing started: Mon Jun 05 09:11:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496625098415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AP02 -c top " "Command: quartus_sta AP02 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098415 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1496625098533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098679 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "120 " "TimeQuest Timing Analyzer is analyzing 120 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098767 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098807 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk8M " "Node: clk8M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpld_local_time\[1\] clk8M " "Register cpld_local_time\[1\] is being clocked by clk8M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1496625098813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098813 "|top|clk8M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n_buf\[1\] " "Node: rst_n_buf\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~53 rst_n_buf\[1\] " "Latch pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~53 is being clocked by rst_n_buf\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1496625098813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098813 "|top|rst_n_buf[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll8Min\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pll8Min\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1496625098817 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098817 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098817 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1496625098818 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1496625098826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098828 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1496625098830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098842 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1496625098855 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625098878 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099602 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk8M " "Node: clk8M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpld_local_time\[1\] clk8M " "Register cpld_local_time\[1\] is being clocked by clk8M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1496625099665 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099665 "|top|clk8M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n_buf\[1\] " "Node: rst_n_buf\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~53 rst_n_buf\[1\] " "Latch pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~53 is being clocked by rst_n_buf\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1496625099665 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099665 "|top|rst_n_buf[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll8Min\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pll8Min\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1496625099666 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099666 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099682 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1496625099696 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk8M " "Node: clk8M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpld_local_time\[1\] clk8M " "Register cpld_local_time\[1\] is being clocked by clk8M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1496625099807 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099807 "|top|clk8M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n_buf\[1\] " "Node: rst_n_buf\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~53 rst_n_buf\[1\] " "Latch pwm_gen_servo:pwm_gen_cpu\|pulse_width_channel1\[1\]~53 is being clocked by rst_n_buf\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1496625099808 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099808 "|top|rst_n_buf[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll8Min\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pll8Min\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1496625099809 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099809 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625099823 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625100595 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625100596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "825 " "Peak virtual memory: 825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496625100643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 09:11:40 2017 " "Processing ended: Mon Jun 05 09:11:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496625100643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496625100643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496625100643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625100643 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 167 s " "Quartus Prime Full Compilation was successful. 0 errors, 167 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496625101308 ""}
