#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002072cff2a50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002072cf8edf0 .scope module, "tb_fetch" "tb_fetch" 3 2;
 .timescale -9 -12;
v000002072d053cd0_0 .net "addr", 31 0, v000002072cfe6b30_0;  1 drivers
v000002072d054ef0_0 .net "addr_ready", 0 0, v000002072cfe57d0_0;  1 drivers
v000002072d054810_0 .var "b_target", 31 0;
v000002072d053d70_0 .var "branch", 0 0;
v000002072d0550d0_0 .net "cache_ack", 0 0, L_000002072cfc2020;  1 drivers
v000002072d057400_0 .var "clk", 0 0;
v000002072d056b40_0 .net "final_inst", 31 0, L_000002072cfc1610;  1 drivers
v000002072d055c40_0 .net "final_pc", 31 0, L_000002072cfc1fb0;  1 drivers
v000002072d0574a0_0 .net "inst", 31 0, v000002072d054450_0;  1 drivers
v000002072d0575e0_0 .var "j_target", 31 0;
v000002072d0565a0_0 .var "jal", 0 0;
v000002072d056be0_0 .var "rst", 0 0;
v000002072d056140_0 .var "stall", 0 0;
S_000002072cf8ef80 .scope module, "dut" "fetch" 3 17, 4 1 0, S_000002072cf8edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cache_ack";
    .port_info 3 /INPUT 32 "inst";
    .port_info 4 /OUTPUT 1 "addr_ready";
    .port_info 5 /OUTPUT 32 "addr";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /INPUT 1 "jal";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 32 "j_target";
    .port_info 10 /INPUT 32 "b_target";
    .port_info 11 /OUTPUT 32 "final_pc";
    .port_info 12 /OUTPUT 32 "final_inst";
enum000002072cfad380 .enum2/s (32)
   "SEND" 0,
   "WAIT" 1,
   "SEND_O" 2,
   "WAIT_ACK" 3,
   "WAIT_O" 4
 ;
L_000002072cfc1610 .functor BUFZ 32, v000002072cfe6c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002072cfc1fb0 .functor BUFZ 32, v000002072cfe4f10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002072cfe6b30_0 .var "addr", 31 0;
v000002072cfe57d0_0 .var "addr_ready", 0 0;
v000002072cfe5550_0 .net "b_target", 31 0, v000002072d054810_0;  1 drivers
v000002072cfe5410_0 .net "branch", 0 0, v000002072d053d70_0;  1 drivers
v000002072cfe6950_0 .net "cache_ack", 0 0, L_000002072cfc2020;  alias, 1 drivers
v000002072cfe5370_0 .net "clk", 0 0, v000002072d057400_0;  1 drivers
v000002072cfe6c70_0 .var "finalI", 31 0;
v000002072cfe5870_0 .net "final_inst", 31 0, L_000002072cfc1610;  alias, 1 drivers
v000002072cfe5910_0 .net "final_pc", 31 0, L_000002072cfc1fb0;  alias, 1 drivers
v000002072cfe59b0_0 .net "inst", 31 0, v000002072d054450_0;  alias, 1 drivers
v000002072cfe6130_0 .net "j_target", 31 0, v000002072d0575e0_0;  1 drivers
v000002072cfe6db0_0 .net "jal", 0 0, v000002072d0565a0_0;  1 drivers
v000002072cfe5f50_0 .var "next_finalI", 31 0;
v000002072cfe6d10_0 .var "next_pc", 31 0;
v000002072cfe5ff0_0 .var/2s "next_state", 31 0;
v000002072cfe5af0_0 .var "next_target", 31 0;
L_000002072d05b998 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v000002072cfe68b0_0 .net "nop", 31 0, L_000002072d05b998;  1 drivers
v000002072cfe4f10_0 .var "pc", 31 0;
v000002072cfe6090_0 .net "rst", 0 0, v000002072d056be0_0;  1 drivers
v000002072cfe6a90_0 .net "stall", 0 0, v000002072d056140_0;  1 drivers
v000002072cfe61d0_0 .var/2s "state", 31 0;
v000002072cfe6450_0 .var "target", 31 0;
E_000002072cfd4270 .event posedge, v000002072cfe6090_0, v000002072cfe5370_0;
E_000002072cfd43b0/0 .event anyedge, v000002072cfe61d0_0, v000002072cfe4f10_0, v000002072cfe68b0_0, v000002072cfe6450_0;
E_000002072cfd43b0/1 .event anyedge, v000002072cfe6db0_0, v000002072cfe6130_0, v000002072cfe5410_0, v000002072cfe5550_0;
E_000002072cfd43b0/2 .event anyedge, v000002072cfe6a90_0, v000002072cfe6950_0, v000002072cfe59b0_0;
E_000002072cfd43b0 .event/or E_000002072cfd43b0/0, E_000002072cfd43b0/1, E_000002072cfd43b0/2;
S_000002072cf8c150 .scope module, "i0" "icache" 3 39, 5 1 0, S_000002072cf8edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 1 "send_pulse";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 32 "inst";
    .port_info 5 /OUTPUT 1 "ack";
enum000002072cfad7f0 .enum2/s (32)
   "START_WB" 0,
   "POLL" 1,
   "IDLE_WB" 2
 ;
enum000002072cfad890 .enum2/s (32)
   "REC" 0,
   "SEND" 1
 ;
enum000002072cfad750 .enum2/s (32)
   "START_WRITE" 0,
   "WAIT_BUSY" 1,
   "REWRITE" 2,
   "IDLE_WRITE" 3
 ;
L_000002072cfc2020 .functor OR 1, v000002072d054a90_0, v000002072d0552b0_0, C4<0>, C4<0>;
L_000002072cfc1530 .functor NOT 1, v000002072d056be0_0, C4<0>, C4<0>, C4<0>;
L_000002072cfc16f0 .functor NOT 1, v000002072d056be0_0, C4<0>, C4<0>, C4<0>;
L_000002072cfc2100 .functor NOT 1, v000002072d056be0_0, C4<0>, C4<0>, C4<0>;
L_000002072cfc1450 .functor NOT 1, v000002072d056be0_0, C4<0>, C4<0>, C4<0>;
L_000002072cfc1ca0 .functor NOT 1, v000002072d056be0_0, C4<0>, C4<0>, C4<0>;
v000002072d0543b0_0 .net "ack", 0 0, L_000002072cfc2020;  alias, 1 drivers
v000002072d054a90_0 .var "ack_hit", 0 0;
v000002072d0552b0_0 .var "ack_miss", 0 0;
v000002072d0549f0_0 .net "addr", 31 0, v000002072cfe6b30_0;  alias, 1 drivers
v000002072d055710_0 .var "addr_0", 31 0;
v000002072d055850_0 .var "addr_1", 31 0;
v000002072d053f50_0 .var "addr_2", 31 0;
v000002072d053ff0_0 .var "addr_3", 31 0;
v000002072d054e50_0 .net "busy_0", 0 0, v000002072cfe6310_0;  1 drivers
v000002072d055350_0 .net "busy_1", 0 0, v000002072cfe5190_0;  1 drivers
v000002072d0555d0_0 .net "busy_2", 0 0, v000002072d052300_0;  1 drivers
v000002072d0553f0_0 .net "busy_3", 0 0, v000002072d051c20_0;  1 drivers
v000002072d055670_0 .net "clk", 0 0, v000002072d057400_0;  alias, 1 drivers
v000002072d055170_0 .var "ct", 1 0;
v000002072d054d10 .array "data", 15 0, 58 0;
v000002072d054c70_0 .var/2s "hit", 31 0;
v000002072d053e10_0 .net "idx", 3 0, L_000002072d0561e0;  1 drivers
v000002072d054450_0 .var "inst", 31 0;
v000002072d055210_0 .var "next_ct", 1 0;
v000002072d0544f0 .array "next_data", 15 0, 58 0;
v000002072d054f90_0 .var/2s "next_hit", 31 0;
v000002072d055490_0 .var "next_idx", 3 0;
v000002072d054310_0 .var "next_origin", 25 0;
v000002072d053eb0_0 .var/2s "next_wb", 31 0;
v000002072d054b30_0 .var/2s "next_write", 31 0;
v000002072d054bd0_0 .var "origin", 25 0;
v000002072d054090_0 .net "rdata_0", 31 0, v000002072cfe5eb0_0;  1 drivers
v000002072d054130_0 .net "rdata_1", 31 0, v000002072d051e00_0;  1 drivers
v000002072d054db0_0 .net "rdata_2", 31 0, v000002072d0523a0_0;  1 drivers
v000002072d053af0_0 .net "rdata_3", 31 0, v000002072d052580_0;  1 drivers
v000002072d0557b0_0 .net "rdata_solo", 31 0, v000002072d052da0_0;  1 drivers
v000002072d0541d0_0 .var "reg_idx", 3 0;
v000002072d054630_0 .var "req", 0 0;
v000002072d0539b0_0 .var "req_solo", 0 0;
v000002072d053a50_0 .net "rst", 0 0, v000002072d056be0_0;  alias, 1 drivers
v000002072d054590_0 .net "send_pulse", 0 0, v000002072cfe57d0_0;  alias, 1 drivers
v000002072d054270_0 .net "tag", 25 0, L_000002072d0563c0;  1 drivers
v000002072d053b90_0 .net "valid_0", 0 0, v000002072cfe6630_0;  1 drivers
v000002072d0546d0_0 .net "valid_1", 0 0, v000002072d052260_0;  1 drivers
v000002072d0548b0_0 .net "valid_2", 0 0, v000002072d053480_0;  1 drivers
v000002072d053c30_0 .net "valid_3", 0 0, v000002072d053840_0;  1 drivers
v000002072d054770_0 .net "valid_solo", 0 0, v000002072d052f80_0;  1 drivers
v000002072d054950_0 .var/2s "wb", 31 0;
v000002072d055030_0 .var/2s "write", 31 0;
E_000002072cfd4630/0 .event anyedge, v000002072d054950_0, v000002072d053e10_0, v000002072d054bd0_0, v000002072d055170_0;
v000002072d054d10_0 .array/port v000002072d054d10, 0;
v000002072d054d10_1 .array/port v000002072d054d10, 1;
v000002072d054d10_2 .array/port v000002072d054d10, 2;
E_000002072cfd4630/1 .event anyedge, v000002072d055030_0, v000002072d054d10_0, v000002072d054d10_1, v000002072d054d10_2;
v000002072d054d10_3 .array/port v000002072d054d10, 3;
v000002072d054d10_4 .array/port v000002072d054d10, 4;
v000002072d054d10_5 .array/port v000002072d054d10, 5;
v000002072d054d10_6 .array/port v000002072d054d10, 6;
E_000002072cfd4630/2 .event anyedge, v000002072d054d10_3, v000002072d054d10_4, v000002072d054d10_5, v000002072d054d10_6;
v000002072d054d10_7 .array/port v000002072d054d10, 7;
v000002072d054d10_8 .array/port v000002072d054d10, 8;
v000002072d054d10_9 .array/port v000002072d054d10, 9;
v000002072d054d10_10 .array/port v000002072d054d10, 10;
E_000002072cfd4630/3 .event anyedge, v000002072d054d10_7, v000002072d054d10_8, v000002072d054d10_9, v000002072d054d10_10;
v000002072d054d10_11 .array/port v000002072d054d10, 11;
v000002072d054d10_12 .array/port v000002072d054d10, 12;
v000002072d054d10_13 .array/port v000002072d054d10, 13;
v000002072d054d10_14 .array/port v000002072d054d10, 14;
E_000002072cfd4630/4 .event anyedge, v000002072d054d10_11, v000002072d054d10_12, v000002072d054d10_13, v000002072d054d10_14;
v000002072d054d10_15 .array/port v000002072d054d10, 15;
E_000002072cfd4630/5 .event anyedge, v000002072d054d10_15, v000002072d054c70_0, v000002072d052f80_0, v000002072d052da0_0;
E_000002072cfd4630/6 .event anyedge, v000002072cfe57d0_0, v000002072d054d10_0, v000002072d054d10_1, v000002072d054d10_2;
E_000002072cfd4630/7 .event anyedge, v000002072d054d10_3, v000002072d054d10_4, v000002072d054d10_5, v000002072d054d10_6;
E_000002072cfd4630/8 .event anyedge, v000002072d054d10_7, v000002072d054d10_8, v000002072d054d10_9, v000002072d054d10_10;
E_000002072cfd4630/9 .event anyedge, v000002072d054d10_11, v000002072d054d10_12, v000002072d054d10_13, v000002072d054d10_14;
E_000002072cfd4630/10 .event anyedge, v000002072d054d10_15, v000002072d054270_0, v000002072d054d10_0, v000002072d054d10_1;
E_000002072cfd4630/11 .event anyedge, v000002072d054d10_2, v000002072d054d10_3, v000002072d054d10_4, v000002072d054d10_5;
E_000002072cfd4630/12 .event anyedge, v000002072d054d10_6, v000002072d054d10_7, v000002072d054d10_8, v000002072d054d10_9;
E_000002072cfd4630/13 .event anyedge, v000002072d054d10_10, v000002072d054d10_11, v000002072d054d10_12, v000002072d054d10_13;
E_000002072cfd4630/14 .event anyedge, v000002072d054d10_14, v000002072d054d10_15, v000002072d0541d0_0, v000002072d054d10_0;
E_000002072cfd4630/15 .event anyedge, v000002072d054d10_1, v000002072d054d10_2, v000002072d054d10_3, v000002072d054d10_4;
E_000002072cfd4630/16 .event anyedge, v000002072d054d10_5, v000002072d054d10_6, v000002072d054d10_7, v000002072d054d10_8;
E_000002072cfd4630/17 .event anyedge, v000002072d054d10_9, v000002072d054d10_10, v000002072d054d10_11, v000002072d054d10_12;
E_000002072cfd4630/18 .event anyedge, v000002072d054d10_13, v000002072d054d10_14, v000002072d054d10_15, v000002072cfe6310_0;
E_000002072cfd4630/19 .event anyedge, v000002072cfe5190_0, v000002072d052300_0, v000002072d051c20_0, v000002072cfe6630_0;
E_000002072cfd4630/20 .event anyedge, v000002072d052260_0, v000002072d053480_0, v000002072d053840_0, v000002072cfe5eb0_0;
E_000002072cfd4630/21 .event anyedge, v000002072d051e00_0, v000002072d0523a0_0, v000002072d052580_0;
E_000002072cfd4630 .event/or E_000002072cfd4630/0, E_000002072cfd4630/1, E_000002072cfd4630/2, E_000002072cfd4630/3, E_000002072cfd4630/4, E_000002072cfd4630/5, E_000002072cfd4630/6, E_000002072cfd4630/7, E_000002072cfd4630/8, E_000002072cfd4630/9, E_000002072cfd4630/10, E_000002072cfd4630/11, E_000002072cfd4630/12, E_000002072cfd4630/13, E_000002072cfd4630/14, E_000002072cfd4630/15, E_000002072cfd4630/16, E_000002072cfd4630/17, E_000002072cfd4630/18, E_000002072cfd4630/19, E_000002072cfd4630/20, E_000002072cfd4630/21;
L_000002072d0561e0 .part v000002072cfe6b30_0, 2, 4;
L_000002072d0563c0 .part v000002072cfe6b30_0, 6, 26;
S_000002072cfa9770 .scope module, "wb0" "wb_simulator" 5 245, 6 1 0, S_000002072cf8c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_000002072cf91c70 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
P_000002072cf91ca8 .param/l "LATENCY" 0 6 4, +C4<00000000000000000000000000000011>;
P_000002072cf91ce0 .param/str "MEM_FILE" 0 6 2, "instruction_memory.memh";
v000002072cfe4fb0_0 .net "addr", 31 0, v000002072d055710_0;  1 drivers
v000002072cfe6590_0 .var "addr_reg", 31 0;
v000002072cfe6310_0 .var "busy", 0 0;
v000002072cfe66d0_0 .net "clk", 0 0, v000002072d057400_0;  alias, 1 drivers
v000002072cfe5d70_0 .var "counter", 1 0;
v000002072cfe5b90 .array "mem", 1023 0, 31 0;
v000002072cfe5e10_0 .var "pending", 0 0;
v000002072cfe5eb0_0 .var "rdata", 31 0;
v000002072cfe63b0_0 .net "req", 0 0, v000002072d054630_0;  1 drivers
v000002072cfe64f0_0 .net "rst_n", 0 0, L_000002072cfc16f0;  1 drivers
v000002072cfe6630_0 .var "valid", 0 0;
L_000002072d05bab8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002072cfe5050_0 .net "wdata", 31 0, L_000002072d05bab8;  1 drivers
L_000002072d05ba70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002072cfe6770_0 .net "we", 0 0, L_000002072d05ba70;  1 drivers
E_000002072cfd4b70/0 .event negedge, v000002072cfe64f0_0;
E_000002072cfd4b70/1 .event posedge, v000002072cfe5370_0;
E_000002072cfd4b70 .event/or E_000002072cfd4b70/0, E_000002072cfd4b70/1;
S_000002072cfa9900 .scope module, "wb1" "wb_simulator" 5 261, 6 1 0, S_000002072cf8c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_000002072cf92090 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
P_000002072cf920c8 .param/l "LATENCY" 0 6 4, +C4<00000000000000000000000000000011>;
P_000002072cf92100 .param/str "MEM_FILE" 0 6 2, "instruction_memory.memh";
v000002072cfe6bd0_0 .net "addr", 31 0, v000002072d055850_0;  1 drivers
v000002072cfe50f0_0 .var "addr_reg", 31 0;
v000002072cfe5190_0 .var "busy", 0 0;
v000002072cfe52d0_0 .net "clk", 0 0, v000002072d057400_0;  alias, 1 drivers
v000002072d052620_0 .var "counter", 1 0;
v000002072d053160 .array "mem", 1023 0, 31 0;
v000002072d0521c0_0 .var "pending", 0 0;
v000002072d051e00_0 .var "rdata", 31 0;
v000002072d0537a0_0 .net "req", 0 0, v000002072d054630_0;  alias, 1 drivers
v000002072d052c60_0 .net "rst_n", 0 0, L_000002072cfc2100;  1 drivers
v000002072d052260_0 .var "valid", 0 0;
L_000002072d05bb48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002072d0519a0_0 .net "wdata", 31 0, L_000002072d05bb48;  1 drivers
L_000002072d05bb00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002072d0526c0_0 .net "we", 0 0, L_000002072d05bb00;  1 drivers
E_000002072cfd3f70/0 .event negedge, v000002072d052c60_0;
E_000002072cfd3f70/1 .event posedge, v000002072cfe5370_0;
E_000002072cfd3f70 .event/or E_000002072cfd3f70/0, E_000002072cfd3f70/1;
S_000002072cf926b0 .scope module, "wb2" "wb_simulator" 5 277, 6 1 0, S_000002072cf8c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_000002072cf91d20 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
P_000002072cf91d58 .param/l "LATENCY" 0 6 4, +C4<00000000000000000000000000000011>;
P_000002072cf91d90 .param/str "MEM_FILE" 0 6 2, "instruction_memory.memh";
v000002072d051a40_0 .net "addr", 31 0, v000002072d053f50_0;  1 drivers
v000002072d051fe0_0 .var "addr_reg", 31 0;
v000002072d052300_0 .var "busy", 0 0;
v000002072d051ae0_0 .net "clk", 0 0, v000002072d057400_0;  alias, 1 drivers
v000002072d052760_0 .var "counter", 1 0;
v000002072d0533e0 .array "mem", 1023 0, 31 0;
v000002072d052800_0 .var "pending", 0 0;
v000002072d0523a0_0 .var "rdata", 31 0;
v000002072d053200_0 .net "req", 0 0, v000002072d054630_0;  alias, 1 drivers
v000002072d0532a0_0 .net "rst_n", 0 0, L_000002072cfc1450;  1 drivers
v000002072d053480_0 .var "valid", 0 0;
L_000002072d05bbd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002072d053340_0 .net "wdata", 31 0, L_000002072d05bbd8;  1 drivers
L_000002072d05bb90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002072d053520_0 .net "we", 0 0, L_000002072d05bb90;  1 drivers
E_000002072cfd46f0/0 .event negedge, v000002072d0532a0_0;
E_000002072cfd46f0/1 .event posedge, v000002072cfe5370_0;
E_000002072cfd46f0 .event/or E_000002072cfd46f0/0, E_000002072cfd46f0/1;
S_000002072cf92840 .scope module, "wb3" "wb_simulator" 5 293, 6 1 0, S_000002072cf8c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_000002072cf92560 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
P_000002072cf92598 .param/l "LATENCY" 0 6 4, +C4<00000000000000000000000000000011>;
P_000002072cf925d0 .param/str "MEM_FILE" 0 6 2, "instruction_memory.memh";
v000002072d052080_0 .net "addr", 31 0, v000002072d053ff0_0;  1 drivers
v000002072d051b80_0 .var "addr_reg", 31 0;
v000002072d051c20_0 .var "busy", 0 0;
v000002072d052440_0 .net "clk", 0 0, v000002072d057400_0;  alias, 1 drivers
v000002072d053660_0 .var "counter", 1 0;
v000002072d0535c0 .array "mem", 1023 0, 31 0;
v000002072d052a80_0 .var "pending", 0 0;
v000002072d052580_0 .var "rdata", 31 0;
v000002072d053700_0 .net "req", 0 0, v000002072d054630_0;  alias, 1 drivers
v000002072d051cc0_0 .net "rst_n", 0 0, L_000002072cfc1ca0;  1 drivers
v000002072d053840_0 .var "valid", 0 0;
L_000002072d05bc68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002072d0530c0_0 .net "wdata", 31 0, L_000002072d05bc68;  1 drivers
L_000002072d05bc20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002072d052120_0 .net "we", 0 0, L_000002072d05bc20;  1 drivers
E_000002072cfd4df0/0 .event negedge, v000002072d051cc0_0;
E_000002072cfd4df0/1 .event posedge, v000002072cfe5370_0;
E_000002072cfd4df0 .event/or E_000002072cfd4df0/0, E_000002072cfd4df0/1;
S_000002072cf86580 .scope module, "wb_solo_inst" "wb_simulator" 5 228, 6 1 0, S_000002072cf8c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_000002072cf91b10 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
P_000002072cf91b48 .param/l "LATENCY" 0 6 4, +C4<00000000000000000000000000000011>;
P_000002072cf91b80 .param/str "MEM_FILE" 0 6 2, "instruction_memory.memh";
v000002072d0528a0_0 .net "addr", 31 0, v000002072cfe6b30_0;  alias, 1 drivers
v000002072d051ea0_0 .var "addr_reg", 31 0;
v000002072d0524e0_0 .var "busy", 0 0;
v000002072d051f40_0 .net "clk", 0 0, v000002072d057400_0;  alias, 1 drivers
v000002072d0529e0_0 .var "counter", 1 0;
v000002072d052bc0 .array "mem", 1023 0, 31 0;
v000002072d052d00_0 .var "pending", 0 0;
v000002072d052da0_0 .var "rdata", 31 0;
v000002072d052e40_0 .net "req", 0 0, v000002072d0539b0_0;  1 drivers
v000002072d052ee0_0 .net "rst_n", 0 0, L_000002072cfc1530;  1 drivers
v000002072d052f80_0 .var "valid", 0 0;
L_000002072d05ba28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002072d053020_0 .net "wdata", 31 0, L_000002072d05ba28;  1 drivers
L_000002072d05b9e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002072d055530_0 .net "we", 0 0, L_000002072d05b9e0;  1 drivers
E_000002072cfd72b0/0 .event negedge, v000002072d052ee0_0;
E_000002072cfd72b0/1 .event posedge, v000002072cfe5370_0;
E_000002072cfd72b0 .event/or E_000002072cfd72b0/0, E_000002072cfd72b0/1;
S_000002072cf6d560 .scope task, "reset" "reset" 3 51, 3 51 0, S_000002072cf8edf0;
 .timescale -9 -12;
E_000002072cfd4930 .event posedge, v000002072cfe5370_0;
TD_tb_fetch.reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002072d056be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002072d056140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002072d0565a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002072d053d70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072d0575e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072d054810_0, 0, 32;
    %wait E_000002072cfd4930;
    %wait E_000002072cfd4930;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002072d056be0_0, 0, 1;
    %end;
S_000002072cf6d6f0 .scope task, "trans" "trans" 3 65, 3 65 0, S_000002072cf8edf0;
 .timescale -9 -12;
TD_tb_fetch.trans ;
T_1.0 ;
    %wait E_000002072cfd4930;
    %load/vec4 v000002072d056b40_0;
    %cmpi/e 19, 0, 32;
    %jmp/1 T_1.0, 4;
    %load/vec4 v000002072d056b40_0;
    %load/vec4 v000002072d055c40_0;
    %cmp/ne;
    %jmp/0xz  T_1.1, 4;
    %vpi_call/w 3 73 "$display", "[%0t] WRONG INST: pc=0x%08h inst=0x%08h", $time, v000002072d055c40_0, v000002072d056b40_0 {0 0 0};
    %jmp T_1.2;
T_1.1 ;
    %vpi_call/w 3 75 "$display", "[%0t] CORRECT INST: pc=0x%08h inst=0x%08h", $time, v000002072d055c40_0, v000002072d056b40_0 {0 0 0};
T_1.2 ;
    %end;
    .scope S_000002072cf8ef80;
T_2 ;
Ewait_0 .event/or E_000002072cfd43b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002072cfe61d0_0;
    %store/vec4 v000002072cfe5ff0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002072cfe57d0_0, 0, 1;
    %load/vec4 v000002072cfe4f10_0;
    %store/vec4 v000002072cfe6d10_0, 0, 32;
    %load/vec4 v000002072cfe68b0_0;
    %store/vec4 v000002072cfe5f50_0, 0, 32;
    %load/vec4 v000002072cfe6450_0;
    %store/vec4 v000002072cfe5af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072cfe6b30_0, 0, 32;
    %load/vec4 v000002072cfe61d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000002072cfe6db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v000002072cfe6130_0;
    %store/vec4 v000002072cfe6b30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002072cfe57d0_0, 0, 1;
    %load/vec4 v000002072cfe6130_0;
    %store/vec4 v000002072cfe5af0_0, 0, 32;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000002072cfe5410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v000002072cfe5550_0;
    %store/vec4 v000002072cfe6b30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002072cfe57d0_0, 0, 1;
    %load/vec4 v000002072cfe5550_0;
    %store/vec4 v000002072cfe5af0_0, 0, 32;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000002072cfe6a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v000002072cfe4f10_0;
    %addi 4, 0, 32;
    %store/vec4 v000002072cfe6b30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002072cfe57d0_0, 0, 1;
T_2.10 ;
T_2.9 ;
T_2.7 ;
    %load/vec4 v000002072cfe6950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v000002072cfe6db0_0;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v000002072cfe6130_0;
    %store/vec4 v000002072cfe6d10_0, 0, 32;
    %load/vec4 v000002072cfe59b0_0;
    %store/vec4 v000002072cfe5f50_0, 0, 32;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002072cfe6950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.17, 9;
    %load/vec4 v000002072cfe5410_0;
    %and;
T_2.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v000002072cfe5550_0;
    %store/vec4 v000002072cfe6d10_0, 0, 32;
    %load/vec4 v000002072cfe59b0_0;
    %store/vec4 v000002072cfe5f50_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000002072cfe6950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %load/vec4 v000002072cfe4f10_0;
    %addi 4, 0, 32;
    %store/vec4 v000002072cfe6d10_0, 0, 32;
    %load/vec4 v000002072cfe59b0_0;
    %store/vec4 v000002072cfe5f50_0, 0, 32;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v000002072cfe6a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.22, 9;
    %load/vec4 v000002072cfe6db0_0;
    %nor/r;
    %and;
T_2.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v000002072cfe4f10_0;
    %store/vec4 v000002072cfe6d10_0, 0, 32;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v000002072cfe6db0_0;
    %load/vec4 v000002072cfe5410_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.23, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002072cfe5ff0_0, 0, 32;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002072cfe5ff0_0, 0, 32;
T_2.24 ;
T_2.21 ;
T_2.19 ;
T_2.16 ;
T_2.13 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000002072cfe6db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %load/vec4 v000002072cfe6130_0;
    %store/vec4 v000002072cfe5af0_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v000002072cfe5410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %load/vec4 v000002072cfe5550_0;
    %store/vec4 v000002072cfe5af0_0, 0, 32;
T_2.27 ;
T_2.26 ;
    %load/vec4 v000002072cfe6950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.31, 9;
    %load/vec4 v000002072cfe6db0_0;
    %load/vec4 v000002072cfe5410_0;
    %or;
    %and;
T_2.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.29, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002072cfe5ff0_0, 0, 32;
    %jmp T_2.30;
T_2.29 ;
    %load/vec4 v000002072cfe6950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.34, 9;
    %load/vec4 v000002072cfe6a90_0;
    %and;
T_2.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %load/vec4 v000002072cfe4f10_0;
    %addi 4, 0, 32;
    %store/vec4 v000002072cfe6d10_0, 0, 32;
    %load/vec4 v000002072cfe59b0_0;
    %store/vec4 v000002072cfe5f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072cfe5ff0_0, 0, 32;
    %jmp T_2.33;
T_2.32 ;
    %load/vec4 v000002072cfe6db0_0;
    %load/vec4 v000002072cfe5410_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.35, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002072cfe5ff0_0, 0, 32;
    %jmp T_2.36;
T_2.35 ;
    %load/vec4 v000002072cfe6950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.37, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072cfe5ff0_0, 0, 32;
    %load/vec4 v000002072cfe59b0_0;
    %store/vec4 v000002072cfe5f50_0, 0, 32;
    %load/vec4 v000002072cfe4f10_0;
    %addi 4, 0, 32;
    %store/vec4 v000002072cfe6d10_0, 0, 32;
T_2.37 ;
T_2.36 ;
T_2.33 ;
T_2.30 ;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002072cfe57d0_0, 0, 1;
    %load/vec4 v000002072cfe6450_0;
    %store/vec4 v000002072cfe6b30_0, 0, 32;
    %load/vec4 v000002072cfe6950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.39, 8;
    %load/vec4 v000002072cfe59b0_0;
    %store/vec4 v000002072cfe5f50_0, 0, 32;
    %load/vec4 v000002072cfe6450_0;
    %store/vec4 v000002072cfe6d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072cfe5ff0_0, 0, 32;
    %jmp T_2.40;
T_2.39 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002072cfe5ff0_0, 0, 32;
T_2.40 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000002072cfe6950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.41, 8;
    %load/vec4 v000002072cfe59b0_0;
    %store/vec4 v000002072cfe5f50_0, 0, 32;
    %load/vec4 v000002072cfe6450_0;
    %store/vec4 v000002072cfe6d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072cfe5ff0_0, 0, 32;
T_2.41 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000002072cfe6950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.43, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002072cfe5ff0_0, 0, 32;
T_2.43 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002072cf8ef80;
T_3 ;
    %wait E_000002072cfd4270;
    %load/vec4 v000002072cfe6090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002072cfe61d0_0, 0;
    %pushi/vec4 4294967292, 0, 32;
    %assign/vec4 v000002072cfe4f10_0, 0;
    %load/vec4 v000002072cfe68b0_0;
    %assign/vec4 v000002072cfe6c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002072cfe6450_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002072cfe5ff0_0;
    %assign/vec4 v000002072cfe61d0_0, 0;
    %load/vec4 v000002072cfe6d10_0;
    %assign/vec4 v000002072cfe4f10_0, 0;
    %load/vec4 v000002072cfe5f50_0;
    %assign/vec4 v000002072cfe6c70_0, 0;
    %load/vec4 v000002072cfe5af0_0;
    %assign/vec4 v000002072cfe6450_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002072cf86580;
T_4 ;
    %vpi_call/w 6 20 "$readmemh", P_000002072cf91b80, v000002072d052bc0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002072cf86580;
T_5 ;
    %wait E_000002072cfd72b0;
    %load/vec4 v000002072d052ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002072d0529e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d052d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d0524e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d052f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002072d052da0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d052f80_0, 0;
    %load/vec4 v000002072d052e40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v000002072d0524e0_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072d052d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072d0524e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002072d0529e0_0, 0;
    %load/vec4 v000002072d0528a0_0;
    %assign/vec4 v000002072d051ea0_0, 0;
    %load/vec4 v000002072d055530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v000002072d053020_0;
    %load/vec4 v000002072d0528a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d052bc0, 0, 4;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000002072d052d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v000002072d0529e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d052d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d0524e0_0, 0;
    %load/vec4 v000002072d055530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v000002072d051ea0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000002072d052bc0, 4;
    %assign/vec4 v000002072d052da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072d052f80_0, 0;
T_5.11 ;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v000002072d0529e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v000002072d0529e0_0, 0;
T_5.10 ;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002072cfa9770;
T_6 ;
    %vpi_call/w 6 20 "$readmemh", P_000002072cf91ce0, v000002072cfe5b90 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002072cfa9770;
T_7 ;
    %wait E_000002072cfd4b70;
    %load/vec4 v000002072cfe64f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002072cfe5d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072cfe5e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072cfe6310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072cfe6630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002072cfe5eb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072cfe6630_0, 0;
    %load/vec4 v000002072cfe63b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v000002072cfe6310_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072cfe5e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072cfe6310_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002072cfe5d70_0, 0;
    %load/vec4 v000002072cfe4fb0_0;
    %assign/vec4 v000002072cfe6590_0, 0;
    %load/vec4 v000002072cfe6770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v000002072cfe5050_0;
    %load/vec4 v000002072cfe4fb0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072cfe5b90, 0, 4;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000002072cfe5e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v000002072cfe5d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072cfe5e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072cfe6310_0, 0;
    %load/vec4 v000002072cfe6770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %load/vec4 v000002072cfe6590_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000002072cfe5b90, 4;
    %assign/vec4 v000002072cfe5eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072cfe6630_0, 0;
T_7.11 ;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v000002072cfe5d70_0;
    %subi 1, 0, 2;
    %assign/vec4 v000002072cfe5d70_0, 0;
T_7.10 ;
T_7.7 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002072cfa9900;
T_8 ;
    %vpi_call/w 6 20 "$readmemh", P_000002072cf92100, v000002072d053160 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002072cfa9900;
T_9 ;
    %wait E_000002072cfd3f70;
    %load/vec4 v000002072d052c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002072d052620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d0521c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072cfe5190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d052260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002072d051e00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d052260_0, 0;
    %load/vec4 v000002072d0537a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v000002072cfe5190_0;
    %nor/r;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072d0521c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072cfe5190_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002072d052620_0, 0;
    %load/vec4 v000002072cfe6bd0_0;
    %assign/vec4 v000002072cfe50f0_0, 0;
    %load/vec4 v000002072d0526c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v000002072d0519a0_0;
    %load/vec4 v000002072cfe6bd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d053160, 0, 4;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000002072d0521c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v000002072d052620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d0521c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072cfe5190_0, 0;
    %load/vec4 v000002072d0526c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v000002072cfe50f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000002072d053160, 4;
    %assign/vec4 v000002072d051e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072d052260_0, 0;
T_9.11 ;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v000002072d052620_0;
    %subi 1, 0, 2;
    %assign/vec4 v000002072d052620_0, 0;
T_9.10 ;
T_9.7 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002072cf926b0;
T_10 ;
    %vpi_call/w 6 20 "$readmemh", P_000002072cf91d90, v000002072d0533e0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002072cf926b0;
T_11 ;
    %wait E_000002072cfd46f0;
    %load/vec4 v000002072d0532a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002072d052760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d052800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d052300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d053480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002072d0523a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d053480_0, 0;
    %load/vec4 v000002072d053200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v000002072d052300_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072d052800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072d052300_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002072d052760_0, 0;
    %load/vec4 v000002072d051a40_0;
    %assign/vec4 v000002072d051fe0_0, 0;
    %load/vec4 v000002072d053520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v000002072d053340_0;
    %load/vec4 v000002072d051a40_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d0533e0, 0, 4;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000002072d052800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v000002072d052760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d052800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d052300_0, 0;
    %load/vec4 v000002072d053520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v000002072d051fe0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000002072d0533e0, 4;
    %assign/vec4 v000002072d0523a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072d053480_0, 0;
T_11.11 ;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v000002072d052760_0;
    %subi 1, 0, 2;
    %assign/vec4 v000002072d052760_0, 0;
T_11.10 ;
T_11.7 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002072cf92840;
T_12 ;
    %vpi_call/w 6 20 "$readmemh", P_000002072cf925d0, v000002072d0535c0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000002072cf92840;
T_13 ;
    %wait E_000002072cfd4df0;
    %load/vec4 v000002072d051cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002072d053660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d052a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d051c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d053840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002072d052580_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d053840_0, 0;
    %load/vec4 v000002072d053700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v000002072d051c20_0;
    %nor/r;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072d052a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072d051c20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002072d053660_0, 0;
    %load/vec4 v000002072d052080_0;
    %assign/vec4 v000002072d051b80_0, 0;
    %load/vec4 v000002072d052120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %load/vec4 v000002072d0530c0_0;
    %load/vec4 v000002072d052080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d0535c0, 0, 4;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000002072d052a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %load/vec4 v000002072d053660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d052a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002072d051c20_0, 0;
    %load/vec4 v000002072d052120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v000002072d051b80_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000002072d0535c0, 4;
    %assign/vec4 v000002072d052580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002072d053840_0, 0;
T_13.11 ;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v000002072d053660_0;
    %subi 1, 0, 2;
    %assign/vec4 v000002072d053660_0, 0;
T_13.10 ;
T_13.7 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002072cf8c150;
T_14 ;
Ewait_1 .event/or E_000002072cfd4630, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002072d0552b0_0, 0, 1;
    %load/vec4 v000002072d054950_0;
    %store/vec4 v000002072d053eb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002072d0539b0_0, 0, 1;
    %load/vec4 v000002072d053e10_0;
    %store/vec4 v000002072d055490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002072d054a90_0, 0, 1;
    %load/vec4 v000002072d054bd0_0;
    %store/vec4 v000002072d054310_0, 0, 26;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072d054450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002072d054630_0, 0, 1;
    %load/vec4 v000002072d055170_0;
    %store/vec4 v000002072d055210_0, 0, 2;
    %load/vec4 v000002072d055030_0;
    %store/vec4 v000002072d054b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072d055710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072d055850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072d053f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072d053ff0_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d054d10, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d0544f0, 4, 0;
    %load/vec4 v000002072d054c70_0;
    %store/vec4 v000002072d054f90_0, 0, 32;
    %load/vec4 v000002072d054950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.3;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002072d0539b0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002072d053eb0_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v000002072d054770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002072d053eb0_0, 0, 32;
    %load/vec4 v000002072d0557b0_0;
    %store/vec4 v000002072d054450_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002072d0552b0_0, 0, 1;
T_14.4 ;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %load/vec4 v000002072d054c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v000002072d054590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v000002072d053e10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002072d054d10, 4;
    %parti/s 1, 58, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.14, 9;
    %load/vec4 v000002072d054270_0;
    %load/vec4 v000002072d053e10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002072d054d10, 4;
    %parti/s 26, 32, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002072d054f90_0, 0, 32;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072d053eb0_0, 0, 32;
    %load/vec4 v000002072d054bd0_0;
    %load/vec4 v000002072d054270_0;
    %cmp/ne;
    %jmp/1 T_14.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002072d055030_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
T_14.17;
    %jmp/0xz  T_14.15, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072d054b30_0, 0, 32;
    %load/vec4 v000002072d054270_0;
    %store/vec4 v000002072d054310_0, 0, 26;
T_14.15 ;
T_14.13 ;
T_14.10 ;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072d054f90_0, 0, 32;
    %load/vec4 v000002072d0541d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002072d054d10, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v000002072d054450_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002072d054a90_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %load/vec4 v000002072d055030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %jmp T_14.23;
T_14.18 ;
    %load/vec4 v000002072d054e50_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.28, 8;
    %load/vec4 v000002072d055350_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.28;
    %jmp/1 T_14.27, 8;
    %load/vec4 v000002072d0555d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.27;
    %jmp/1 T_14.26, 8;
    %load/vec4 v000002072d0553f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.26;
    %jmp/0xz  T_14.24, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002072d055210_0, 0, 2;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002072d054b30_0, 0, 32;
    %jmp T_14.25;
T_14.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002072d054630_0, 0, 1;
    %load/vec4 v000002072d054bd0_0;
    %load/vec4 v000002072d055170_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %store/vec4 v000002072d055710_0, 0, 32;
    %load/vec4 v000002072d054bd0_0;
    %load/vec4 v000002072d055170_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 4, 0, 4;
    %store/vec4 v000002072d055850_0, 0, 32;
    %load/vec4 v000002072d054bd0_0;
    %load/vec4 v000002072d055170_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 8, 0, 4;
    %store/vec4 v000002072d053f50_0, 0, 32;
    %load/vec4 v000002072d054bd0_0;
    %load/vec4 v000002072d055170_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 12, 0, 4;
    %store/vec4 v000002072d053ff0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002072d054b30_0, 0, 32;
T_14.25 ;
    %jmp T_14.23;
T_14.19 ;
    %load/vec4 v000002072d053b90_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.33, 11;
    %load/vec4 v000002072d0546d0_0;
    %and;
T_14.33;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.32, 10;
    %load/vec4 v000002072d0548b0_0;
    %and;
T_14.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.31, 9;
    %load/vec4 v000002072d053c30_0;
    %and;
T_14.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.29, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072d054b30_0, 0, 32;
T_14.29 ;
    %jmp T_14.23;
T_14.20 ;
    %load/vec4 v000002072d053b90_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.38, 11;
    %load/vec4 v000002072d0546d0_0;
    %and;
T_14.38;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.37, 10;
    %load/vec4 v000002072d0548b0_0;
    %and;
T_14.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.36, 9;
    %load/vec4 v000002072d053c30_0;
    %and;
T_14.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.34, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002072d054bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072d054090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072d055170_0;
    %concati/vec4 0, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000002072d0544f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002072d054bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072d054130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072d055170_0;
    %concati/vec4 1, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000002072d0544f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002072d054bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072d054db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072d055170_0;
    %concati/vec4 2, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000002072d0544f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002072d054bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072d053af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072d055170_0;
    %concati/vec4 3, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000002072d0544f0, 4, 0;
    %load/vec4 v000002072d055170_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_14.39, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002072d054b30_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002072d055210_0, 0, 2;
    %jmp T_14.40;
T_14.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072d054b30_0, 0, 32;
    %load/vec4 v000002072d055170_0;
    %addi 1, 0, 2;
    %store/vec4 v000002072d055210_0, 0, 2;
T_14.40 ;
T_14.34 ;
    %jmp T_14.23;
T_14.21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002072d055210_0, 0, 2;
    %jmp T_14.23;
T_14.23 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002072cf8c150;
T_15 ;
    %wait E_000002072cfd4270;
    %load/vec4 v000002072d053a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v000002072d054bd0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002072d055030_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002072d054950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002072d054c70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002072d055170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002072d0541d0_0, 0;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072d054d10, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002072d055490_0;
    %assign/vec4 v000002072d0541d0_0, 0;
    %load/vec4 v000002072d054f90_0;
    %assign/vec4 v000002072d054c70_0, 0;
    %load/vec4 v000002072d054310_0;
    %assign/vec4 v000002072d054bd0_0, 0;
    %load/vec4 v000002072d054b30_0;
    %assign/vec4 v000002072d055030_0, 0;
    %load/vec4 v000002072d053eb0_0;
    %assign/vec4 v000002072d054950_0, 0;
    %load/vec4 v000002072d055210_0;
    %assign/vec4 v000002072d055170_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002072d0544f0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002072d054d10, 4, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002072cf8edf0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002072d057400_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000002072cf8edf0;
T_17 ;
    %delay 10000, 0;
    %load/vec4 v000002072d057400_0;
    %inv;
    %store/vec4 v000002072d057400_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000002072cf8edf0;
T_18 ;
    %vpi_call/w 3 80 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002072cf8edf0 {0 0 0};
    %fork TD_tb_fetch.reset, S_000002072cf6d560;
    %join;
    %pushi/vec4 10, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_tb_fetch.trans, S_000002072cf6d6f0;
    %join;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %delay 20000, 0;
    %vpi_call/w 3 93 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\tb\tb_fetch.sv";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\src\fetch.sv";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\src\icache.sv";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\src\wb_simulator.sv";
