

================================================================
== Vitis HLS Report for 'calculate_pseudoimage'
================================================================
* Date:           Fri Dec 19 23:51:05 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku025-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.676 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- computation_loop  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [PFN.cpp:52]   --->   Operation 36 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%avg_x_1_loc = alloca i64 1"   --->   Operation 37 'alloca' 'avg_x_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%avg_y_1_loc = alloca i64 1"   --->   Operation 38 'alloca' 'avg_y_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%avg_z_1_loc = alloca i64 1"   --->   Operation 39 'alloca' 'avg_z_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%pillar_count_loc = alloca i64 1"   --->   Operation 40 'alloca' 'pillar_count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indices = alloca i64 1" [PFN.cpp:29]   --->   Operation 41 'alloca' 'indices' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%indices_first = alloca i64 1" [PFN.cpp:29]   --->   Operation 42 'alloca' 'indices_first' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @calculate_pseudoimage_Pipeline_1, i32 %indices, i32 %indices_first"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 44 [1/1] (0.53ns)   --->   "%store_ln52 = store i32 0, i32 %i_1" [PFN.cpp:52]   --->   Operation 44 'store' 'store_ln52' <Predicate = true> <Delay = 0.53>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 45 [1/2] (2.39ns)   --->   "%call_ln0 = call void @calculate_pseudoimage_Pipeline_1, i32 %indices, i32 %indices_first"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 2.39> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @calculate_pseudoimage_Pipeline_collection_loop, i256 %pointcloud, i32 %pseudoimage_count, i576 %pseudoimage_data, i32 %indices, i32 %indices_first, i32 %pillar_count_loc"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @calculate_pseudoimage_Pipeline_collection_loop, i256 %pointcloud, i32 %pseudoimage_count, i576 %pseudoimage_data, i32 %indices, i32 %indices_first, i32 %pillar_count_loc"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%spectopmodule_ln28 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [PFN.cpp:28]   --->   Operation 48 'spectopmodule' 'spectopmodule_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %pointcloud, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %pointcloud"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pseudoimage_count, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pseudoimage_count"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %pseudoimage_data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i576 %pseudoimage_data"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%pillar_count_loc_load = load i32 %pillar_count_loc"   --->   Operation 55 'load' 'pillar_count_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln52 = br void %sum_loop" [PFN.cpp:52]   --->   Operation 56 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%i = load i32 %i_1" [PFN.cpp:52]   --->   Operation 57 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.48ns)   --->   "%icmp_ln52 = icmp_eq  i32 %i, i32 %pillar_count_loc_load" [PFN.cpp:52]   --->   Operation 58 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (1.48ns)   --->   "%add_ln52 = add i32 %i, i32 1" [PFN.cpp:52]   --->   Operation 59 'add' 'add_ln52' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %sum_loop.split, void %for.end174" [PFN.cpp:52]   --->   Operation 60 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i32 %i" [PFN.cpp:52]   --->   Operation 61 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%indices_addr = getelementptr i32 %indices, i64 0, i64 %zext_ln52" [PFN.cpp:53]   --->   Operation 62 'getelementptr' 'indices_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (1.77ns)   --->   "%x = load i10 %indices_addr" [PFN.cpp:53]   --->   Operation 63 'load' 'x' <Predicate = (!icmp_ln52)> <Delay = 1.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%indices_first_addr = getelementptr i32 %indices_first, i64 0, i64 %zext_ln52" [PFN.cpp:54]   --->   Operation 64 'getelementptr' 'indices_first_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (1.77ns)   --->   "%y = load i10 %indices_first_addr" [PFN.cpp:54]   --->   Operation 65 'load' 'y' <Predicate = (!icmp_ln52)> <Delay = 1.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 66 [1/1] (0.53ns)   --->   "%store_ln52 = store i32 %add_ln52, i32 %i_1" [PFN.cpp:52]   --->   Operation 66 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.53>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [PFN.cpp:78]   --->   Operation 67 'ret' 'ret_ln78' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.15>
ST_7 : Operation 68 [1/2] ( I:1.77ns O:1.77ns )   --->   "%x = load i10 %indices_addr" [PFN.cpp:53]   --->   Operation 68 'load' 'x' <Predicate = true> <Delay = 1.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %x" [PFN.cpp:53]   --->   Operation 69 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/2] ( I:1.77ns O:1.77ns )   --->   "%y = load i10 %indices_first_addr" [PFN.cpp:54]   --->   Operation 70 'load' 'y' <Predicate = true> <Delay = 1.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln53, i7 0" [PFN.cpp:60]   --->   Operation 71 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i32 %y" [PFN.cpp:60]   --->   Operation 72 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.38ns)   --->   "%add_ln60 = add i14 %tmp_s, i14 %trunc_ln60" [PFN.cpp:60]   --->   Operation 73 'add' 'add_ln60' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i14 %add_ln60" [PFN.cpp:60]   --->   Operation 74 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%pseudoimage_count_addr = getelementptr i32 %pseudoimage_count, i64 0, i64 %zext_ln60" [PFN.cpp:60]   --->   Operation 75 'getelementptr' 'pseudoimage_count_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [2/2] (0.00ns)   --->   "%pseudoimage_count_load = load i14 %pseudoimage_count_addr" [PFN.cpp:60]   --->   Operation 76 'load' 'pseudoimage_count_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 8 <SV = 7> <Delay = 5.62>
ST_8 : Operation 77 [1/2] ( I:0.00ns O:0.00ns )   --->   "%pseudoimage_count_load = load i14 %pseudoimage_count_addr" [PFN.cpp:60]   --->   Operation 77 'load' 'pseudoimage_count_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 78 [4/4] (5.62ns)   --->   "%conv1 = uitodp i32 %pseudoimage_count_load" [PFN.cpp:66]   --->   Operation 78 'uitodp' 'conv1' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.62>
ST_9 : Operation 79 [3/4] (5.62ns)   --->   "%conv1 = uitodp i32 %pseudoimage_count_load" [PFN.cpp:66]   --->   Operation 79 'uitodp' 'conv1' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.62>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %add_ln60, i6 0" [PFN.cpp:61]   --->   Operation 80 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [2/2] (2.02ns)   --->   "%call_ln60 = call void @calculate_pseudoimage_Pipeline_sum_loop, i32 %pseudoimage_count_load, i20 %tmp, i576 %pseudoimage_data, i64 %avg_z_1_loc, i64 %avg_y_1_loc, i64 %avg_x_1_loc" [PFN.cpp:60]   --->   Operation 81 'call' 'call_ln60' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 82 [2/4] (5.62ns)   --->   "%conv1 = uitodp i32 %pseudoimage_count_load" [PFN.cpp:66]   --->   Operation 82 'uitodp' 'conv1' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.62>
ST_11 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln60 = call void @calculate_pseudoimage_Pipeline_sum_loop, i32 %pseudoimage_count_load, i20 %tmp, i576 %pseudoimage_data, i64 %avg_z_1_loc, i64 %avg_y_1_loc, i64 %avg_x_1_loc" [PFN.cpp:60]   --->   Operation 83 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 84 [1/4] (5.62ns)   --->   "%conv1 = uitodp i32 %pseudoimage_count_load" [PFN.cpp:66]   --->   Operation 84 'uitodp' 'conv1' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%avg_z_1_loc_load = load i64 %avg_z_1_loc"   --->   Operation 85 'load' 'avg_z_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%avg_y_1_loc_load = load i64 %avg_y_1_loc"   --->   Operation 86 'load' 'avg_y_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%avg_x_1_loc_load = load i64 %avg_x_1_loc"   --->   Operation 87 'load' 'avg_x_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [22/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 88 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [22/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 89 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [22/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 90 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 91 [21/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 91 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [21/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 92 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [21/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 93 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.92>
ST_14 : Operation 94 [20/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 94 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [20/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 95 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [20/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 96 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 97 [19/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 97 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [19/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 98 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [19/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 99 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 100 [18/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 100 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [18/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 101 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 102 [18/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 102 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.92>
ST_17 : Operation 103 [17/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 103 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [17/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 104 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [17/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 105 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.92>
ST_18 : Operation 106 [16/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 106 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 107 [16/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 107 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 108 [16/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 108 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.92>
ST_19 : Operation 109 [15/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 109 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 110 [15/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 110 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [15/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 111 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.92>
ST_20 : Operation 112 [14/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 112 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 113 [14/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 113 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 114 [14/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 114 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 115 [4/4] (5.62ns)   --->   "%conv2 = uitodp i32 %x" [PFN.cpp:74]   --->   Operation 115 'uitodp' 'conv2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 116 [4/4] (5.62ns)   --->   "%conv3 = uitodp i32 %y" [PFN.cpp:75]   --->   Operation 116 'uitodp' 'conv3' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.92>
ST_21 : Operation 117 [13/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 117 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 118 [13/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 118 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 119 [13/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 119 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 120 [3/4] (5.62ns)   --->   "%conv2 = uitodp i32 %x" [PFN.cpp:74]   --->   Operation 120 'uitodp' 'conv2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 121 [3/4] (5.62ns)   --->   "%conv3 = uitodp i32 %y" [PFN.cpp:75]   --->   Operation 121 'uitodp' 'conv3' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.92>
ST_22 : Operation 122 [12/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 122 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 123 [12/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 123 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [12/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 124 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [2/4] (5.62ns)   --->   "%conv2 = uitodp i32 %x" [PFN.cpp:74]   --->   Operation 125 'uitodp' 'conv2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 126 [2/4] (5.62ns)   --->   "%conv3 = uitodp i32 %y" [PFN.cpp:75]   --->   Operation 126 'uitodp' 'conv3' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.92>
ST_23 : Operation 127 [11/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 127 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 128 [11/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 128 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 129 [11/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 129 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 130 [1/4] (5.62ns)   --->   "%conv2 = uitodp i32 %x" [PFN.cpp:74]   --->   Operation 130 'uitodp' 'conv2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 131 [1/4] (5.62ns)   --->   "%conv3 = uitodp i32 %y" [PFN.cpp:75]   --->   Operation 131 'uitodp' 'conv3' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.04>
ST_24 : Operation 132 [10/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 132 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [10/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 133 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 134 [10/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 134 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 135 [5/5] (7.04ns)   --->   "%mul = dmul i64 %conv2, i64 500" [PFN.cpp:74]   --->   Operation 135 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 136 [5/5] (7.04ns)   --->   "%mul1 = dmul i64 %conv3, i64 500" [PFN.cpp:75]   --->   Operation 136 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.04>
ST_25 : Operation 137 [9/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 137 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [9/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 138 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 139 [9/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 139 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [4/5] (7.04ns)   --->   "%mul = dmul i64 %conv2, i64 500" [PFN.cpp:74]   --->   Operation 140 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 141 [4/5] (7.04ns)   --->   "%mul1 = dmul i64 %conv3, i64 500" [PFN.cpp:75]   --->   Operation 141 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.04>
ST_26 : Operation 142 [8/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 142 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 143 [8/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 143 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 144 [8/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 144 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 145 [3/5] (7.04ns)   --->   "%mul = dmul i64 %conv2, i64 500" [PFN.cpp:74]   --->   Operation 145 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 146 [3/5] (7.04ns)   --->   "%mul1 = dmul i64 %conv3, i64 500" [PFN.cpp:75]   --->   Operation 146 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.04>
ST_27 : Operation 147 [7/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 147 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 148 [7/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 148 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 149 [7/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 149 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 150 [2/5] (7.04ns)   --->   "%mul = dmul i64 %conv2, i64 500" [PFN.cpp:74]   --->   Operation 150 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [2/5] (7.04ns)   --->   "%mul1 = dmul i64 %conv3, i64 500" [PFN.cpp:75]   --->   Operation 151 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.04>
ST_28 : Operation 152 [6/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 152 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 153 [6/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 153 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 154 [6/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 154 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 155 [1/5] (7.04ns)   --->   "%mul = dmul i64 %conv2, i64 500" [PFN.cpp:74]   --->   Operation 155 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 156 [1/5] (7.04ns)   --->   "%mul1 = dmul i64 %conv3, i64 500" [PFN.cpp:75]   --->   Operation 156 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.04>
ST_29 : Operation 157 [5/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 157 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 158 [5/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 158 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 159 [5/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 159 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 160 [5/5] (7.04ns)   --->   "%div5 = dmul i64 %mul, i64 0.0078125" [PFN.cpp:74]   --->   Operation 160 'dmul' 'div5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 161 [5/5] (7.04ns)   --->   "%div6 = dmul i64 %mul1, i64 0.0078125" [PFN.cpp:75]   --->   Operation 161 'dmul' 'div6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.04>
ST_30 : Operation 162 [4/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 162 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 163 [4/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 163 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 164 [4/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 164 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 165 [4/5] (7.04ns)   --->   "%div5 = dmul i64 %mul, i64 0.0078125" [PFN.cpp:74]   --->   Operation 165 'dmul' 'div5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 166 [4/5] (7.04ns)   --->   "%div6 = dmul i64 %mul1, i64 0.0078125" [PFN.cpp:75]   --->   Operation 166 'dmul' 'div6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.04>
ST_31 : Operation 167 [3/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 167 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 168 [3/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 168 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 169 [3/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 169 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 170 [3/5] (7.04ns)   --->   "%div5 = dmul i64 %mul, i64 0.0078125" [PFN.cpp:74]   --->   Operation 170 'dmul' 'div5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 171 [3/5] (7.04ns)   --->   "%div6 = dmul i64 %mul1, i64 0.0078125" [PFN.cpp:75]   --->   Operation 171 'dmul' 'div6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.04>
ST_32 : Operation 172 [2/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 172 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 173 [2/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 173 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 174 [2/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 174 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 175 [2/5] (7.04ns)   --->   "%div5 = dmul i64 %mul, i64 0.0078125" [PFN.cpp:74]   --->   Operation 175 'dmul' 'div5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 176 [2/5] (7.04ns)   --->   "%div6 = dmul i64 %mul1, i64 0.0078125" [PFN.cpp:75]   --->   Operation 176 'dmul' 'div6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.04>
ST_33 : Operation 177 [1/22] (5.92ns)   --->   "%avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1" [PFN.cpp:66]   --->   Operation 177 'ddiv' 'avg_x' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 178 [1/22] (5.92ns)   --->   "%avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1" [PFN.cpp:67]   --->   Operation 178 'ddiv' 'avg_y' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 179 [1/22] (5.92ns)   --->   "%avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1" [PFN.cpp:68]   --->   Operation 179 'ddiv' 'avg_z' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 180 [1/5] (7.04ns)   --->   "%div5 = dmul i64 %mul, i64 0.0078125" [PFN.cpp:74]   --->   Operation 180 'dmul' 'div5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 181 [1/5] (7.04ns)   --->   "%div6 = dmul i64 %mul1, i64 0.0078125" [PFN.cpp:75]   --->   Operation 181 'dmul' 'div6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.02>
ST_34 : Operation 182 [2/2] (2.02ns)   --->   "%call_ln60 = call void @calculate_pseudoimage_Pipeline_assign_loop, i32 %pseudoimage_count_load, i20 %tmp, i576 %pseudoimage_data, i64 %avg_x, i64 %avg_y, i64 %avg_z, i64 %div5, i64 %div6" [PFN.cpp:60]   --->   Operation 182 'call' 'call_ln60' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [PFN.cpp:52]   --->   Operation 183 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln60 = call void @calculate_pseudoimage_Pipeline_assign_loop, i32 %pseudoimage_count_load, i20 %tmp, i576 %pseudoimage_data, i64 %avg_x, i64 %avg_y, i64 %avg_z, i64 %div5, i64 %div6" [PFN.cpp:60]   --->   Operation 184 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_35 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln52 = br void %sum_loop" [PFN.cpp:52]   --->   Operation 185 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.538ns
The critical path consists of the following:
	'alloca' operation 32 bit ('i', PFN.cpp:52) [4]  (0.000 ns)
	'store' operation ('store_ln52', PFN.cpp:52) of constant 0 32 bit on local variable 'i', PFN.cpp:52 [21]  (0.538 ns)

 <State 2>: 2.394ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'calculate_pseudoimage_Pipeline_1' [18]  (2.394 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 2.024ns
The critical path consists of the following:
	'load' operation 32 bit ('i', PFN.cpp:52) on local variable 'i', PFN.cpp:52 [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln52', PFN.cpp:52) [25]  (1.486 ns)
	'store' operation ('store_ln52', PFN.cpp:52) of variable 'add_ln52', PFN.cpp:52 32 bit on local variable 'i', PFN.cpp:52 [58]  (0.538 ns)

 <State 7>: 3.156ns
The critical path consists of the following:
	'load' operation 32 bit ('x', PFN.cpp:53) on array 'indices', PFN.cpp:29 [32]  (1.771 ns)
	'add' operation 14 bit ('add_ln60', PFN.cpp:60) [38]  (1.385 ns)

 <State 8>: 5.621ns
The critical path consists of the following:
	'load' operation 32 bit ('pseudoimage_count_load', PFN.cpp:60) on array 'pseudoimage_count' [42]  (0.000 ns)
	'uitodp' operation 64 bit ('conv1', PFN.cpp:66) [47]  (5.621 ns)

 <State 9>: 5.621ns
The critical path consists of the following:
	'uitodp' operation 64 bit ('conv1', PFN.cpp:66) [47]  (5.621 ns)

 <State 10>: 5.621ns
The critical path consists of the following:
	'uitodp' operation 64 bit ('conv1', PFN.cpp:66) [47]  (5.621 ns)

 <State 11>: 5.621ns
The critical path consists of the following:
	'uitodp' operation 64 bit ('conv1', PFN.cpp:66) [47]  (5.621 ns)

 <State 12>: 5.926ns
The critical path consists of the following:
	'load' operation 64 bit ('avg_x_1_loc_load') on local variable 'avg_x_1_loc' [46]  (0.000 ns)
	'ddiv' operation 64 bit ('avg_x', PFN.cpp:66) [48]  (5.926 ns)

 <State 13>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('avg_x', PFN.cpp:66) [48]  (5.926 ns)

 <State 14>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('avg_x', PFN.cpp:66) [48]  (5.926 ns)

 <State 15>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('avg_x', PFN.cpp:66) [48]  (5.926 ns)

 <State 16>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('avg_x', PFN.cpp:66) [48]  (5.926 ns)

 <State 17>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('avg_x', PFN.cpp:66) [48]  (5.926 ns)

 <State 18>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('avg_x', PFN.cpp:66) [48]  (5.926 ns)

 <State 19>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('avg_x', PFN.cpp:66) [48]  (5.926 ns)

 <State 20>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('avg_x', PFN.cpp:66) [48]  (5.926 ns)

 <State 21>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('avg_x', PFN.cpp:66) [48]  (5.926 ns)

 <State 22>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('avg_x', PFN.cpp:66) [48]  (5.926 ns)

 <State 23>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('avg_x', PFN.cpp:66) [48]  (5.926 ns)

 <State 24>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', PFN.cpp:74) [52]  (7.042 ns)

 <State 25>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', PFN.cpp:74) [52]  (7.042 ns)

 <State 26>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', PFN.cpp:74) [52]  (7.042 ns)

 <State 27>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', PFN.cpp:74) [52]  (7.042 ns)

 <State 28>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', PFN.cpp:74) [52]  (7.042 ns)

 <State 29>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div5', PFN.cpp:74) [53]  (7.042 ns)

 <State 30>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div5', PFN.cpp:74) [53]  (7.042 ns)

 <State 31>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div5', PFN.cpp:74) [53]  (7.042 ns)

 <State 32>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div5', PFN.cpp:74) [53]  (7.042 ns)

 <State 33>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div5', PFN.cpp:74) [53]  (7.042 ns)

 <State 34>: 2.024ns
The critical path consists of the following:
	'call' operation ('call_ln60', PFN.cpp:60) to 'calculate_pseudoimage_Pipeline_assign_loop' [57]  (2.024 ns)

 <State 35>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
