

hw/ip/alert_handler/rtl/alert_handler.sv:98:  Missing models
Line: 98
Line: 99
Line: 100
Line: 102
Line: 103
Line: 104
Line: 105
Line: 106
Line: 107
Line: 108
Line: 109
Line: 138
Line: 140
Line: 141
Line: 142
Line: 143
Line: 144
Line: 145
Line: 146
Line: 147
Line: 151
Line: 152
Line: 153
Line: 155
Line: 157
Line: 158
Line: 159
Line: 160
Line: 161
Line: 162
Line: 163
Line: 164
Line: 165
Line: 166
Line: 178
Line: 179
Line: 180
Line: 183
Line: 186
Line: 187
Line: 188
Line: 189
Line: 190
Line: 191
Line: 192
Line: 193
File coverage: 61%


hw/ip/alert_handler/rtl/alert_handler_class.sv:44:  Missing models
Line: 44
Line: 45
Line: 46
File coverage: 87.5%


hw/ip/alert_handler/rtl/alert_handler_esc_timer.sv:28:  Missing models
Line: 28
Line: 30
Line: 189
Line: 191
Line: 193
File coverage: 95.9%


hw/ip/alert_handler/rtl/alert_handler_reg_wrap.sv:104:  Missing models
Line: 104
Line: 105
Line: 106
Line: 107
Line: 112
Line: 113
Line: 114
Line: 115
Line: 159
Line: 160
Line: 161
Line: 165
Line: 166
Line: 167
Line: 272
Line: 273
Line: 277
Line: 278
File coverage: 89.8%


hw/vendor/lowrisc_ibex/rtl/ibex_ex_block.sv:58:  Missing models
Line: 58
Line: 59
Line: 60
Line: 91
Line: 93
Line: 94
Line: 95
Line: 96
Line: 97
Line: 98
Line: 99
Line: 100
Line: 101
Line: 102
Line: 103
Line: 104
Line: 105
Line: 106
Line: 107
Line: 109
File coverage: 75.3%


hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:127:  Missing models
Line: 127
Line: 128
Line: 129
Line: 130
File coverage: 98.9%


hw/vendor/lowrisc_ibex/rtl/ibex_core.sv:659:  Missing models
Line: 659
Line: 660
Line: 661
Line: 662
Line: 664
Line: 665
Line: 666
Line: 667
Line: 668
Line: 669
Line: 671
Line: 672
Line: 673
Line: 674
Line: 676
Line: 677
Line: 679
Line: 680
Line: 681
Line: 683
Line: 684
Line: 685
File coverage: 94.8%


hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:716:  Missing models
Line: 716
Line: 717
Line: 718
Line: 719
Line: 720
Line: 721
Line: 724
Line: 725
Line: 727
Line: 728
Line: 732
Line: 734
Line: 736
Line: 738
Line: 739
Line: 740
Line: 741
Line: 745
Line: 747
Line: 748
Line: 749
Line: 751
Line: 752
Line: 754
Line: 759
Line: 761
Line: 762
Line: 767
Line: 771
Line: 772
Line: 775
Line: 777
Line: 778
Line: 779
Line: 780
Line: 781
Line: 782
Line: 783
Line: 784
Line: 787
Line: 789
Line: 790
Line: 792
Line: 793
Line: 794
Line: 795
Line: 796
Line: 803
Line: 804
Line: 805
Line: 806
Line: 807
Line: 808
Line: 809
Line: 812
Line: 813
Line: 814
Line: 815
Line: 816
Line: 819
Line: 820
Line: 933
Line: 934
Line: 943
Line: 944
Line: 959
Line: 961
Line: 962
Line: 964
Line: 965
Line: 968
Line: 969
Line: 972
Line: 973
Line: 975
Line: 978
Line: 979
Line: 980
Line: 981
Line: 982
Line: 986
Line: 987
Line: 988
Line: 989
Line: 990
Line: 996
Line: 998
Line: 999
Line: 1000
Line: 1001
Line: 1002
Line: 1003
Line: 1004
Line: 1005
Line: 1006
Line: 1007
Line: 1008
Line: 1009
Line: 1010
Line: 1011
Line: 1012
Line: 1013
Line: 1014
Line: 1016
Line: 1020
File coverage: 83.9%


hw/vendor/lowrisc_ibex/rtl/ibex_pmp.sv:48:  Missing models
Line: 48
Line: 50
Line: 51
Line: 52
Line: 53
Line: 54
Line: 55
Line: 58
Line: 59
Line: 61
Line: 62
Line: 68
Line: 69
Line: 74
Line: 75
Line: 77
Line: 79
Line: 80
Line: 81
Line: 82
Line: 83
Line: 84
Line: 86
Line: 87
Line: 88
Line: 89
Line: 91
Line: 92
Line: 94
Line: 96
Line: 97
Line: 99
File coverage: 39.6%


hw/ip/tlul/rtl/tlul_adapter_sram.sv:197:  Missing models
Line: 197
File coverage: 99.4%


hw/ip/nmi_gen/rtl/nmi_gen.sv:113:  Missing models
Line: 113
File coverage: 98.7%


hw/ip/prim/abstract/prim_clock_mux2.sv:30:  Missing models
Line: 30
Line: 32
Line: 33
Line: 34
Line: 35
Line: 37
File coverage: 70%


hw/ip/rv_dm/rtl/rv_dm.sv:100:  Missing models
Line: 100
File coverage: 99.6%


hw/ip/prim/abstract/prim_rom.sv:39:  Missing models
Line: 39
Line: 40
Line: 41
Line: 42
Line: 44
Line: 45
Line: 46
Line: 47
Line: 48
Line: 50
File coverage: 69.7%


hw/vendor/pulp_riscv_dbg/src/dm_mem.sv:206:  Missing models
Line: 206
Line: 207
File coverage: 99.3%


hw/vendor/pulp_riscv_dbg/src/dm_sba.sv:166:  Missing models
Line: 166
Line: 167
Line: 168
File coverage: 97%


hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:632:  Missing models
Line: 632
Line: 633
Line: 634
Line: 635
Line: 636
Line: 637
File coverage: 98.5%


hw/ip/prim/rtl/prim_arbiter_ppc.sv:43:  Missing models
Line: 43
Line: 45
Line: 46
Line: 47
Line: 48
File coverage: 89.4%


hw/ip/prim/rtl/prim_esc_sender.sv:45:  Missing models
Line: 45
Line: 46
Line: 48
Line: 49
Line: 50
Line: 51
Line: 52
Line: 53
Line: 54
Line: 55
Line: 56
File coverage: 88.9%


hw/ip/prim/rtl/prim_packer.sv:94:  Missing models
Line: 94
Line: 95
Line: 96
File coverage: 97.3%


hw/ip/prim/rtl/prim_lfsr.sv:56:  Missing models
Line: 56
Line: 303
Line: 304
Line: 325
Line: 328
Line: 329
Line: 330
Line: 331
Line: 338
Line: 341
Line: 437
File coverage: 96.1%


hw/ip/prim/rtl/prim_ram_2p_async_adv.sv:86:  Missing models
Line: 86
Line: 87
Line: 88
Line: 89
Line: 91
Line: 93
Line: 94
Line: 96
Line: 97
Line: 98
Line: 99
Line: 100
Line: 102
Line: 103
Line: 104
Line: 105
Line: 106
Line: 109
Line: 163
Line: 168
Line: 171
Line: 172
Line: 173
Line: 174
Line: 178
Line: 179
Line: 180
Line: 181
Line: 183
Line: 184
Line: 197
Line: 199
Line: 200
Line: 201
Line: 202
Line: 203
Line: 204
Line: 205
Line: 206
Line: 207
Line: 208
Line: 209
Line: 212
Line: 213
Line: 214
Line: 215
Line: 216
Line: 217
Line: 218
Line: 219
Line: 220
Line: 221
Line: 222
Line: 237
Line: 239
Line: 240
Line: 241
Line: 242
Line: 243
Line: 244
Line: 245
Line: 246
Line: 247
Line: 250
Line: 251
Line: 252
Line: 253
Line: 254
Line: 255
Line: 256
Line: 257
Line: 258
File coverage: 62.7%


hw/ip/prim/rtl/prim_arbiter_tree.sv:48:  Missing models
Line: 48
Line: 50
Line: 51
Line: 52
Line: 53
Line: 82
Line: 83
Line: 116
Line: 118
Line: 119
Line: 120
Line: 150
Line: 151
File coverage: 82.9%


hw/ip/prim/rtl/prim_ram_2p_adv.sv:84:  Missing models
Line: 84
Line: 85
Line: 86
Line: 87
Line: 89
Line: 91
Line: 92
Line: 94
Line: 95
Line: 96
Line: 97
Line: 98
Line: 100
Line: 101
Line: 102
Line: 103
Line: 104
Line: 107
Line: 179
Line: 180
Line: 181
Line: 182
Line: 183
Line: 184
Line: 185
Line: 186
Line: 187
Line: 190
Line: 192
Line: 193
Line: 194
Line: 195
Line: 196
Line: 197
Line: 199
Line: 200
Line: 201
Line: 202
Line: 203
Line: 204
Line: 205
Line: 206
Line: 207
Line: 209
Line: 210
Line: 211
Line: 212
Line: 227
Line: 229
Line: 230
Line: 231
Line: 232
Line: 233
Line: 235
Line: 236
Line: 237
Line: 238
Line: 239
Line: 240
Line: 241
Line: 243
Line: 244
Line: 245
File coverage: 65.4%


hw/ip/prim/rtl/prim_clock_inverter.sv:23:  Missing models
Line: 23
Line: 24
Line: 25
Line: 26
File coverage: 73.3%


hw/ip/prim/rtl/prim_alert_sender.sv:194:  Missing models
Line: 194
File coverage: 99%


hw/ip/prim/rtl/prim_subreg.sv:36:  Missing models
Line: 36
Line: 40
Line: 44
Line: 45
Line: 46
Line: 52
Line: 55
Line: 58
Line: 59
Line: 60
Line: 61
Line: 62
File coverage: 72.1%


hw/ip/prim/rtl/prim_sram_arbiter.sv:76:  Missing models
Line: 76
Line: 77
Line: 78
Line: 79
Line: 81
Line: 82
Line: 83
Line: 84
Line: 85
Line: 86
Line: 87
Line: 88
Line: 89
File coverage: 84.7%


hw/ip/prim/rtl/prim_alert_receiver.sv:57:  Missing models
Line: 57
Line: 58
Line: 60
Line: 61
Line: 62
Line: 63
Line: 64
Line: 65
Line: 66
Line: 67
Line: 68
Line: 187
Line: 199
File coverage: 84.1%


hw/ip/prim/abstract/prim_ram_2p.sv:57:  Missing models
Line: 57
Line: 58
Line: 59
Line: 60
Line: 62
Line: 63
Line: 64
Line: 65
Line: 66
Line: 67
Line: 68
Line: 69
Line: 70
Line: 71
Line: 72
Line: 73
Line: 75
File coverage: 67.3%


hw/ip/prim_xilinx/rtl/prim_xilinx_clock_gating.sv:13:  Missing models
Line: 13
Line: 14
Line: 15
File coverage: 62.5%


hw/ip/prim/abstract/prim_flash.sv:71:  Missing models
Line: 71
File coverage: 98%


hw/ip/prim_xilinx/rtl/prim_xilinx_clock_mux2.sv:16:  Missing models
Line: 16
Line: 17
Line: 18
Line: 19
File coverage: 60%


hw/top_earlgrey/rtl/clkgen_xil7series.sv:28:  Missing models
Line: 28
Line: 29
Line: 30
Line: 31
Line: 32
Line: 33
Line: 34
Line: 35
Line: 36
Line: 37
Line: 38
Line: 39
Line: 40
File coverage: 79.7%


hw/ip/rv_plic/rtl/rv_plic_target.sv:73:  Missing models
Line: 73
Line: 74
Line: 75
Line: 76
Line: 103
Line: 104
File coverage: 89.1%


hw/ip/prim/abstract/prim_ram_1p.sv:50:  Missing models
Line: 50
File coverage: 96.8%


hw/ip/aes/rtl/aes_sbox.sv:21:  Missing models
Line: 21
Line: 23
Line: 24
Line: 25
File coverage: 73.3%


hw/ip/hmac/rtl/hmac.sv:488:  Missing models
Line: 488
File coverage: 99.7%


hw/ip/hmac/rtl/sha2.sv:84:  Missing models
Line: 84
Line: 99
File coverage: 98.9%


hw/ip/prim/rtl/prim_diff_decode.sv:43:  Missing models
Line: 43
Line: 46
Line: 47
Line: 50
Line: 52
Line: 53
Line: 54
Line: 56
Line: 57
Line: 58
Line: 59
Line: 62
Line: 63
Line: 64
Line: 66
Line: 67
Line: 68
Line: 69
Line: 73
Line: 74
Line: 77
Line: 80
Line: 83
Line: 84
Line: 105
Line: 107
Line: 108
Line: 109
Line: 110
Line: 111
Line: 113
Line: 116
Line: 117
Line: 118
Line: 119
Line: 120
Line: 121
Line: 122
Line: 123
Line: 126
Line: 127
Line: 128
Line: 129
Line: 130
Line: 131
Line: 136
Line: 137
Line: 138
Line: 139
Line: 140
Line: 141
Line: 142
Line: 143
Line: 144
Line: 149
Line: 150
Line: 151
Line: 152
Line: 153
Line: 156
Line: 160
Line: 161
Line: 162
Line: 163
Line: 164
Line: 165
Line: 166
Line: 167
Line: 168
Line: 169
Line: 170
Line: 218
File coverage: 31.4%


hw/ip/tlul/rtl/tlul_socket_m1.sv:56:  Missing models
Line: 56
Line: 117
Line: 166
Line: 167
Line: 168
Line: 169
Line: 171
Line: 172
Line: 173
Line: 174
Line: 175
Line: 176
Line: 177
Line: 178
Line: 179
Line: 181
File coverage: 89.4%


hw/ip/prim/abstract/prim_clock_gating.sv:30:  Missing models
Line: 30
Line: 32
Line: 33
Line: 34
Line: 35
Line: 37
File coverage: 68.4%


hw/ip/prim/abstract/prim_pad_wrapper.sv:38:  Missing models
Line: 38
Line: 39
Line: 40
Line: 42
Line: 43
Line: 44
Line: 45
Line: 46
Line: 48
File coverage: 67.9%

Overall coverage: 98.4%

Ordered coverage:
hw/ip/prim/rtl/prim_diff_decode.sv:43: 31.4% 
hw/vendor/lowrisc_ibex/rtl/ibex_pmp.sv:48: 39.6% 
hw/ip/prim_xilinx/rtl/prim_xilinx_clock_mux2.sv:16: 60% 
hw/ip/alert_handler/rtl/alert_handler.sv:98: 61% 
hw/ip/prim_xilinx/rtl/prim_xilinx_clock_gating.sv:13: 62.5% 
hw/ip/prim/rtl/prim_ram_2p_async_adv.sv:86: 62.7% 
hw/ip/prim/rtl/prim_ram_2p_adv.sv:84: 65.4% 
hw/ip/prim/abstract/prim_ram_2p.sv:57: 67.3% 
hw/ip/prim/abstract/prim_pad_wrapper.sv:38: 67.9% 
hw/ip/prim/abstract/prim_clock_gating.sv:30: 68.4% 
hw/ip/prim/abstract/prim_rom.sv:39: 69.7% 
hw/ip/prim/abstract/prim_clock_mux2.sv:30: 70% 
hw/ip/prim/rtl/prim_subreg.sv:36: 72.1% 
hw/ip/prim/rtl/prim_clock_inverter.sv:23: 73.3% 
hw/ip/aes/rtl/aes_sbox.sv:21: 73.3% 
hw/vendor/lowrisc_ibex/rtl/ibex_ex_block.sv:58: 75.3% 
hw/top_earlgrey/rtl/clkgen_xil7series.sv:28: 79.7% 
hw/ip/prim/rtl/prim_arbiter_tree.sv:48: 82.9% 
hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:716: 83.9% 
hw/ip/prim/rtl/prim_alert_receiver.sv:57: 84.1% 
hw/ip/prim/rtl/prim_sram_arbiter.sv:76: 84.7% 
hw/ip/alert_handler/rtl/alert_handler_class.sv:44: 87.5% 
hw/ip/prim/rtl/prim_esc_sender.sv:45: 88.9% 
hw/ip/rv_plic/rtl/rv_plic_target.sv:73: 89.1% 
hw/ip/prim/rtl/prim_arbiter_ppc.sv:43: 89.4% 
hw/ip/tlul/rtl/tlul_socket_m1.sv:56: 89.4% 
hw/ip/alert_handler/rtl/alert_handler_reg_wrap.sv:104: 89.8% 
hw/vendor/lowrisc_ibex/rtl/ibex_core.sv:659: 94.8% 
hw/ip/alert_handler/rtl/alert_handler_esc_timer.sv:28: 95.9% 
hw/ip/prim/rtl/prim_lfsr.sv:56: 96.1% 
hw/ip/prim/abstract/prim_ram_1p.sv:50: 96.8% 
hw/vendor/pulp_riscv_dbg/src/dm_sba.sv:166: 97% 
hw/ip/prim/rtl/prim_packer.sv:94: 97.3% 
hw/ip/prim/abstract/prim_flash.sv:71: 98% 
hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:632: 98.5% 
hw/ip/nmi_gen/rtl/nmi_gen.sv:113: 98.7% 
hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:127: 98.9% 
hw/ip/hmac/rtl/sha2.sv:84: 98.9% 
hw/ip/prim/rtl/prim_alert_sender.sv:194: 99% 
hw/vendor/pulp_riscv_dbg/src/dm_mem.sv:206: 99.3% 
hw/ip/tlul/rtl/tlul_adapter_sram.sv:197: 99.4% 
hw/ip/rv_dm/rtl/rv_dm.sv:100: 99.6% 
hw/ip/hmac/rtl/hmac.sv:488: 99.7% 
