<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: bit net test
rc: 0 (means success: 1)
should_fail: 0
tags: 6.11 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/generated/integers
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../tests/generated/integers/6.11--integer_bit.sv.html" target="file-frame">tests/generated/integers/6.11--integer_bit.sv</a>
time_elapsed: 0.004s
ram usage: 10464 KB
</pre>
<pre class="log">

yosys -Q -T scr.ys

-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../tests/generated/integers/6.11--integer_bit.sv.html" target="file-frame">tests/generated/integers/6.11--integer_bit.sv</a>
Parsing SystemVerilog input from `<a href="../../../../tests/generated/integers/6.11--integer_bit.sv.html" target="file-frame">tests/generated/integers/6.11--integer_bit.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\top&#39;.
Successfully finished Verilog frontend.

</pre>
</body>