[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of Z19-P production of ALINX from the text: \n \nZYNQ UltraScale+  \n FPGA Development Board  \nZ19-P \nUser Manual  \n \n \n \n \n \n \n  \n  Z19-P User Manual  \n \n 2 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n Version Record  \nVersion  Date  Release By  Description  \nRev 1. 0 2022-09-30 Wuhai Luo  First Release  \n    \n \n \n  \n  Z19-P User Manual  \n \n 3 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n Table of Contents  \nVersion Record  ................................ ................................ .........................  2 \nPart 1: FPGA Development Board Introduction  ................................ ........  6 \nPart 2: ACU19EG  Core Board ................................ ................................ .. 9 \nPart 2.1: ACU19EG Core Board Introduction  ................................ ...... 9 \nPart 2.2: MPSOC Chip  ................................ ................................ ..... 10 \nPart 2.3: DDR 4 DRAM  ................................ ................................ ..... 12 \nPart 2.4: QSPI Flash  ................................ ................................ ........  21 \nPart 2.5: eMMC Flash  ................................ ................................ ...... 23 \nPart 2.6: Clock configurat ion ................................ ............................  24 \nPart 2. 7: Power Supply  ................................ ................................ ..... 26 \nPart 2. 8: ACU19EG  Core Boar d Form Factors  ................................ . 28 \nPart 2.10: Board to Board Connectors pin assignment  .....................  28 \nPart 3: Carrier Board  ................................ ................................ ..............  44 \nPart 3.1: Carrier Board Introducti on ................................ ..................  44 \nPart 3.2: PCIE3.0 X16  Interface  ................................ .......................  44 \nPart 3.3: M.2 Interface  ................................ ................................ ...... 47 \nPart 3.4: DP Interface  ................................ ................................ ....... 48 \nPart 3.5: USB3.0 Interface  ................................ ...............................  50 \nPart 3.6: Gigabit Ethernet Interface  ................................ ..................  51 \nPart 3.7: USB to Serial Port  ................................ ..............................  52 \nPart 3.8: SD Card Slot Interface  ................................ .......................  53 \nPart 3.9: FMC Interface  ................................ ................................ .... 54 \nPart 3.10: JTAG Debug Port  ................................ .............................  65 \nPart 3.11: EEPROM  and Temperature Sensor ................................ .. 65 \nPart 3.12: User LEDs ................................ ................................ ....... 66 \nPart 3.13: MODE Switch Configuration  ................................ ............  67 \nPart 3.14 Power Supply  ................................ ................................ .... 68 \n  \n  Z19-P User Manual  \n \n 4 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n Part 3.15: Fan  ................................ ................................ ..................  69 \nPart 3.16: Carrier Board Mechanical  ................................ ................  70 \n \n  \n  Z19-P User Manual  \n \n 5 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n This MPSoCs  FPGA development platform adopts the core board + carrier \nboard mode, which is convenient for users to use the core board for secondary \ndevelopment. The core board uses  XILINX Zynq UltraScale+ E G chip ZU19EG  \nsolution, uses Processing System(PS) +Programmable Logic(PL)  technology to \nintegrate dual -core ARM ARM Cortex -A53 and FPGA programmable logic on a \nsingle chip . In addition, the core board has 5 pieces of 2GB DDR4 SDRAM, \n1pcs  of 32GB eMMC memory chip and 2pcs  of 512Mb QSPI FLASH  on PS \nside; and has 4pcs  of 2GB DDR4 SDRAM  on PL side . \nOn carrier board , there are a lot of  interfaces, such as 2 FMC HPC \ninterface, M.2 SSD  interface , mini DP port, USB 3.0 typeC port, Gigabit \nEthernet port, 2 Uart ports, TF  card slot, JTAG port etc. It is a "professional" \nZYNQ development platform  for high -speed data transmissio n，exchange, \npre-verification ，post-application of data processing . it is very suitable for \nstudents, engineers and other groups engaged in MPSoCs  development.  \n \n  \n  Z19-P User Manual  \n \n 6 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n Part 1: FPGA Development Board Introduction  \nThe following figure shows the block diagram  of the  entire development \nsystem:  \nCP2102 USB UART\nUSB PHYUSB3.0\nOTG电平转\n换SD Card\nXILINX\nUltraScale+\nMPSoC \nXCZU19EG\nDDR4M.2连接器FMC接口\nHPC\nDP输出GPHY以太网网\n口\nSMA接口\nDDR4\nDDR4\nDDR4QSPI\nFLASHeMMC\nFLASHQSPI\nFLASH\nFMC接口\nHPCPS\nPLCP2102 USB UART\nSMA接口\nPCIE Endpoint \nSLOT X16以太网网\n口 GPHYDDR4\nDDR4\nDDR4\nDDR4核心板\n156.25M\n差分晶振156.25M\n差分晶振 DDR4\n \nFigure 1 -1-1: The Block  Diagram of the  Z19-P \n \nThrough th e block  diagram, we can see the main  functions that the Z19-P \nFPGA Development Board  contain s:  \n\uf0d8  Z19 core board  \nIt consists of ZU19EG +10GB DD R4（PS）+8GB DDR4 （PL）+32GB \neMMC  FLASH + 1Gb QSPI FLASH , and  there are 2 crystal oscillators \nto provide the clock, a single -ended 33.3333MHz crystal oscillator for \nthe PS system, and a differential 200MHz crystal oscillator for the PL \n  \n  Z19-P User Manual  \n \n 7 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n logic DDR reference cloc k. \n\uf0d8 PCIE3.0 X16 Interface  \nPCIE 3.0 X16  endpoint interface, Z19-P board  can be inserted in the \nPCIE SLOT of PC computer for data communication , with a \ncommunication speed of up to 8Gbps  for each lane . \n\uf0d8 M.2 Interface  \n1 PCIEx1 standard M.2 interface, used to con nect M.2 SSD solid state \ndrives, with a communication speed of up to 6Gbps.  \n\uf0d8 DP Output Interface  \n1 standard Display Port output display interface, used for video image \ndisplay. Supports up to 4K@30Hz or 1080P@60Hz output  \n\uf0d8 USB 3.0 Interface  \nOne USB3.0 OTG interface, USB interface type is TYPE C. It can work \nin host mode, slave mode or OTG mode base on software driver.   \n\uf0d8 Gigabit Ethernet Interface  \nOne 10/100M/1000M Ethernet RJ45 ports  on PS side  for Ethernet data \ncommunication with computers or other network dev ices. \n\uf0d8 USB Uart  Interface  \nTwo Uart to USB ports, one for PS and another  for PL. It is used to \ncommunicate with the computer, which is convenient for users to debug. \nThe serial port chip adopts Silicon Labs CP2102GM\'s USB -UAR chip, \nand the USB interface ado pts MINI USB interface.  \n\uf0d8 TF Card Slot Interface  \n1 TF card socket , used to store LINUX  image and system  files. \n\uf0d8 FMC Expansion Interface  \n2 standard FMC HPC expansion port, which can be connected to \nvarious FMC modules of XILINX or ALINX (HDMI input and output \nmodules, binocular camera modules, high -speed AD modules, etc.).  \n  \n  Z19-P User Manual  \n \n 8 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n \uf0d8 JTAG debug port  \nA standard  10-pin 2.54mm JTAG debug ports. Users can debug and \ndownload firmware into the ZU19EG board through the JTAG cable . \n\uf0d8 Temperature and humidity sensor chip set LM75  \nOn-board temperature and humidity sensor chip set of  LM75, it is used \nto measure  the temperature and humidity of the environment  \n\uf0d8 EEPROM  \nOne EEPROM 24LC04 with I2C interface  \n\uf0d8 Real Time Clock (RTC)  \n1 built -in RTC real -time clock  \n\uf0d8 Different Clocks  \n2 differential 156MHz crystal oscillator  for GHT clock reference.  \n\uf0d8 LED Lights  \n5 LEDs , include 1 LED  on the core board , 4 LEDs  on the carrier  board. \nThere is a power LED on the core board. There are 1 power LED,1 \nDONE  LED and 2 user LED on the carrier board.  \n\uf0d8 KEYs  \nOne reset KEY.  \n  \n  Z19-P User Manual  \n \n 9 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n Part 2: ACU1 9EG Core Board  \nPart 2.1: ACU1 9EG Core Board  Introduction  \nACU1 9EG (core board model  name ) FPGA core board, ZYNQ chip set is \nbased on XCZU 19EG-2FFVC1760I  of XILINX company Zynq UltraScale+ \nMPSoCs E G Family.   \nThis core board uses 9 Micron D DR4 chips  MT40A512M16GE , 5 pcs  \nDDR4 is on the PS side to form a 72-bit data bus bandwidth and 8GB capacity. \n4 DDR4 chip is on the PL side, which is a 64-bit data bus width and a capacity \nof 8GB. The  high-test speed of DDR4 SDRAM on the PS side and PL side is  \n1200MHz (data rate 2400Mbps). In addition, two 512MBit QSPI FLASH and an \n32GB eMMC FLASH chip are also integrated on the core board.  \nEight board -to-board connectors expand the  IOs of  USB2.0,Gigabit \nEthernet, SD card and other MIO s in PS side ; also expa nd 4 pairs of PS MGT , \n48 GTH /GTY  transceivers and almost all IO ports on the PL side  (HP I/O:240 ，\nHD I/O：96). The core board size is 80*80 (mm), which is very suitable for \nsecondary development.  \n \n  \n  Z19-P User Manual  \n \n 10 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n \n \nFigure 2 -1-1: ACU1 9EG Core Board (Front View) \n \nPart 2.2: MPSOC  Chip  \nThe core board ACU1 9EG uses Xilinx\'s Zynq UltraScale+ MPSoCs E G \nfamily  chip:XCZU 19EG-2FFVC1760I . The PS system of the ZU19EG chip \nintegrates 4 ARM Cortex™ -A53 processors with a speed of up to 1. 3Ghz and \nsupports Level 2 Cache; it also contains 2 Cortex -R5 processors with a speed \nof up to 5 33Mhz \nThe ZU19EG chip supports 32 -bit or 64 -bit DDR4,  LPDDR4, DDR3, \nDDR3L, LPDDR3 memory chips, with rich high -speed interfaces on the PS side \nsuch as PCIE Gen2, USB3.0, SATA 3.1, Display Port ; it also supports USB2.0 , \nGigabit Ethernet, SD/SDIO, I2C, CAN, UART, GPIO and other interfaces. The \nPL side contains  a wealth of programmable logic units, DSP and internal \nRAM. .  \nFigure 2 -2-1 detailed the Overall Block Diagram of the ZU19EG Chipset. \n  \n  Z19-P User Manual  \n \n 11 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n  \n \n     Figure 2-2-1: Overall Block Diagram of the ZYNQ  ZU19EG Chip set \n \nThe main parameters of  the PS system part are as f ollows:  \n\uf0d8  ARM quad -core Cortex ™-A53 processor, speed up to 1.3GHz, each \nCPU 32KB level 1 instruction and data cache, 1MB level 2 cache, \nshared by 2 CPUs  \n\uf0d8  ARM dual -core Cortex -R5 processor, speed up to 533MHz, each CPU \n32KB level 1 instruction and data cache , and 128K tightly coupled \nmemory.  \n\uf0d8  External storage interface, support 32/64bit DDR4/3/3L , LPDDR4/3  \ninterface  \n\uf0d8  Static storage interface, support NAND, 2xQuad -SPI FLASH.  \n\uf0d8  High-speed connection interface, support PCIe Gen2 x  4, 2 x USB3.0, \n  \n  Z19-P User Manual  \n \n 12 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n Sata 3.1, Display  Port, 4  x Tri-mode , Gigabit Etherne t \n\uf0d8  Common connection interfaces: 2  x USB2.0, 2  x SD/SDIO, 2  x UART,  \n2 x CAN 2.0B, 2  x I2C, 2  x SPI, 4  x 32b GPIO  \n\uf0d8  Power management: Support the four -part division of power supply \nFull/Low/PL/Battery  \n\uf0d8  Encryption algorith m: support RSA, AES and SHA.  \n\uf0d8  System monitoring: 10 -bit 1Mbps AD sampling for temperature and \nvoltage detection.  \n \nThe main parameters of the PL logic part are as follows:  \n\uf0d8 Logic  Cells: 1143 K  \n\uf0d8 CLB Flip-flops:  1045 K \n\uf0d8 Look -up-tables ( LUT s):  523K \n\uf0d8 Block  RAM : 34.6Mb \n\uf0d8 Clock Management Units (CMTs): 11 \n\uf0d8 DSP Slices : 1968  \n\uf0d8 GTH 16.3Gb/s Transceiver : 44 \n \nXCZU 19EG-2FFVC1760I  chipset speed grade is -2, industrial grade, \npackage is FFVC1760 . \n \nPart 2.3: DDR 4 DRAM  \nThere are 9pcs  DDR4  SDRAM( MT40A512M16GE ) on ACU19EG ,5pcs \nDDR4 chi psets are on the PS side to form a 72-bit data bus bandwidth  for \nsupporting ECC function . 4pcs  DDR4  chips ets is on the PL side to form  64-bit \ndata bus bandwidth . The maximum speed of the DDR4 SDRAM on the PS side \nand PL side are both support 1200MHz (data rate 2400Mbps).  The specific \nconfiguration of DDR 4 SDRAM is shown in Table 2 -3-1 below : \n  \n  Z19-P User Manual  \n \n 13 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n Position  Reference  Part number  Form  Factory  \nPS U4,U5,U6,U7,U162  MT40A1G16KD -062E  1G x 6bit  Micron  \nPL U18,U19,U20,U21  MT40A1G16KD -062E  1G x 6bit  Micron  \nTable 2 -3-1: DDR4 SDRAM Configuration  \n \nThe block diagram  of DDR 4 SDRAM  on the PS Side  is shown in Figure \n2-3-1: \nZYNQ\nUltra\nScale+Data 72位U4,U5,U6,U7,U169U76\nBANK\n504\nClock/address/controlDDR4\n(MT40A1G16K\nD-062E)\nFigure 2 -3-1: PS DDR 4 DRAM block diagram  \n \nThe block diagram  of DDR 4 SDRAM  on the P L Side is shown in Figure \n2-3-2: \n  \n  Z19-P User Manual  \n \n 14 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n \nZYNQ\nUltra\nScale+Data 64位U18,U19,U20,U21U1\nBANK\n69,7\n0,71\nClock/address/contro\nlDDR4\n(MT40A1G16K\nD-062E)Figure 2 -3-2: PL DDR 4 DRAM block diagram  \n \nPS Side DDR 4 DRAM  pin assignment:  \nSignal name  Pin name  Pin number  \nPS_DDR4_DQS0_N  PS_DDR_DQS_N0_504  BA30 \nPS_DDR4_DQS0_P  PS_DDR_DQS_P0_504  AY30 \nPS_DDR4_DQS1_N  PS_DDR_DQS_N1_504  AY33 \nPS_DDR4_DQS1_P  PS_DDR_DQS_P1_504  AY32 \nPS_DDR4_DQS2_N  PS_DDR_DQS_N2_504  AT30 \nPS_DDR4_DQS2_P  PS_DDR_DQS_P2_504  AR30 \nPS_DDR4_DQS3_N  PS_DDR_DQS_N3_504  AT32 \nPS_DDR4_DQS3_P  PS_DDR_DQS_P3_504  AR32 \nPS_DDR4_DQS4_N  PS_DDR_DQS_N4_504  AR40 \nPS_DDR4_DQS4_P  PS_DDR_DQS_P4_504  AP40 \nPS_DDR4_DQS5_N  PS_DDR_DQS_N5_504  AK37 \nPS_DDR4_DQS5_P  PS_DDR_DQS_P5_504  AJ37 \nPS_DDR4_DQS6_N  PS_DDR_DQS_N6_504  AU41 \nPS_DDR4_DQS6_P  PS_DDR_DQS_P6_504  AU40 \nPS_DDR4_DQS7_N  PS_DDR_DQS_N7_504  AL41 \nPS_DDR4_DQS7_P  PS_DDR_DQS_P7_504  AL40 \n  \n  Z19-P User Manual  \n \n 15 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n PS_DDR4_DQS8_N  PS_DD R_DQS_N8_504  AY40 \nPS_DDR4_DQS8_P  PS_DDR_DQS_P8_504  AY39 \nPS_DDR4_DQ0  PS_DDR_DQ0_504  AV29 \nPS_DDR4_DQ1  PS_DDR_DQ1_504  AW30 \nPS_DDR4_DQ2  PS_DDR_DQ2_504  AW29 \nPS_DDR4_DQ3  PS_DDR_DQ3_504  AW31 \nPS_DDR4_DQ4  PS_DDR_DQ4_504  BB31 \nPS_DDR4_DQ5  PS_DDR_DQ5_504  BB30 \nPS_DDR4_DQ6  PS_DDR_DQ6_504  BB29 \nPS_DDR4_DQ7  PS_DDR_DQ7_504  BA31 \nPS_DDR4_DQ8  PS_DDR_DQ8_504  BB33 \nPS_DDR4_DQ9  PS_DDR_DQ9_504  BA32 \nPS_DDR4_DQ10  PS_DDR_DQ10_504  BA33 \nPS_DDR4_DQ11  PS_DDR_DQ11_504  BB34 \nPS_DDR4_DQ12  PS_DDR_DQ12_504  AV31 \nPS_DDR4_DQ13  PS_DDR _DQ13_504  AW32 \nPS_DDR4_DQ14  PS_DDR_DQ14_504  AV32 \nPS_DDR4_DQ15  PS_DDR_DQ15_504  AV33 \nPS_DDR4_DQ16  PS_DDR_DQ16_504  AN29 \nPS_DDR4_DQ17  PS_DDR_DQ17_504  AP29 \nPS_DDR4_DQ18  PS_DDR_DQ18_504  AP30 \nPS_DDR4_DQ19  PS_DDR_DQ19_504  AP31 \nPS_DDR4_DQ20  PS_DDR_DQ20_504  AT31 \nPS_DDR4_DQ21  PS_DDR_DQ21_504  AU30 \nPS_DDR4_DQ22  PS_DDR_DQ22_504  AU31 \nPS_DDR4_DQ23  PS_DDR_DQ23_504  AU29 \nPS_DDR4_DQ24  PS_DDR_DQ24_504  AV34 \nPS_DDR4_DQ25  PS_DDR_DQ25_504  AU33 \nPS_DDR4_DQ26  PS_DDR_DQ26_504  AT33 \nPS_DDR4_DQ27  PS_DDR_DQ27_504  AU34 \nPS_DDR 4_DQ28 PS_DDR_DQ28_504  AN33 \nPS_DDR4_DQ29  PS_DDR_DQ29_504  AP32 \nPS_DDR4_DQ30  PS_DDR_DQ30_504  AN32 \nPS_DDR4_DQ31  PS_DDR_DQ31_504  AN31 \n  \n  Z19-P User Manual  \n \n 16 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n PS_DDR4_DQ32  PS_DDR_DQ32_504  AN41 \nPS_DDR4_DQ33  PS_DDR_DQ33_504  AN42 \nPS_DDR4_DQ34  PS_DDR_DQ34_504  AP42 \nPS_DDR4_DQ35  PS_D DR_DQ35_504  AP41 \nPS_DDR4_DQ36  PS_DDR_DQ36_504  AN39 \nPS_DDR4_DQ37  PS_DDR_DQ37_504  AR38 \nPS_DDR4_DQ38  PS_DDR_DQ38_504  AP39 \nPS_DDR4_DQ39  PS_DDR_DQ39_504  AN38 \nPS_DDR4_DQ40  PS_DDR_DQ40_504  AL37 \nPS_DDR4_DQ41  PS_DDR_DQ41_504  AL38 \nPS_DDR4_DQ42  PS_DDR_DQ42_504  AK38 \nPS_DDR4_DQ43  PS_DDR_DQ43_504  AK39 \nPS_DDR4_DQ44  PS_DDR_DQ44_504  AJ36 \nPS_DDR4_DQ45  PS_DDR_DQ45_504  AL35 \nPS_DDR4_DQ46  PS_DDR_DQ46_504  AJ35 \nPS_DDR4_DQ47  PS_DDR_DQ47_504  AK35 \nPS_DDR4_DQ48  PS_DDR_DQ48_504  AR42 \nPS_DDR4_DQ49  PS_DDR_DQ49_504  AT41 \nPS_D DR4_DQ50  PS_DDR_DQ50_504  AT42 \nPS_DDR4_DQ51  PS_DDR_DQ51_504  AT40 \nPS_DDR4_DQ52  PS_DDR_DQ52_504  AV42 \nPS_DDR4_DQ53  PS_DDR_DQ53_504  AV41 \nPS_DDR4_DQ54  PS_DDR_DQ54_504  AV39 \nPS_DDR4_DQ55  PS_DDR_DQ55_504  AV38 \nPS_DDR4_DQ56  PS_DDR_DQ56_504  AM39 \nPS_DDR4_DQ57  PS_DDR_DQ57_504  AM38 \nPS_DDR4_DQ58  PS_DDR_DQ58_504  AM40 \nPS_DDR4_DQ59  PS_DDR_DQ59_504  AM41 \nPS_DDR4_DQ60  PS_DDR_DQ60_504  AJ42 \nPS_DDR4_DQ61  PS_DDR_DQ61_504  AK42 \nPS_DDR4_DQ62  PS_DDR_DQ62_504  AK40 \nPS_DDR4_DQ63  PS_DDR_DQ63_504  AK41 \nPS_DDR4_DQ64  PS_DDR4_DQ64_ 504 BB40 \nPS_DDR4_DQ65  PS_DDR4_DQ65_504  BA41 \n  \n  Z19-P User Manual  \n \n 17 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n PS_DDR4_DQ66  PS_DDR4_DQ66_504  BA42 \nPS_DDR4_DQ67  PS_DDR4_DQ67_504  BA40 \nPS_DDR4_DQ68  PS_DDR4_DQ68_504  AW42 \nPS_DDR4_DQ69  PS_DDR4_DQ69_504  AW40 \nPS_DDR4_DQ70  PS_DDR4_DQ70_504  AW41 \nPS_DDR4_DQ71  PS_DDR4_DQ71_504  AW39 \nPS_DDR4_DM0  PS_DDR_DM0_504  AY29 \nPS_DDR4_DM1  PS_DDR_DM1_504  AY34 \nPS_DDR4_DM2  PS_DDR_DM2_504  AR29 \nPS_DDR4_DM3  PS_DDR_DM3_504  AR33 \nPS_DDR4_DM4  PS_DDR_DM4_504  AR39 \nPS_DDR4_DM5  PS_DDR_DM5_504  AL36 \nPS_DDR4_DM6  PS_DDR_DM6_504  AU39 \nPS_DDR4_DM7  PS_DDR_ DM7_504  AL42 \nPS_DDR4_DM8  PS_DDR_DM8_504  AY42 \nPS_DDR4_A0  PS_DDR_A0_504  BA38 \nPS_DDR4_A1  PS_DDR_A1_504  BB36 \nPS_DDR4_A2  PS_DDR_A2_504  BA35 \nPS_DDR4_A3  PS_DDR_A3_504  BB35 \nPS_DDR4_A4  PS_DDR_A4_504  BB38 \nPS_DDR4_A5  PS_DDR_A5_504  AY35 \nPS_DDR4_A6  PS_DDR_A6_50 4 AP37 \nPS_DDR4_A7  PS_DDR_A7_504  AT36 \nPS_DDR4_A8  PS_DDR_A8_504  AR35 \nPS_DDR4_A9  PS_DDR_A9_504  AT35 \nPS_DDR4_A10  PS_DDR_A10_504  AU35 \nPS_DDR4_A11  PS_DDR_A11_504  AU36 \nPS_DDR4_A12  PS_DDR_A12_504  AW36 \nPS_DDR4_A13  PS_DDR_A13_504  AW37 \nPS_DDR4_ACT_B  PS_DDR_AC T_N_504  AR37 \nPS_DDR4_ALERT_B  PS_DDR_ALERT_N_504  AM36 \nPS_DDR4_BA0  PS_DDR_BA0_504  AN37 \nPS_DDR4_BA1  PS_DDR_BA1_504  AN36 \nPS_DDR4_BG0  PS_DDR_BG0_504  AP36 \n  \n  Z19-P User Manual  \n \n 18 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n PS_DDR4_CAS_B  PS_DDR_A15_504  AW34 \nPS_DDR4_CKE0  PS_DDR_CKE0_504  AY38 \nPS_DDR4_CLK0_N  PS_DDR_CK_N0_504  BA37 \nPS_DDR4_CLK0_P  PS_DDR_CK0_504  BA36 \nPS_DDR4_CS0_B  PS_DDR_CS_N0_504  AY37 \nPS_DDR4_ODT0  PS_DDR_ODT0_504  BB39 \nPS_DDR4_PARITY  PS_DDR_PARITY_504  AM35 \nPS_DDR4_RAS_B  PS_DDR_A16_504  AR34 \nPS_DDR4_RESET_B  PS_DDR_RAM_RST_N_504  AM34 \nPS_DDR4_WE_B  PS_DDR_A14_5 04 AW35 \n \nPL Side DDR 4 SDRAM  pin assignment:  \nSignal name  Pin name  Pin number  \nPL_DDR4_DQS0_N  IO_L10N_T1U_N7_QBC_AD4N_70  G23 \nPL_DDR4_DQS0_P  IO_L10P_T1U_N6_QBC_AD4P_70  H23 \nPL_DDR4_DQS1_N  IO_L4N_T0U_N7_DBC_AD7N_70  K24 \nPL_DDR4_DQS1_P  IO_L4P_T0U_N6_DBC_AD7P_ 70 L24 \nPL_DDR4_DQS2_N  IO_L22N_T3U_N7_DBC_AD0N_70  B26 \nPL_DDR4_DQS2_P  IO_L22P_T3U_N6_DBC_AD0P_70  B25 \nPL_DDR4_DQS3_N  IO_L16N_T2U_N7_QBC_AD3N_70  E27 \nPL_DDR4_DQS3_P  IO_L16P_T2U_N6_QBC_AD3P_70  E26 \nPL_DDR4_DQS4_N  IO_L10N_T1U_N7_QBC_AD4N_69  A32 \nPL_DDR4_DQS4_ P IO_L10P_T1U_N6_QBC_AD4P_69  B31 \nPL_DDR4_DQS5_N  IO_L4N_T0U_N7_DBC_AD7N_69  F30 \nPL_DDR4_DQS5_P  IO_L4P_T0U_N6_DBC_AD7P_69  G30 \nPL_DDR4_DQS6_N  IO_L22N_T3U_N7_DBC_AD0N_69  A40 \nPL_DDR4_DQS6_P  IO_L22P_T3U_N6_DBC_AD0P_69  A39 \nPL_DDR4_DQS7_N  IO_L16N_T2U_N7_QBC_AD 3N_69 C34 \nPL_DDR4_DQS7_P  IO_L16P_T2U_N6_QBC_AD3P_69  D34 \nPL_DDR4_DQ0  IO_L12N_T1U_N11_GC_70  G25 \nPL_DDR4_DQ1  IO_L9N_T1L_N5_AD12N_70  J24 \nPL_DDR4_DQ2  IO_L11P_T1U_N8_GC_70  H25 \nPL_DDR4_DQ3  IO_L8N_T1L_N3_AD5N_70  J26 \nPL_DDR4_DQ4  IO_L12P_T1U_N10_GC_70  H24 \n  \n  Z19-P User Manual  \n \n 19 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n PL_DDR4_DQ5  IO_L8P_T1L_N2_AD5P_70  K26 \nPL_DDR4_DQ6  IO_L11N_T1U_N9_GC_70  H26 \nPL_DDR4_DQ7  IO_L9P_T1L_N4_AD12P_70  J23 \nPL_DDR4_DQ8  IO_L2P_T0L_N2_70  M25 \nPL_DDR4_DQ9  IO_L6P_T0U_N10_AD6P_70  M23 \nPL_DDR4_DQ10  IO_L2N_T0L_N3_70  L25 \nPL_DDR4_DQ11  IO_L6N_T0U_N11_AD6N_ 70 L23 \nPL_DDR4_DQ12  IO_L3P_T0L_N4_AD15P_70  N24 \nPL_DDR4_DQ13  IO_L5N_T0U_N9_AD14N_70  N23 \nPL_DDR4_DQ14  IO_L3N_T0L_N5_AD15N_70  N25 \nPL_DDR4_DQ15  IO_L5P_T0U_N8_AD14P_70  P23 \nPL_DDR4_DQ16  IO_L20N_T3L_N3_AD1N_70  A28 \nPL_DDR4_DQ17  IO_L24P_T3U_N10_70  A24 \nPL_DDR 4_DQ18 IO_L21N_T3L_N5_AD8N_70  B27 \nPL_DDR4_DQ19  IO_L23N_T3U_N9_70  C25 \nPL_DDR4_DQ20  IO_L20P_T3L_N2_AD1P_70  A27 \nPL_DDR4_DQ21  IO_L21P_T3L_N4_AD8P_70  C26 \nPL_DDR4_DQ22  IO_L24N_T3U_N11_70  A25 \nPL_DDR4_DQ23  IO_L23P_T3U_N8_70  C24 \nPL_DDR4_DQ24  IO_L15P_T2L_N4_AD 11P_70 F27 \nPL_DDR4_DQ25  IO_L14P_T2L_N2_GC_70  F25 \nPL_DDR4_DQ26  IO_L17P_T2U_N8_AD10P_70  D27 \nPL_DDR4_DQ27  IO_L14N_T2L_N3_GC_70  E25 \nPL_DDR4_DQ28  IO_L15N_T2L_N5_AD11N_70  F28 \nPL_DDR4_DQ29  IO_L18P_T2U_N10_AD2P_70  F24 \nPL_DDR4_DQ30  IO_L17N_T2U_N9_AD10N_70  D28 \nPL_DDR4_DQ31  IO_L18N_T2U_N11_AD2N_70  E24 \nPL_DDR4_DQ32  IO_L11N_T1U_N9_GC_69  D31 \nPL_DDR4_DQ33  IO_L9P_T1L_N4_AD12P_69  A29 \nPL_DDR4_DQ34  IO_L12P_T1U_N10_GC_69  C30 \nPL_DDR4_DQ35  IO_L9N_T1L_N5_AD12N_69  A30 \nPL_DDR4_DQ36  IO_L11P_T1U_N8_GC_69  E31 \nPL_DDR4_DQ37  IO_L8P_T1L_N2_AD5P_69  C29 \nPL_DDR4_DQ38  IO_L12N_T1U_N11_GC_69  C31 \n  \n  Z19-P User Manual  \n \n 20 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n PL_DDR4_DQ39  IO_L8N_T1L_N3_AD5N_69  B30 \nPL_DDR4_DQ40  IO_L3N_T0L_N5_AD15N_69  F32 \nPL_DDR4_DQ41  IO_L5P_T0U_N8_AD14P_69  G28 \nPL_DDR4_DQ42  IO_L2N_T0L_N3_69  H30 \nPL_DDR4_DQ43  IO_L6P_T0U_N10_AD6 P_69 J28 \nPL_DDR4_DQ44  IO_L2P_T0L_N2_69  J30 \nPL_DDR4_DQ45  IO_L6N_T0U_N11_AD6N_69  H28 \nPL_DDR4_DQ46  IO_L3P_T0L_N4_AD15P_69  F31 \nPL_DDR4_DQ47  IO_L5N_T0U_N9_AD14N_69  F29 \nPL_DDR4_DQ48  IO_L24P_T3U_N10_69  C42 \nPL_DDR4_DQ49  IO_L21N_T3L_N5_AD8N_69  A38 \nPL_DDR4_DQ 50 IO_L23P_T3U_N8_69  B40 \nPL_DDR4_DQ51  IO_L20N_T3L_N3_AD1N_69  B37 \nPL_DDR4_DQ52  IO_L24N_T3U_N11_69  B42 \nPL_DDR4_DQ53  IO_L20P_T3L_N2_AD1P_69  B36 \nPL_DDR4_DQ54  IO_L23N_T3U_N9_69  B41 \nPL_DDR4_DQ55  IO_L21P_T3L_N4_AD8P_69  A37 \nPL_DDR4_DQ56  IO_L15N_T2L_N5_AD11N_ 69 C33 \nPL_DDR4_DQ57  IO_L17N_T2U_N9_AD10N_69  A35 \nPL_DDR4_DQ58  IO_L15P_T2L_N4_AD11P_69  D33 \nPL_DDR4_DQ59  IO_L14N_T2L_N3_GC_69  B33 \nPL_DDR4_DQ60  IO_L14P_T2L_N2_GC_69  B32 \nPL_DDR4_DQ61  IO_L18N_T2U_N11_AD2N_69  A34 \nPL_DDR4_DQ62  IO_L17P_T2U_N8_AD10P_69  B35 \nPL_DDR4_DQ63  IO_L18P_T2U_N10_AD2P_69  A33 \nPL_DDR4_DM0  IO_L7P_T1L_N0_QBC_AD13P_70  K27 \nPL_DDR4_DM1  IO_L1P_T0L_N0_DBC_70  P26 \nPL_DDR4_DM2  IO_L19P_T3L_N0_DBC_AD9P_70  C28 \nPL_DDR4_DM3  IO_L13P_T2L_N0_GC_QBC_70  G26 \nPL_DDR4_DM4  IO_L7P_T1L_N0_QBC_AD13P_69  E29 \nPL_D DR4_DM5  IO_L1P_T0L_N0_DBC_69  K29 \nPL_DDR4_DM6  IO_L19P_T3L_N0_DBC_AD9P_69  C36 \nPL_DDR4_DM7  IO_L13P_T2L_N0_GC_QBC_69  E32 \nPL_DDR4_A0  IO_L6N_T0U_N11_AD6N_71  M21 \n  \n  Z19-P User Manual  \n \n 21 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n PL_DDR4_A1  IO_L5N_T0U_N9_AD14N_71  N21 \nPL_DDR4_A2  IO_L16N_T2U_N7_QBC_AD3N_71  E20 \nPL_DDR4_A3  IO_L 5P_T0U_N8_AD14P_71  P21 \nPL_DDR4_A4  IO_L17P_T2U_N8_AD10P_71  E21 \nPL_DDR4_A5  IO_L15N_T2L_N5_AD11N_71  E19 \nPL_DDR4_A6  IO_L6P_T0U_N10_AD6P_71  M22 \nPL_DDR4_A7  IO_L7N_T1L_N1_QBC_AD13N_71  J19 \nPL_DDR4_A8  IO_L9N_T1L_N5_AD12N_71  J21 \nPL_DDR4_A9  IO_L16P_T2U_N6_QBC_A D3P_71 F20 \nPL_DDR4_A10  IO_L8P_T1L_N2_AD5P_71  L20 \nPL_DDR4_A11  IO_L3P_T0L_N4_AD15P_71  M20 \nPL_DDR4_A12  IO_L4P_T0U_N6_DBC_AD7P_71  N20 \nPL_DDR4_A13  IO_L7P_T1L_N0_QBC_AD13P_71  K19 \nPL_DDR4_CS_B  IO_L4N_T0U_N7_DBC_AD7N_71  N19 \nPL_DDR4_ACT_B  IO_L8N_T1L_N3_AD5N_7 1 K20 \nPL_DDR4_ODT  IO_L9P_T1L_N4_AD12P_71  K21 \nPL_DDR4_WE_B  IO_L10N_T1U_N7_QBC_AD4N_71  J22 \nPL_DDR4_BA0  IO_L10P_T1U_N6_QBC_AD4P_71  K22 \nPL_DDR4_BA1  IO_L15P_T2L_N4_AD11P_71  F19 \nPL_DDR4_CAS_B  IO_L11N_T1U_N9_GC_71  H19 \nPL_DDR4_RAS_B  IO_L11P_T1U_N8_GC_71  H20 \nPL_DDR4_CLK_N  IO_L13N_T2L_N1_GC_QBC_71  G21 \nPL_DDR4_CLK_P  IO_L13P_T2L_N0_GC_QBC_71  G22 \nPL_DDR4_BG0  IO_L14N_T2L_N3_GC_71  F22 \nPL_DDR4_CKE  IO_L17N_T2U_N9_AD10N_71  D21 \nPL_DDR4_RST  IO_L14P_T2L_N2_GC_71  F23 \n \n \nPart 2.4: QSPI Flash  \n    The ACU1 9EG has two 512MBit Quad -SPI FLASH chip  to form an 8 -bit \ndata bus width , the flash model  is MT25QU512ABB1EW9 -0SIT .  \n    The chipset name  and related parameters of QSPI FLASH are shown in \nTable 2 -4-1. \n  \n  Z19-P User Manual  \n \n 22 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n Reference  Part number  Capacity  Factory  \nU2,U3  MT25QU512ABB1EW9 -0SIT  512M bit  Micron  \nTable 2 -4-1: QSPI FLASH Specification  \n \nFigure 2-4-1 shows the QSPI Flash in the schematic.  \nZYNQ\nUltra\nScale+QSPI FLASH\n(MT25QU512)QSPI0_CSU2U76\nBANK\n500QSPI0_SCK\nQSPI0_D0~QSPI0_D4\nQSPI FLASH\n(MT25QU512)U3\nQSPI1_CS\nQSPI1_SCK\nQSPI1_D0~QSPI1_D4\n \nFigure 2-4-1: QSPI Flash in the schematic  \n \nConfigure chip pin assignments:  \nSignal Name  Pin Name  Pin Number  \nMIO5_QSPI0_SS _B PS_MIO5_500  AL32 \nMIO0_QSPI0_SCLK  PS_MIO0_500  AM33 \nMIO4_QSPI0_IO0  PS_MIO4_500  AL33  \nMIO1_QSPI0_IO1  PS_MIO1_500  AM29 \nMIO2_QSPI0_IO2  PS_MIO2_500  AM31 \nMIO3_QSPI0_IO3  PS_MIO3_500  AM30 \nMIO7_QSPI1_SS_B  PS_MIO7_500  AL30 \nMIO12_QSPI1_SCLK  PS_MIO12_500  AJ34 \nMIO8_QSPI1_IO0  PS_MIO8_500  AK33 \nMIO9_QSPI1_IO1  PS_MIO9_500  AK34 \nMIO10_QSPI1_IO2  PS_MIO10_500  AK30 \nMIO11_QSPI1_IO3  PS_MIO11_500  AK32 \n  \n  Z19-P User Manual  \n \n 23 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n  \nPart 2.5: eMMC Flash  \nThe ACU1 9EG core board is mounted  with a 32GB eMMC FLASH, the \npart number  is MTFC32GAPALBH -IT. The data width of eMMC FLASH is 8bit. \nThe chipset name  and related parameters of eMMC  FLASH are shown in Table \n2-5-1. \nReference  Part Number  Capacity  Factory  \nU8 MTFC32GAPALBH -IT 32G Byte  Micron  \nTable 2 -5-1: eMMC FLASH Specification  \n \nThe eMMC FLASH is connec ted to MIOs  PS side of the Z YNQ \nUltraScale+. Figure 2 -5-1 shows the part of eMMC Flash in the schematic \ndiagram.  \nZYNQ\nUltra\nScale+PCIE_TX_PU1\nBANK\n505\nMGTPCIE_TX_C_P\nPCIE_TX_N PCIE_TX_C_N\nPCIE_RX_P\nPCIE_RX_N\nSi5332505_PCIE_REFCLK_P\n505_PCIE_REFCLK_NPCIE_REFCLK_P\nPCIE_REFCLK_N\nM2_PCIE_RST_N电平转换PCIE_RSTn_MIO37\n \nFigure 2-5-1: eMMC  Flash in the schematic  \n \nConfiguration Chip  pin assignment:  \nSignal Name  Pin Name  Pin Number  \nMMC_CCLK  PS_MIO22_500  AH32 \nMMC_CMD  PS_MIO21_500  AF35 \nMMC_DAT0  PS_MIO13_500  AD34 \nMMC_DAT1  PS_MIO14_500  AJ32 \n  \n  Z19-P User Manual  \n \n 24 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n MMC_DAT2  PS_MIO15_500  AD35 \nMMC_DAT3  PS_MIO16_500  AJ31 \nMMC_DAT4  PS_MIO17_500  AJ30 \nMMC_DAT5  PS_MIO18_500  AE34 \nMMC_DAT6  PS_MIO19_500  AE35 \nMMC_DAT 7 PS_MIO20_500  AH34 \nMMC_RSTN  PS_MIO23_500  AG35 \n \nPart 2.6: Clock configuration  \nThe core board provides reference clock and RTC real -time clock for PS \nsystem and PL logic respectively, so that PS system and PL logic can work \nindependently. The schematic di agram of the clock circuit design is shown in \nFigure 2 -6-1: \nZYNQ\nUltra\nScale+PCIE_TX_PU1\nBANK\n505\nMGTPCIE_TX_C_P\nPCIE_TX_N PCIE_TX_C_N\nPCIE_RX_P\nPCIE_RX_N\nSi5332505_PCIE_REFCLK_P\n505_PCIE_REFCLK_NPCIE_REFCLK_P\nPCIE_REFCLK_N\nM2_PCIE_RST_N电平转换PCIE_RSTn_MIO37\n \nFigure 2 -6-1: Core Board Clock Source  \n \nPS System  RTC Real Time Clock  \nThe crystal of Y1 on the core board provides a 32.768KHz clock source for \nthe RTC real-time. The schematic diagram is shown in Figure 2 -6-2: \n \n  \n  Z19-P User Manual  \n \n 25 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n \n \n \nFigure 2 -6-2: Crystal Oscillator for RTC  \n \nClock  pin assignment:  \nSignal Name  Pin \nPS_PADI_503  AE28  \nPS_PAD O_503  AE27  \n \nPS System Clock Source  \nThe X1 crystal on the core board provides a 33.333MHz clock input for the \nPS part. The clock input is connected to the PS_REF_CLK_503 pin of \nBANK503 of the ZYNQ chip. The schematic diagram is shown in Figure 2 -6-3: \n \n \nFigure 2 -6-3: Active Crystal in PS part  \n \nClock  pin assignment:  \nSignal Name  Pin \nPS_REF_ CLK AC27  \n \nPL System Clock Source  \n  \n  Z19-P User Manual  \n \n 26 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n The core board provides a differential 200MHz clock source for the \nreference clock of the DDR4 controller. The clock  is connected to the global \nclock (MRCC) of PL BANK 71. The schematic diagram of this clock source is \nshown in Figure 2 -6-4 \n \nFigure 2 -6-4: PL system clock source  \n \nClock  pin assignment:  \nSignal Name  Pin \nPL_CLK 0_P H21 \nPL_CLK 0_N G20 \n \nPart 2. 7: Power Supply  \nThe power supply voltage of the ACU1 9EG core board is DC 12V, which is \nsupplied by the carrier board . The core board uses a DC/DC power of \nMAX20796GFB+  to provide the core power of 0.85V. a PMIC chip \nTPS6508640 is used to generate all other power supplies required by the \nXCZU 9EG chip. For the TPS6508640 power supply design, please refer to the \npower supply chip manual. The desi gn block diagram is as follows :  \n  \n  Z19-P User Manual  \n \n 27 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n \n \n \n  \n  Z19-P User Manual  \n \n 28 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n Part 2. 8: ACU1 9EG Core Boar d Form Factors  \n \nFigure 2 -8-1: ACU1 9EG Core Board Form F actors  \n \nPart 2.10: Board to Board Connectors pin assignment  \nThe core board has eight  high-speed board -to-board connectors . It uses \n120-pin connectors ( J29~J36 ) to connect to the carrier b oard. The connector s \nused is Panasonic AXK5A2137YG, and the connector  in the carrier board  is \nPanasonic AXK6A2337YG.  \n \nJ29 connector  \n  \n  Z19-P User Manual  \n \n 29 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n J29 connects the GTX signal of BANK128 ，129，130，131;  \nPin assignment of board to board  connector J29  \nJ29 Pin Signal Name  Pin \nNumber  J29 Pin Signal Name  Pin Number  \n1 131_CLK0_P  L32 2 131_CLK1_P  J32 \n3 131_CLK0_N  L33 4 131_CLK1_N  J33 \n5 GND   6 GND   \n7 131_RX3_P  D39 8 131_TX3_P  E36 \n9 131_RX3_N  D40 10 131_TX3_N  E37 \n11 GND   12 GND   \n13 131_RX2_P  E41 14 131_TX2_P  F34 \n15 131_RX2_N  E42 16 131_TX2_N  F35 \n17 GND   18 GND   \n19 131_RX1_P  F39 20 131_TX1_P  G36 \n21 131_RX1_N  F40 22 131_TX1_N  G37 \n23 GND   24 GND   \n25 131_RX0_P  G41 26 131_TX0_P  H34 \n27 131_RX0_N  G42 28 131_TX0_N  H35 \n29 GND   30 GND   \n31 130_CLK0_P  R32 32 130_CLK1_P  N32 \n33 130_CLK0_N  R33 34 130_CLK1_N  N33 \n35 GND   36 GND   \n37 130_RX3_P  H39 38 130_TX3_P  J36 \n39 130_RX3_N  H40 40 130_TX3_N  J37 \n41 GND   42 GND   \n43 130_RX2_P  J41 44 130_TX2_P  K34 \n45 130_RX2_N  J42 46 130_TX2_N  K35 \n47 GND   48 GND   \n49 130_RX1_P  K39 50 130_TX1_P  L36 \n51 130_RX1_N  K40 52 130_TX1_N  L37 \n53 GND   54 GND   \n55 130_RX0_P  L41 56 130_TX0_P  M34 \n57 130_RX0_N  L42 58 130_TX0_N  M35 \n59 GND   60 GND   \n61 129_CLK0_P  W32 62 129_CLK1_P  U32 \n  \n  Z19-P User Manual  \n \n 30 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 63 129_CLK0_N  W33 64 129_CLK1_N  U33 \n65 GND   66 GND   \n67 129_RX3_P  M39 68 129_TX3_P  N36 \n69 129_RX3_N  M40 70 129_TX3_N  N37 \n71 GND   72 GND   \n73 129_RX2_P  N41 74 129_TX2_P  P34 \n75 129_RX2_N  N42 76 129_TX2_N  P35 \n77 GND   78 GND   \n79 129_RX1_P  P39 80 129_TX1_P  R36 \n81 129_RX1_N  P40 82 129_TX1_N  R37 \n83 GND   84 GND   \n85 129_RX0_P  R41 86 129_TX0_P  T34 \n87 129_RX0_N  R42 88 129_TX0_N  T35 \n89 GND   90 GND   \n91 128_CLK0_P  AB34  92 128_CLK1_P  AA32  \n93 128_CLK0_N  AB35  94 128_CLK1_N  AA33  \n95 GND   96 GND   \n97 128_RX3_P  T39 98 128_TX3_P  U36 \n99 128_RX3_N  T40 100 128_TX3_N  U37 \n101 GND   102 GND   \n103 128_RX2_P  U41 104 128_TX2_P  V34 \n105 128_RX2_N  U42 106 128_TX2_N  V35 \n107 GND   108 GND   \n109 128_RX1_P  V39 110 128_TX1_P  W36 \n111 128_RX1_N  V40 112 128_TX1_N  W37 \n113 GND   114 GND   \n115 128_RX0_P  W41 116 128_TX0_P  Y34 \n117 128_RX0_N  W42 118 128_TX0_N  Y35 \n119 GND   120 GND   \n \nPin assignment of board to board  connector J 30 \nJ30 is connected to the transceiver signal of BANK505 MGT, MIO s of PS . \nThe MIO level of PS is 1.8V standard  \nJ30 Pin Signal Name  Pin Number  J30 Pin Signal Name  Pin Number  \n1 505_CLK2_N  AC38  2 505_CLK3_N  AA38  \n  \n  Z19-P User Manual  \n \n 31 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 3 505_CLK2_P  AC37  4 505_CLK3_P  AA37  \n5 GND   6 GND   \n7 505_TX3_N  AB40  8 505_RX3_N  AA42  \n9 505_TX3_P  AB39  10 505_RX3_P  AA41  \n11 GND   12 GND   \n13 505_TX2_N  AD40  14 505_RX2_N  AC42  \n15 505_TX2_P  AD39  16 505_RX2_P  AC41  \n17 GND   18 GND   \n19 505_TX1_N  AF40  20 505_RX1_N  AE42  \n21 505_TX1_P  AF39  22 505_RX1_P  AE41  \n23 GND   24 GND   \n25 505_TX0_N  AH40  26 505_RX0_N  AG42  \n27 505_TX0_P  AH39  28 505_RX0_P  AG41  \n29 GND   30 GND   \n31 505_CLK0_N  AG38  32 505_CLK1_N  AE38  \n33 505_CLK0_P  AG37  34 505_CLK1_P  AE37  \n35 GND   36 GND   \n37 DP_HPD_MIO28  L28 38 DP_AUX_IN_MIO30  L30 \n39 DP_OE _MIO29  M27 40 DP_AUX_OUT_MIO27  L29 \n41 GND   42 GND   \n43 PS_IIC1_SDA  AG34  44 USB_DIR  Y30 \n45 PS_IIC1_SCL  AH33  46 USB_CLK  W29 \n47 SD_CD  T29 48 USB_DATA5  AC32  \n49 SD_D1  T28 50 USB_DATA0  AA30  \n51 GND   52 GND   \n53 SD_D2  V30 54 USB_DATA3  AC31  \n55 SD_D3  U29 56 USB_DATA2  Y29 \n57 SD_CLK  W30 58 USB_DATA6  AD31  \n59 SD_CMD  V29 60 USB_DATA1  AB30  \n61 GND   62 GND   \n63 SD_D0  U28 64 USB_DATA7  AD30  \n65 悬空  66 USB_NXT  AB29  \n67 PS_MIO36  T27 68 USB_STP  AC29  \n69 PCIE_RSTN_MIO37  N30 70 USB_DATA4  AD29  \n71 GND   72 GND   \n73 PS_UART_TX  P29 74 PHY1_RXD3  AG33  \n  \n  Z19-P User Manual  \n \n 32 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 75 PS_UART_RX  R27 76 PHY1_RXCTL  AF33  \n77 PS_MIO42  T30 78 PHY1_RXD1  AF32  \n79 PS_MIO43  R30 80 PHY1_TXD3  AE33  \n81 GND   82 GND   \n83 FPGA_DONE  Y28 84 PHY1_RXD0  AF31  \n85 PS_POR_B  W27 86 PHY1_TXCTL  AE32  \n87 VBAT_IN   88 PHY1_RXD2  AG30  \n89 PS_MIO44  R29 90 PHY1_RXCK  AF30  \n91 GND   92 GND   \n93 CAN1_RX  P30 94 PHY1_TXD1  AD33  \n95 CAN1_TX  P28 96 PHY1_TXD2  AE30  \n97 CAN0_TX  N29 98 PHY1_TXD0  AE29  \n99 CAN0_RX  P27 100 PHY1_TXCK  AD32  \n101 GND   102 GND   \n103 PS_UART2_RX  N28 104 PHY1_MDC  AH31  \n105 PS_UART2_TX  M30 106 PHY1_MDIO  AG31  \n107 PS_MIO31  M28 108 PCIE_PERSTN  AM25  \n109 PS_MIO26  L27 110 POWER_SW   \n111 GND   112 GND   \n113 PS_MODE2  AA28  114 PS_MODE3  AB28  \n115 PS_MODE0  AA27  116 PS_MODE1  AC28  \n117 FPGA_TDO  AD27  118 FPGA_TMS  AD26  \n119 FPGA_TCK  AC26  120 FPGA_TDI  AD25  \n \nPin assignment of board to board  connector J 31 \nJ31 connects the IO of BANK 64, BANK 65; the maximum  voltage  standard \nof BA NK64, 65 is 1.8V(BANK power is supplied by carrier board) . \nJ31 Pin Signal Name  Pin Number  J31 Pin Signal Name  Pin Number  \n1 B65_L10_N  AV28  2 B65_L18_N  AT28  \n3 B65_L10_P  AU28  4 B65_L18_P  AR28  \n5 B65_L16_N  AP27  6 B65_L15_N  AN26  \n7 B65_L16_P  AN27  8 B65_L15_P  AM26  \n9 GND   10 GND   \n11 B65_L13_N  AT27  12 B65_L9_N  AW27  \n13 B65_L13_P  AR27  14 B65_L9_P  AV27  \n  \n  Z19-P User Manual  \n \n 33 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 15 B65_L5_N  AY28  16 B65_L12_N  AT26  \n17 B65_L5_P  AY27  18 B65_L12_P  AT25  \n19 GND   20 GND   \n21 B65_L8_N  AW26  22 B65_L11_N  AU26  \n23 B65_L8_P  AV26  24 B65_L11_P  AU25  \n25 B65_L20_N  AP25  26 B65_L6_N  BB28  \n27 B65_L20_P  AP24  28 B65_L6_P  BA28  \n29 GND   30 GND   \n31 B65_L4_N  BB26  32 B65_L14_N  AR25  \n33 B65_L4_P  BA26  34 B65_L14_P  AR24  \n35 B65_L2_N  BB25  36 B65_L3_N  BA25  \n37 B65_L2_P  BB24  38 B65_L3_P  AY25  \n39 GND   40 GND   \n41 B65_L7 _N AV24  42 B65_L1_N  AY24  \n43 B65_L7_P  AU24  44 B65_L1_P  AW24  \n45 B65_L21_N  AN24  46 B65_L22_N  AN23  \n47 B65_L21_P  AM24  48 B65_L22_P  AM23  \n49 GND   50 GND   \n51 B65_L19_N  AT23  52 B65_L23_N  AL23  \n53 B65_L19_P  AR23  54 B65_L23_P  AK23  \n55 B65_L24_N  AK24  56 B65_L17_N  AN28  \n57 B65_L24_P  AJ24  58 B65_L17_P  AM28  \n59 GND   60 GND   \n61 B64_L23_P  AJ21  62 B64_L1_P  BA23  \n63 B64_L23_N  AJ20  64 B64_L1_N  BB23  \n65 B64_L24_P  AJ22  66 B64_L16_P  AN21  \n67 B64_L24_N  AK22  68 B64_L16_N  AP21  \n69 GND   70 GND   \n71 B64_L7_P  AU23  72 B64_L22_P  AK20 \n73 B64_L7_N  AV23  74 B64_L22_N  AK19  \n75 B64_L2_P  AY23  76 B64_L19_P  AM19  \n77 B64_L2_N  AY22  78 B64_L19_N  AN19  \n79 GND   80 GND   \n81 B64_L20_P  AM21  82 B64_L14_P  AT20  \n83 B64_L20_N  AM20  84 B64_L14_N  AU19  \n85 B64_L11_P  AU21  86 B64_L3_P  BA22  \n  \n  Z19-P User Manual  \n \n 34 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 87 B64_L11_N  AV21  88 B64_L3_N  BA21  \n89 GND   90 GND   \n91 B64_L18_P  AP19  92 B64_L5_P  BB20  \n93 B64_L18_N  AR19  94 B64_L5_N  BB19  \n95 B64_L8_P  AV22  96 B64_L6_P  BA18  \n97 B64_L8_N  AW22  98 B64_L6_N  BB18  \n99 GND   100 GND   \n101 B64_L21_P  AL22  102 B64_L9_P  AW20  \n103 B64_L21_N  AL21  104 B64_L9_N  AW19  \n105 B64_L15_P  AN22  106 B64_L10_P  AY19  \n107 B64_L15_N  AP22  108 B64_L10_N  AY18  \n109 GND   110 GND   \n111 B64_L13_P  AT22  112 B64_L4_P  AY20  \n113 B64_L13_N  AT21  114 B64_L4_N  BA20  \n115 B64_L17_P  AP20  116 B64_L12_P  AU20  \n117 B64_L17_N  AR20  118 B64_L 12_N  AV19  \n1 B65_L10_N  AV28  2 B65_L18_N  AT28  \n \nPin assignment of board to board  connector J 32 \nJ32 connects the IO of BANK 66, 67; the maximum  voltage  standard of \nBANK6 6, 67 is 1.8V(BANK power is supplied by carrier board) . \nJ32 Pin Signal Name  Pin Number  J32 Pin Signal Name  Pin Number  \n1 B66_L3_P  AW17  2 B66_L4_P  BA15  \n3 B66_L3_N  AW16  4 B66_L4_N  BB15  \n5 B66_L1_P  AY17  6 B66_L15_P  AU18  \n7 B66_L1_N  BA17  8 B66_L15_N  AV18  \n9 GND   10 GND   \n11 B66_L13_P  AV17  12 B66_L16_P  AR18  \n13 B66_L13_N  AV16  14 B66_L16_N  AT18  \n15 B66_L17_P  AR17  16 B66_L2_P  BA16  \n17 B66_L17_N  AT17  18 B66_L2_N  BB16  \n19 GND   20 GND   \n21 B66_L5_P  AY15  22 B66_L20_P  AL18  \n23 B66_L5_N  AY14  24 B66_L20_N  AM18  \n25 B66_L19_P  AJ18  26 B66_L21_P  AN18  \n  \n  Z19-P User Manual  \n \n 35 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 27 B66_L19_N  AK18  28 B66_L21_N  AN17  \n29 GND   30 GND   \n31 B66_ L11_P  AW15  32 B66_L14_P  AT15  \n33 B66_L11_N  AW14  34 B66_L14_N  AU15  \n35 B66_L24_P  AN16  36 B66_L18_P  AT16  \n37 B66_L24_N  AP16  38 B66_L18_N  AU16  \n39 GND   40 GND   \n41 B66_L22_P  AJ17  42 B66_L23_P  AL16  \n43 B66_L22_N  AK17  44 B66_L23_N  AM16  \n45 B66_L10_P  AU13  46 B66_L12_P  AU14  \n47 B66_L10_N  AV13  48 B66_L12_N  AV14  \n49 GND   50 GND   \n51 B66_L7_P  AY12  52 B66_L9_P  BA10  \n53 B66_L7_N  BA12  54 B66_L9_N  BB10  \n55 B66_L8_P  BA11  56 B66_L6_P  BA13  \n57 B66_L8_N  BB11  58 B66_L6_N  BB13  \n59 GND   60 GND   \n61 B67_L23_P  AM13  62 B67_L15_P  AR15 \n63 B67_L23_N  AN13  64 B67_L15_N  AR14  \n65 B67_L12_P  AT11  66 B67_L7_P  AV12  \n67 B67_L12_N  AT10  68 B67_L7_N  AW12  \n69 GND   70 GND   \n71 B67_L16_P  AN12  72 B67_L11_P  AT13  \n73 B67_L16_N  AP12  74 B67_L11_N  AT12  \n75 B67_L14_P  AP10  76 B67_L13_P  AR13  \n77 B67_L14_N  AR10 78 B67_L13_N  AR12  \n79 GND   80 GND   \n81 B67_L9_P  AW11  82 B67_L24_P  AJ14  \n83 B67_L9_N  AW10  84 B67_L24_N  AK14  \n85 B67_L3_P  AW8  86 B67_L22_P  AN14  \n87 B67_L3_N  AY8 88 B67_L22_N  AP14  \n89 GND   90 GND   \n91 B67_L1_P  AW9  92 B67_L19_P  AL15  \n93 B67_L1_N  AY9 94 B67_L19_N  AM15  \n95 B67_L20_P  AJ15  96 B67_L17_P  AM11  \n97 B67_L20_N  AK15  98 B67_L17_N  AN11  \n  \n  Z19-P User Manual  \n \n 36 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 99 GND   100 GND   \n101 B67_L4_P  BA8 102 B67_L21_P  AL14  \n103 B67_L4_N  BA7 104 B67_L21_N  AM14  \n105 B67_L10_P  AV9 106 B67_L8_P  AU11  \n107 B67_L10_N  AV8 108 B67_L8_N  AV11  \n109 GND   110 GND   \n111 B67_L2_P  BB9 112 B67_L5_P  BA6 \n113 B67_L2_N  BB8 114 B67_L5_N  BB6 \n115 B67_L6_P  BB5 116 B67_L18_P  AM10  \n117 B67_L6_N  BB4 118 B67_L18_N  AN10  \n119 GND   120 GND   \n \nPin assignment of board to board  connector J 33 \nJ33 connects the GTH signal o f BANK224 ,225,226,227. \nJ33 Pin Signal Name  Pin Number  J33 Pin Signal Name  Pin Number  \n1 224_TX0_N  AY3 2 224_RX0_N  BA1 \n3 224_TX0_P  AY4 4 224_RX0_P  BA2 \n5 GND   6 GND   \n7 224_TX1_N  AW5  8 224_RX1_N  AW1  \n9 224_TX1_P  AW6  10 224_RX1_P  AW2  \n11 GND   12 GND   \n13 224_TX2_N  AU5 14 224_RX2_N  AV3 \n15 224_TX2_P  AU6 16 224_RX2_P  AV4 \n17 GND   18 GND   \n19 224_TX3_N  AT7 20 224_RX3_N  AU1 \n21 224_TX3_P  AT8 22 224_RX3_P  AU2 \n23 GND   24 GND   \n25 224_CLK0_N  AK11  26 224_CLK1_N  AJ9 \n27 224_CLK0_P  AK12  28 224_CLK1_P  AJ10  \n29 GND   30 GND   \n31 225_TX0_N  AR5 32 225_RX0_N  AT3 \n33 225_TX0_P  AR6 34 225_RX0_P  AT4 \n35 GND   36 GND   \n37 225_TX1_N  AP7 38 225_RX1_N  AR1 \n39 225_TX1_P  AP8 40 225_RX1_P  AR2 \n  \n  Z19-P User Manual  \n \n 37 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 41 GND   42 GND   \n43 225_TX2_N  AN5 44 225_RX2_N  AP3 \n45 225_TX2_P  AN6 46 225_RX2_P  AP4 \n47 GND  48 GND   \n49 225_TX3_N  AM7 50 225_RX3_N  AN1 \n51 225_TX3_P  AM8 52 225_RX3_P  AN2 \n53 GND   54 GND   \n55 225_CLK0_N  AH11  56 225_CLK1_N  AG9 \n57 225_CLK0_P  AH12  58 225_CLK1_P  AG10  \n59 GND   60 GND   \n61 226_TX0_N  AL5 62 226_RX0_N  AM3 \n63 226_TX0_P  AL6 64 226_RX0_ P AM4 \n65 GND   66 GND   \n67 226_TX1_N  AK7 68 226_RX1_N  AL1 \n69 226_TX1_P  AK8 70 226_RX1_P  AL2 \n71 GND   72 GND   \n73 226_TX2_N  AJ5 74 226_RX2_N  AK3 \n75 226_TX2_P  AJ6 76 226_RX2_P  AK4 \n77 GND   78 GND   \n79 226_TX3_N  AH7 80 226_RX3_N  AJ1 \n81 226_TX3_P  AH8 82 226_RX3_P  AJ2 \n83 GND   84 GND   \n85 226_CLK0_N  AF11  86 226_CLK1_N  AE9 \n87 226_CLK0_P  AF12  88 226_CLK1_P  AE10  \n89 GND   90 GND   \n91 227_TX0_N  AG5 92 227_RX0_N  AH3 \n93 227_TX0_P  AG6 94 227_RX0_P  AH4 \n95 GND   96 GND   \n97 227_TX1_N  AF7 98 227_RX1_N  AG1 \n99 227_TX1_ P AF8 100 227_RX1_P  AG2 \n101 GND   102 GND   \n103 227_TX2_N  AE5 104 227_RX2_N  AF3 \n105 227_TX2_P  AE6 106 227_RX2_P  AF4 \n107 GND   108 GND   \n109 227_TX3_N  AD7 110 227_RX3_N  AE1 \n111 227_TX3_P  AD8 112 227_RX3_P  AE2 \n  \n  Z19-P User Manual  \n \n 38 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 113 GND   114 GND   \n115 227_CLK0_N  AD11  116 227_CLK1_N  AC9 \n117 227_CLK0_P  AD12  118 227_CLK1_P  AC10  \n119 GND   120 GND   \n \nPin assignment of board to board  connector J 34 \nJ34 connects the GTH signal of BANK228 ,229,230,231. \nJ34 Pin Signal Name  Pin Number  J34 Pin Signal Name  Pin Number  \n1 228_TX0_N  AC5 2 228_RX0_N  AD3 \n3 228_TX0_P  AC6 4 228_RX0_P  AD4 \n5 GND   6 GND   \n7 228_TX1_N  AB7 8 228_RX1_N  AC1 \n9 228_TX1_P  AB8 10 228_RX1_P  AC2 \n11 GND   12 GND   \n13 228_TX2_N  AA5 14 228_RX2_N  AB3 \n15 228_TX2_P  AA6 16 228_RX2_P  AB4 \n17 GND   18 GND   \n19 228_TX3_N  Y7 20 228_ RX3_N  AA1 \n21 228_TX3_P  Y8 22 228_RX3_P  AA2 \n23 GND   24 GND   \n25 228_CLK1_N  AA9 26 228_CLK0_N  AB11  \n27 228_CLK1_P  AA10  28 228_CLK0_P  AB12  \n29 GND   30 GND   \n31 229_TX0_N  W5 32 229_RX0_N  Y3 \n33 229_TX0_P  W6 34 229_RX0_P  Y4 \n35 GND   36 GND   \n37 229_TX1_N  V7 38 229_RX1_N  W1 \n39 229_TX1_P  V8 40 229_RX1_P  W2 \n41 GND   42 GND   \n43 229_TX2_N  U5 44 229_RX2_N  V3 \n45 229_TX2_P  U6 46 229_RX2_P  V4 \n47 GND   48 GND   \n49 229_TX3_N  T7 50 229_RX3_N  U1 \n51 229_TX3_P  T8 52 229_RX3_P  U2 \n53 GND   54 GND   \n  \n  Z19-P User Manual  \n \n 39 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 55 229_CLK1_N  W9 56 229_ CLK0_N  Y11 \n57 229_CLK1_P  W10 58 229_CLK0_P  Y12 \n59 GND   60 GND   \n61 230_TX0_N  R5 62 230_RX0_N  T3 \n63 230_TX0_P  R6 64 230_RX0_P  T4 \n65 GND   66 GND   \n67 230_TX1_N  P7 68 230_RX1_N  R1 \n69 230_TX1_P  P8 70 230_RX1_P  R2 \n71 GND   72 GND   \n73 230_TX2_N  N5 74 230_R X2_N  P3 \n75 230_TX2_P  N6 76 230_RX2_P  P4 \n77 GND   78 GND   \n79 230_TX3_N  M7 80 230_RX3_N  N1 \n81 230_TX3_P  M8 82 230_RX3_P  N2 \n83 GND   84 GND   \n85 230_CLK1_N  U9 86 230_CLK0_N  V11 \n87 230_CLK1_P  U10 88 230_CLK0_P  V12 \n89 GND   90 GND   \n91 231_TX0_N  L5 92 231_R X0_N  M3 \n93 231_TX0_P  L6 94 231_RX0_P  M4 \n95 GND   96 GND   \n97 231_TX1_N  K3 98 231_RX1_N  L1 \n99 231_TX1_P  K4 100 231_RX1_P  L2 \n101 GND   102 GND   \n103 231_TX2_N  J5 104 231_RX2_N  J1 \n105 231_TX2_P  J6 106 231_RX2_P  J2 \n107 GND   108 GND  AC20  \n109 231_TX3_N  H3 110 231_RX3_N  G1 \n111 231_TX3_P  H4 112 231_RX3_P  G2 \n113 GND   114 GND   \n115 231_CLK1_N  R9 116 231_CLK0_N  T11 \n117 231_CLK1_P  R10 118 231_CLK0_P  T12 \n119 GND   120 GND   \n \nPin assignment of board to board  connector J 35 \nJ35 connects  power supply of +12V and the IOs of BANK 91,93,94; the \n  \n  Z19-P User Manual  \n \n 40 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n voltage standard  is 3.3V.  \nJ35 Pin  Signal Name  Pin Number  J35 Pin  Signal Name  Pin Number  \n1 +12V   2 GND   \n3 +12V   4 GND   \n5 +12V   6 GND   \n7 +12V   8 GND   \n9 +12V   10 GND   \n11 +12V   12 GND   \n13 +12V   14 GND   \n15 +12V   16 GND   \n17 +12V  18 GND   \n19 +12V   20 GND   \n21 +12V   22 GND   \n23 +12V   24 GND   \n25 +12V   26 GND   \n27 +12V   28 GND   \n29 +12V   30 GND   \n31 GND   32 GND   \n33 B94_L5_N  D3 34 B94_L8_N  C3 \n35 B94_L5_ P D4 36 B94_L8_P  C4 \n37 B94_L7_N  C5 38 B94_L12_N  A4 \n39 B94_L7_P  C6 40 B94_L12 _P A5 \n41 GND   42 GND   \n43 B94_L3_N  E2 44 B94_L4_N  D1 \n45 B94_L3_P  E3 46 B94_L4_P  E1 \n47 B94_L6_N  C1 48 B94_L9_N  B1 \n49 B94_L6_P  D2 50 B94_L9_P  B2 \n51 GND   52 GND   \n53 B94_L1_N  F4 54 B94_L11_N  B5 \n55 B94_L1_P  F5 56 B94_L11_P  B6 \n57 B94_L10_N  A3 58 B94_L2_N  E4 \n59 B94_L10_P  B3 60 B94_L2_P  E5 \n61 GND   62 GND   \n63 B93_L10_N  A7 64 B93_L1_N  F6 \n65 B93_L10_P  B7 66 B93_L1_P  G6 \n67 B93_L9_N  D6 68 B93_L5_N  F7 \n  \n  Z19-P User Manual  \n \n 41 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 69 B93_L9_P  E6 70 B93_L5_P  G7 \n71 GND   72 GND   \n73 B93_L7_N  D7 74 B93_L2_N  H8 \n75 B93_L7_P  E7 76 B93_L2_P  J8 \n77 B93_L8_N  C8 78 B93_L4_N  E9 \n79 B93_L8_P  D8 80 B93_L4_P  F9 \n81 GND   82 GND   \n83 B93_L3_N  H9 84 B93_L6_N  F8 \n85 B93_L3_P  J9 86 B93_L6_P  G8 \n87 B93_L11_N  A8 88 B93_L12_N  C9 \n89 B93_L11_P  B8 90 B93_L12_P  D9 \n91 GND   92 GND   \n93 B91_L12_N  A9 94 B91_L7_N  E10 \n95 B91_L12_P  A10 96 B91_L7_P  E11 \n97 B91_L5_N  F10 98 B91_L1_N  H10 \n99 B91_L5_P  G10 100 B91_L1_P  J11 \n101 GND   102 GND   \n103 B91_L10_N  B10 104 B91_L9_N  C11 \n105 B91_L10_P  C10 106 B91_L9_P  D11 \n107 B91_L11_N  B11 108 B91_L2_N  G11 \n109 B91_L11_P  B12 110 B91_L2_P  H11 \n111 GND   112 GND   \n113 B91_L3_N  G12 114 B91_L8_N  D12 \n115 B91_L3_P  H13 116 B91_L8_P  E12 \n117 B91_L4_N  G13 118 B91_L6_N  F12 \n119 B91_L4_P  H14 120 B91_L6_P  F13 \n \nPin assignment of board to board  connector J 36 \nJ35 connects  BANK power supply of VCC IO64~68, the IOs of BANK 68,90 ; \nthe maximum  voltage standard  of BANK68  is 1.8V, voltage standard  of \nBANK90 is 3.3V  \nJ36 Pin  Signal Name  Pin Number  J36 Pin  Signal Name  Pin Number  \n1 VCCO_68   2 B68_L16_N  A12 \n3 VCCO_68   4 B68_L16_P  B13 \n5 GND   6 B68_L17_N  A13 \n  \n  Z19-P User Manual  \n \n 42 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 7 GND   8 B68_L17_P  A14 \n9 VCCO_67   10 GND   \n11 VCCO_67   12 B68_L15_N  C13 \n13 GND   14 B68_L15_P  D13 \n15 GND   16 B68_L1_N  N15 \n17 VCCO_66   18 B68_L1_P  P15 \n19 VCCO_66   20 GND   \n21 GND   22 B68_L14_N  D14 \n23 GND   24 B68_L14_P  E15 \n25 VCCO_64   26 B68_L13_N  E14 \n27 VCCO_64   28 B68_L13_P  F14 \n29 GND   30 GND   \n31 GND   32 B68_L18_N  B15 \n33 VCCO_65   34 B68_L18_P  C15 \n35 VCCO_65   36 B68_L12_N  F15 \n37 GND   38 B68_L12_P  G16 \n39 GND   40 GND   \n41 -  42 B68_L20_N  B16 \n43 -  44 B68_L20_P  C16 \n45 -  46 B68_L19_N  D16 \n47 -  48 B68_L19_P  E16 \n49 GND   50 GND   \n51 -  52 B68_L22_N  A17 \n53 -  54 B68_L22_P  B17 \n55 -  56 B68_L21_N  D17 \n57 -  58 B68_L21_P  E17 \n59 GND   60 GND   \n61 B90_L12_N  J12 62 B68_L24_N  A18 \n63 B90_L12_P  J13 64 B68_L24_P  B18 \n65 B90_L7_N  K12 66 B68_L23_N  C18 \n67 B90_L7_P  L12 68 B68_L23_P  D18 \n69 GND   70 GND   \n71 B90_L10_N  K10 72 B68_L7_N  G15 \n73 B90_L10_P  K11 74 B68_L7_P  H15 \n75 B90_L8_N  L13 76 B68_L5_N  K15 \n77 B90_L8_P  L14 78 B68_L5_P  K16 \n  \n  Z19-P User Manual  \n \n 43 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 79 GND   80 GND   \n81 B90_L11_N  J14 82 B68_L11_N  F17 \n83 B90_L11_P  K14 84 B68_ L11_P  G17 \n85 B90_L5_N  M13 86 B68_L10_N  F18 \n87 B90_L5_P  N13 88 B68_L10_P  G18 \n89 GND   90 GND   \n91 B90_L4_N  N14 92 B68_L8_N  H16 \n93 B90_L4_P  P14 94 B68_L8_P  J16 \n95 B90_L3_N  P13 96 B68_L6_N  K17 \n97 B90_L3_P  R14 98 B68_L6_P  L17 \n99 GND   100 GND   \n101 B90_L2 _N N12 102 B68_L9_N  H18 \n103 B90_L2_P  P12 104 B68_L9_P  J18 \n105 B90_L9_N  L10 106 B68_L3_N  M16 \n107 B90_L9_P  M10 108 B68_L3_P  M17 \n109 GND   110 GND   \n111 B90_L6_N  M11 112 B68_L4_N  L15 \n113 B90_L6_P  M12 114 B68_L4_P  M15 \n115 B90_L1_N  N10 116 B68_L2_N  N16 \n117 B90_L1_P  N11 118 B68_L2_P  P16 \n119 GND   120 GND   \n \n  \n  Z19-P User Manual  \n \n 44 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n Part 3: Carrier Board  \nPart 3.1: Carrier Board Introduction  \nThrough the previous function introduction, you can understand the \nfunc\n  \n\uf0d8  PCEI3.0 x16 interface  \n\uf0d8  M.2 interface  \n\uf0d8  DP output  interface  \n\uf0d8  USB 3.0 Interfaces  \n\uf0d8  2-Channel  10/100M/1000M Ethernet RJ -45 interface  \n\uf0d8  2-Channel  USB Uart Interfaces  \n\uf0d8  Micro TF card slot  \n\uf0d8  2-Channel FMC HPC interface  \n\uf0d8  JTAG debugg ing interface  \n\uf0d8  1-Channel temperature sensor  \n\uf0d8  1-Channel  EEPROM  \n\uf0d8  2 LED lights  \n \nPart 3.2: PCIE3.0 X16  Interface  \nThe Z19-P development board has a PCIE  3.0 x16 endpoint interface for \nPCIE communication . 16 pairs GTH signals of BANK224,225,226,227  are \nconnecte d to PCIE slot, each lane of PCIE can reach 8Gbps speed,  which  can \nrealize PCIE 3.0 (compatible  2.0 ) data communication.   \nThe PCIe interface is shown in Figure 3 -2-1 below, where the TX signal is \nconnected in AC coupling mode.  \n  \n  Z19-P User Manual  \n \n 45 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n \nUSB_SSTXP\nU1USB_SSTXN\nSi5332\nUSB3.0参考时钟USB_SSRXP\nUSB_SSRXNZYNQ\nUltra\nScale+USB PHY\n(USB3320C)USB__CLKU1\nBANK\n502USB__STP\nUSB_DATA0~USB_DATA7USB__NXT\nUSB__DIRU25\nUSB_RESET_NDP/DM\n501\nBANK\n505\nMGTUSB_TXP_UP\nUSB_TXN_UPUSB3.0 HUB\n(GL3523T)\nUSB_RXP_UP\nUSB_RXN_UP\nU27\n26Mhz \nFigure 3-2-1: PCIe Interface Schematic  \n \nPCIe x 16 Interface ZYNQ  Pin Assignment  \nSignal Name  ZYNQ  Pin Name  ZYNQ  Pin \nNumber  Description  \nPCIE_CLK_N  225_CLK0_N  AH11  PCIE  Channel reference clock  Negative  \nPCIE_CLK_P  225_CLK0_P  AH12  PCIE  Channel reference cloc k Positive  \nPCIE_RX15_N  224_RX0_N  BA1 PCIE  Channel 15 Data Receive Negative  \nPCIE_RX15_P  224_RX0_P  BA2 PCIE  Channel 15 Data Receive Positive  \nPCIE_RX14_N  224_RX1_N  AW1  PCIE  Channel 14 Data Receive Negative  \nPCIE_RX14_P  224_RX1_P  AW2  PCIE  Channel 14 Data Re ceive Positive  \nPCIE_RX13_N  224_RX2_N  AV3 PCIE  Channel 13 Data Receive Negative  \nPCIE_RX13_P  224_RX2_P  AV4 PCIE  Channel 13 Data Receive Positive  \nPCIE_RX12_N  224_RX3_N  AU1 PCIE  Channel 12 Data Receive Negative  \nPCIE_RX12_P  224_RX3_P  AU2 PCIE  Channel 12 Dat a Receive Positive  \nPCIE_RX11_N  225_RX0_N  AT3 PCIE  Channel 11 Data Receive Negative  \nPCIE_RX11_P  225_RX0_P  AT4 PCIE  Channel 11 Data Receive Positive  \nPCIE_RX10_N  225_RX1_N  AR1 PCIE  Channel 10 Data Receive Negative  \nPCIE_RX10_P  225_RX1_P  AR2 PCIE  Channel 10 Data Receive Positive  \nPCIE_RX9_N  225_RX2_N  AP3 PCIE  Channel 9 Data Receive Negative  \nPCIE_RX9_P  225_RX2_P  AP4 PCIE  Channel 9 Data Receive Positive  \nPCIE_RX8_N  225_RX3_N  AN1 PCIE  Channel 8 Data Receive Negative  \n  \n  Z19-P User Manual  \n \n 46 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n PCIE_RX8_P  225_RX3_P  AN2 PCIE  Channel 8 Dat a Receive Positive  \nPCIE_RX7_N  226_RX0_N  AM3 PCIE  Channel 7 Data Receive Negative  \nPCIE_RX7_P  226_RX0_P  AM4 PCIE  Channel 7 Data Receive Positive  \nPCIE_RX6_N  226_RX1_N  AL1 PCIE  Channel 6 Data Receive Negative  \nPCIE_RX6_P  226_RX1_P  AL2 PCIE  Channel 6 Data Re ceive Positive  \nPCIE_RX5_N  226_RX2_N  AK3 PCIE  Channel 5 Data Receive Negative  \nPCIE_RX5_P  226_RX2_P  AK4 PCIE  Channel 5 Data Receive Positive  \nPCIE_RX4_N  226_RX3_N  AJ1 PCIE  Channel 4 Data Receive Negative  \nPCIE_RX4_P  226_RX3_P  AJ2 PCIE  Channel 4 Data Receiv e Positive  \nPCIE_RX3_N  227_RX0_N  AH3 PCIE  Channel 3 Data Receive Negative  \nPCIE_RX3_P  227_RX0_P  AH4 PCIE  Channel 3 Data Receive Positive  \nPCIE_RX2_N  227_RX1_N  AG1 PCIE  Channel 2 Data Receive Negative  \nPCIE_RX2_P  227_RX1_P  AG2 PCIE  Channel 2 Data Receive Po sitive  \nPCIE_RX1_N  227_RX2_N  AF3 PCIE  Channel 1 Data Receive Negative  \nPCIE_RX1_P  227_RX2_P  AF4 PCIE  Channel 1 Data Receive Positive  \nPCIE_RX0_N  227_RX3_N  AE1 PCIE  Channel 0 Data Receive Negative  \nPCIE_RX0_P  227_RX3_P  AE2 PCIE  Channel 0 Data Receive Positi ve \nPCIE_TX15_N  224_TX0_N  AY3 PCIE  Channel 15 Data Transmit Negative  \nPCIE_TX15_P  224_TX0_P  AY4 PCIE  Channel 15 Data Transmit Positive  \nPCIE_TX14_N  224_TX1_N  AW5  PCIE  Channel 14 Data Transmit Negative  \nPCIE_TX14_P  224_TX1_P  AW6  PCIE  Channel 14 Data Transmi t Positive  \nPCIE_TX13_N  224_TX2_N  AU5 PCIE  Channel 13 Data Transmit Negative  \nPCIE_TX13_P  224_TX2_P  AU6 PCIE  Channel 13 Data Transmit Positive  \nPCIE_TX12_N  224_TX3_N  AT7 PCIE  Channel 12 Data Transmit Negative  \nPCIE_TX12_P  224_TX3_P  AT8 PCIE  Channel 12 Data  Transmit Positive  \nPCIE_TX11_N  225_TX0_N  AR5 PCIE  Channel 11 Data Transmit Negative  \nPCIE_TX11_P  225_TX0_P  AR6 PCIE  Channel 11 Data Transmit Positive  \nPCIE_TX10_N  225_TX1_N  AP7 PCIE  Channel 10 Data Transmit Negative  \nPCIE_TX10_P  225_TX1_P  AP8 PCIE  Channel  10 Data Transmit Positive  \nPCIE_TX9_N  225_TX2_N  AN5 PCIE  Channel 9 Data Transmit Negative  \nPCIE_TX9_P  225_TX2_P  AN6 PCIE  Channel 9 Data Transmit Positive  \nPCIE_TX8_N  225_TX3_N  AM7 PCIE  Channel 8 Data Transmit Negative  \nPCIE_TX8_P  225_TX3_P  AM8 PCIE  Channe l 8 Data Transmit Positive  \nPCIE_TX7_N  226_TX0_N  AL5 PCIE  Channel 7 Data Transmit Negative  \nPCIE_TX7_P  226_TX0_P  AL6 PCIE  Channel 7 Data Transmit Positive  \nPCIE_TX6_N  226_TX1_N  AK7 PCIE  Channel 6 Data Transmit Negative  \n  \n  Z19-P User Manual  \n \n 47 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n PCIE_TX6_P  226_TX1_P  AK8 PCIE  Channe l 6 Data Transmit Positive  \nPCIE_TX5_N  226_TX2_N  AJ5 PCIE  Channel 5 Data Transmit Negative  \nPCIE_TX5_P  226_TX2_P  AJ6 PCIE  Channel 5 Data Transmit Positive  \nPCIE_TX4_N  226_TX3_N  AH7 PCIE  Channel 4 Data Transmit Negative  \nPCIE_TX4_P  226_TX3_P  AH8 PCIE  Channe l 4 Data Transmit Positive  \nPCIE_TX3_N  227_TX0_N  AG5 PCIE  Channel 3 Data Transmit Negative  \nPCIE_TX3_P  227_TX0_P  AG6 PCIE  Channel 3 Data Transmit Positive  \nPCIE_TX2_N  227_TX1_N  AF7 PCIE  Channel 2 Data Transmit Negative  \nPCIE_TX2_P  227_TX1_P  AF8 PCIE  Channe l 2 Data Transmit Positive  \nPCIE_TX1_N  227_TX2_N  AE5 PCIE  Channel 1 Data Transmit Negative  \nPCIE_TX1_P  227_TX2_P  AE6 PCIE  Channel 1 Data Transmit Positive  \nPCIE_TX0_N  227_TX3_N  AD7 PCIE  Channel 0 Data Transmit Negative  \nPCIE_TX0_P  227_TX3_P  AD8 PCIE  Channe l 0 Data Transmit Positive  \nPCIE_PERSTN  IO_T3U_PERSTN0_65  AM25  PCIE Board Reset Signal  \n \nPart 3.3: M.2 Interface  \nThe Z19-P board is equipped M.2 interface for connecting M.2 SSD, it is a \nPCIEx1  standard and the communication speed of up to 6Gbps. The M.2 \ninterface uses the M key slot, which only supports PCI -E, not SATA. When \nusers choose SSD drives, th ey need to choose PCIE type SSD . \nThe PCIE signal is directly connected to the BANK505 PS MGT \ntransceiver of ZU19EG, and the TX signal and RX signal of one ch annel are \nconnected to the LANE1 of MGT in a differential signal mode. The PCIE \nreference clock is provided by the Si5332 chip set, the frequency is 100Mhz, \nand the schematic diagram of the M.2 circuit design is shown in Figure 3 -3-1: \n  \n  Z19-P User Manual  \n \n 48 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n \nZYNQ\nUltra\nScale+PCIE_TX_PU1\nBANK\n505\nMGTPCIE_TX_C_P\nPCIE_TX_N PCIE_TX_C_N\nPCIE_RX_P\nPCIE_RX_N\nSi5332505_PCIE_REFCLK_P\n505_PCIE_REFCLK_NPCIE_REFCLK_P\nPCIE_REFCLK_N\nM2_PCIE_RST_N电平转换PCIE_RSTn_MIO37 \nFigure 3 -3-1: M.2 Interface Schematic  \n \nThe pin assignment of M.2 interface ZYNQ is as follows:  \nSignal Name  Pin Name  Pin Number  Description  \nPCIE_TX_P  PS_MGTRTXP0_505  AH39  PCIE Data Transmit Positive  \nPCIE_TX_N  PS_MGTRTXN0_505  AH40  PCIE Data Transm it Negative  \nPCIE_RX_P  PS_MGTRRXP0_505  AG41  PCIE Data Receive Positive  \nPCIE_RX_N  PS_MGTRRXN0_505  AG42  PCIE Data Receive Negative  \n505_PCIE_REFCLK_P  PS_MGTREFCLK0P_505  AG37  PCIE Reference Clock Positive  \n505_PCIE_REFCLK_N  PS_MGTREFCLK0N_505  AG38  PCIE Refe rence Clock Negative  \nPCIE_RSTN_MIO37  PS_MIO37_501  N30 PCIE  Reset Signal  \n \nPart 3.4: DP Interface  \nThe Z19-P board has a MINI  DP for video image display. The output  \nsupports VESA DP V1.2a output standard, up to 4K x 2K@30Fps output, \nsupports Y -only, YCbCr44 4, YCbCr422, YCbCr420 and RGB video formats, \neach color supports 6, 8, 10, or 12 bits.  \nThe DP data transmission channel is directly driven and output by the \nBANK505 PS MGT of ZU1 9EG, and the LANE2 and LANE3 TX signals of MGT \nare connected to the DP connect or in a differential signal mode. The \nDisplayPort auxiliary channel is connected to the MIO pin of the PS. The \n  \n  Z19-P User Manual  \n \n 49 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n schematic diagram of the DP output interface design is shown in Figure 3 -4-1: \nMini USB\n ZYNQ\nUltra\nScale+UART-USB\n(CP2102-GM)U9_RXDU68U1\nBANK\n501 U9_TXDJ10\nTXDRXD\nD+/-VBUS\nREGINPS_UART1_RX\n电平转换PS_UART0_RXPS_UART0_TXU21\nMini USB\nUART-USB\n(CP2102-GM)PL_UART_RXU69\nPL_UART_TXJ14\nTXDRXD\nD+/-VBUS\nREGIN BANK\n43\n \nFigure 3 -4-1: DP interface design Sch ematic  \n \nThe DisplayPort interface ZYNQ pin assignment is as follows:  \nSignal Name  Pin Number  Pin Number  Description  \nGT0_DP_TX_P  PS_MGTRTXP3_505  AB39  Low bits of DP Data  \nTransmit Positive  \nGT0_DP_TX_N  PS_MGTRTXN3_505  AB40  Low bits of DP Data  \nTransmit Negati ve \nGT1_DP_TX_P  PS_MGTRTXP2_505  AD39  High bits of DP Data  \nTransmit Positive  \nGT1_DP_TX_N  PS_MGTRTXN2_505  AD40  High bits of DP Data  \nTransmit Negative  \n505_DP_CLKP  PS_MGTREFCLK2P_5\n05 AC37  DP Reference Clock  \nPositive  \n505_DP_CLKN  PS_MGTREFCLK2N_5\n05 AC38  DP Re ference Clock  \nNegative  \nDP_AUX_OUT_MIO2\n7 PS_MIO27_501  L29 DP Auxiliary Data Output  \nDP_AUX_IN_MIO30  PS_MIO30_501  L30 DP Auxiliary Data Input \nDP_OE_MIO29  PS_MIO29_501  M27 DP Auxiliary Data Output Enable  \nDP_HPD_MIO28  PS_MIO28_501  L28 DP Insertion Signal Detection  \n \n  \n  Z19-P User Manual  \n \n 50 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n Part 3.5: USB3.0  Interface  \nThere is a USB3.0 ports on the Z19-P carrier board, supporting the \nHost/OTG/Slave  operation  mode, and the data speed  for USB3.0  is up to \n5.0Gb/s. USB3.0 is connected through the PIPE3 interface, and USB2.0 is \nconnected to the a USB3320C chip set through the ULPI interface to realize \nhigh-speed USB3.0 and USB2.0 data communication.  \nThe USB connector is USB Type C , the schematic diagram of USB3.0 \nconnection is shown as 3 -5-1: \nUSB_SSTXP\nU1USB_SSTXN\nSi5332 USB3.0参考时钟USB_SSRXP\nUSB_SSRXNZYNQ\nUltra\nScale+USB PHY\n(USB3320C)USB__CLKU76\nBANK\n502USB__STP\nUSB_DATA0~USB_DATA7USB__NXT\nUSB__DIRU2\nUSB_RESET_NDP/DM\n501\nBANK\n505\nMGT\n26MhzUSB \nDriver\n(TUSB1002)USB3.1 \n2:1 \nSwitch\n(HD3SS322\n0)CTXP1\nCTXN1\nCRXP1\nCRXN1\nCRXP2\nCRXN2CTXP2\nCTXN2\nPS_IIC0_SDA/PS_IIC0_SCL BANK\n501电平转换U4 U5\n \nFigure 3 -5-1: USB3 .0 Interface Schematic  \nUSB Interface Pin Assignment:  \nSignal Name  Pin Name  Pin Number  Description  \nUSB_SSTXP  PS_MGTRTXP1_505  AF39  USB3. 0 Data Transmit Positive  \nUSB_SSTXN  PS_MGTRTXN1_505  AF40  USB3. 0 Data Transmit Negative  \nUSB_SSRXP  PS_MGTRRXP1_505  AE41  USB3.0 Data Receive Positive  \nUSB_SSRXN  PS_MGTRRXN1_505  AE42  USB3. 0 Data Receive Negative  \nUSB_DATA0  PS_MIO56_502  AA30  USB2.0  Data Bit0 \nUSB_DATA1  PS_MIO57_502  AB30  USB2.0  Data Bit1 \nUSB_DATA2  PS_MIO54_502  Y29 USB2.0  Data Bit2 \nUSB_DATA3  PS_MIO59_502  AC31  USB2.0 Data Bit3 \n  \n  Z19-P User Manual  \n \n 51 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n USB_DATA4  PS_MIO60_502  AD29  USB2.0  Data Bit4 \nUSB_DATA5  PS_MIO61_502  AC32  USB2.0  Data Bit5 \nUSB_DATA6  PS_MIO62_502  AD31  USB2.0  Data Bit6 \nUSB_DATA7  PS_MIO63_502  AD30  USB2.0  Data Bit7 \nUSB_STP  PS_MIO58_502  AC29  USB2.0  Stop Signal  \nUSB_DIR  PS_MIO53_502  Y30 USB2. 0 Data Direction Signal  \nUSB_CLK  PS_MIO52_502  W29 USB2.0  Clock Signal  \nUSB_NXT  PS_MIO55_502  AB29  USB2. 0 Next Data Signal  \nUSB_RESET_N  PS_MIO44_501  R29 USB2.0  Reset Signal  \n \nPart 3. 6: Gigabit Ethernet Interface  \nThere is a Gigabit Ethernet  ports on the Z19-P carrier board, which  is \nconnected to the PS MIOs . The GPHY chip is JL2121  Ethernet PHY chip set,it  \nsupports 10/100/1000 Mbps network communication . \nWhen the JL2121  is powered on, it will detect the level status of some \nspecific IOs to de termine its own operating mode. Table 3 -6-1 describes the \ndefault settings after the GPHY chip is powered on.  \nConfiguration Pin  Instructions  Configuration value  \nRXD3_ADR0  \nRXC_ADR1  \nRXCTL_ADR2  MDIO/MDC Mode PHY Address  PHY Address  001 \nRXD1_TXDLY  TX Clock d elay time 2ns  Delay time e nable  \nRXD0_RXDLY  RX Clock delay time 2ns  Delay time e nable  \nTable 3 -6-1: PHY chip default configuration value  \n \nthe schematic diagram of Gigabit Ethernet Interface  is shown as 3 -6-1: \n \n  \n  Z19-P User Manual  \n \n 52 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n \nZYNQ\nUltra\nScale+GPHY\n(JL2121)U10U76\nBANK\n502RGMII TX\nRGMII RX\nJ12 \nFigure 3 -6-1: ZYNQ and GPHY connection diagram  \n \nPS Gigabit Ethernet pin assignment is as follows  \nSignal Name  Pin Name  Pin Number  Description  \nPHY1_TXCK  PHY1_TXCK  J31 Ethernet 1 RGMII Transmit Clock  \nPHY1_TXD0  PHY1_TXD0  J32 Ethernet 1 Transmit data  bit0 \nPHY1_TXD1  PHY1_TXD 1 J34 Ethernet 1 Transmit data  bit1 \nPHY1_TXD2  PHY1_TXD2  K28 Ethernet 1 Transmit data  bit2 \nPHY1_TXD3  PHY1_TXD3  K29 Ethernet 1 Transmit data  bit3 \nPHY1_TXCTL  PHY1_TXCTL  K30 Ethernet 1 Transmit Enable Signal  \nPHY1_RXCK  PHY1_RXCK  K31 Ethernet 1 RGMII  Receive  Clock  \nPHY1_RXD0  PHY1_RXD0  K32 Ethernet 1 Receive Data Bit0 \nPHY1_RXD1  PHY1_RXD1  K33 Ethernet 1 Receive Data Bit1 \nPHY1_RXD2  PHY1_RXD2  K34 Ethernet 1 Receive Data Bit2 \nPHY1_RXD3  PHY1_RXD3  L29 Ethernet 1 Receive Data Bit3 \nPHY1_RXCTL  PHY1_RXCTL  L30 Ethern et 1 Receive Enable Signal  \nPHY1_MDC  PHY1_MDC  L33 Ethernet 1 MDIO  Clock Management  \nPHY1_MDIO  PHY1_MDIO  L34 Ethernet 1 MDIO  Management Data  \n \nPart 3. 7: USB to Serial Port  \nThe Z19-P carrier board has two Uart to USB ports, one is connected to \nthe PS MIOs , and one is connected to the PL IOs. \nThe bridge  of UART to USB  is Silicon Labs CP2102GM\'s USB -UAR \nchipset, and the USB connector  is a MINI USB port.  \nThe schematic diagram of the USB Uart circuit design is shown in Figure \n  \n  Z19-P User Manual  \n \n 53 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n 3-7-1: \nMini USB\n ZYNQ\nUltra\nScale+UART-USB\n(CP2102)U9_RXDU18U76\nBANK\n501 U9_TXDJ14\nTXDRXD\nD+/-VBUS\nREGIN电平转换PS_UART_RXPS_UART_TXU19\nMini USB\nUART-USB\n(CP2102)PL_UART_RXU21\nPL_UART_TXJ15\nTXDRXD\nD+/-VBUS\nREGIN BANK\n90\n \nFigure 3 -7-1: USB to serial port schematic  \n \nUSB to serial port ZYNQ pin assignment:  \n \nPart 3. 8: SD Card Slot Interface  \nThe Z19-P Development Board  contains a TF card slot for process  to \naccess the TF card memory, or BOOT program from  TF card.  \nThe design  of the Z U19EG and TF card connec tor is shown in  Figure \n3-8-1: Signal name  Pin Name  Pin Number  Description  \nPS_UART_RX  PS_MIO38  R27 PS Uart  Data Input  \nPS_UART_TX  PS_MIO39  P29 PS Uart  Data Output  \nPL_UART_RX  B90_L6_N  M11 PL Uart  Data Input  \nPL_UART_TX  B90_L6_P  M12 PL Uart  Data Output  \n  \n  Z19-P User Manual  \n \n 54 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n \nZYNQ\nUltra\nScale+TXS02612U23U76\nBANK\n501SD_D0~D3\nSD_CLK\nSD_CMD\nMICRO SDD0~D3\nCLK\nCMD\nSD_CD \nFigure 3 -8-1: SD Card Connection Diagram  \n \nSD card slot pin assignment : \nSignal Name  Pin Name  Pin Number  Description  \nSD_CMD  SD_CMD  P25 SD Clock Signal  \nSD_CD  SD_CD  P24 SD Command Signal  \nSD_D0  SD_D 0 J25 SD Data0  \nSD_D1  SD_D1  L25 SD Data1  \nSD_D2  SD_D2  M25 SD Data2  \nSD_D3  SD_D3  K25 SD Data3  \nSD_CMD  SD_CMD  P25 SD card insertion signal  \n \nPart 3. 9: FMC Interface  \nThe Z19-P Carrier  board has two standard FMC HPC interface that can be \nconnected to FMC modul es of XILINX or ALINX. In FMC1, it contains 72 pairs \nof differential IO signals and 8 pairs of GTX Transceivers.  In FMC2it contains \n42 pairs of differential IO signals and 8 pairs of GTX Transceivers,  \nThe maximum  voltage  of FMC IO is 1.8V, the voltage can b e changed to \n1.2V by the jumper 2PIN connector(J23,J24) .  \nThe design  diagram of ZYNQ Ultrascale+ and FMC 1 connectors is shown \nin Figure 3 -9-1. \n  \n  Z19-P User Manual  \n \n 55 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n \nZYNQ\nUltra\nScale+U76\nFMC1连接器\nFMC1_LA00_P/N ~ FMC1_LA33_P/N FMC1_CLK0_P/N ~ FMC1_CLK1_P/N\nBANK66\nBANK67\nBANK68\nBANK230\nBANK231 FMC1_DP0_C2M_P/N ~ FMC1_DP7_C2M_P/N FMC1_GBTCLK0_M2C_P/N ~ FMC1_GBTCLK1_M2C_P/N\nFMC1_DP0_M2C_P/N ~ FMC1_DP7_M2C_P/NFMC1_HA00_P/N ~ FMC1_HA23_P/N \nFMC1_HB00_P/N ~ FMC1_HB11_P/N  \nFigure 3 -9-1: FMC 1 Schematic  block  \n \nFMC 1 connector pin assignment  \nSignal Name  ZYNQ  Pin \nName  Pin \nNumber  Description  \nFMC1_GBTCLK0_M2C_P  230_CLK0_P  V12 FMC Transceiver Reference Clock 0 Positive  \nFMC1_GBTCLK0_M2C_N  230_CLK0_N  V11 FMC Transceiver Reference Clock 0 Negative  \nFMC1_GBTCLK1_M2C_P  231_CLK0_P  T12 FMC Transceiver Reference Clock 1 Positive  \nFMC1_GBTCLK1_M2C_N  231_CLK0_N  T11 FMC Transceiver Reference Clock 1 Negative  \nFMC1_DP0_M2C_P  230_RX0_P  T4 FMC Transceiver Data RX0 Positive  \nFMC1_DP0_M2C_N  230_RX0_N  T3 FMC Transceiver Data RX0 Negative  \nFMC1_DP1_M2C_P  230_RX1_P  R2 FMC Transceiv er Data RX1 Positive  \nFMC1_DP1_M2C_N  230_RX1_N  R1 FMC Transceiver Data RX1 Negative  \nFMC1_DP2_M2C_P  230_RX2_P  P4 FMC Transceiver Data RX2 Positive  \nFMC1_DP2_M2C_N  230_RX2_N  P3 FMC Transceiver Data RX2 Negative  \nFMC1_DP3_M2C_P  230_RX3_P  N2 FMC Transceiver Data RX3 Positive  \nFMC1_DP3_M2C_N  230_RX3_N  N1 FMC Transceiver Data RX3 Negative  \nFMC1_DP4_M2C_P  231_RX1_P  L2 FMC Transceiver Data RX4 Positive  \nFMC1_DP4_M2C_N  231_RX1_N  L1 FMC Transceiver Data RX4 Negative  \nFMC1_DP5_M2C_P  231_RX3_P  G2 FMC Transceiver Data RX5 Positive  \nFMC1_DP5_M2C_N  231_RX3_N  G1 FMC Transceiver Data RX5 Negative  \nFMC1_DP6_M2C_P  231_RX2_P  J2 FMC Transceiver Data RX6 Positive  \nFMC1_DP6_M2C_N  231_RX2_N  J1 FMC Transceiver Data RX6 Negative  \n  \n  Z19-P User Manual  \n \n 56 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n FMC1_DP7_M2C_P  231_RX0_P  M4 FMC Transceiver Data RX7 Positive  \nFMC1_DP7_M2C_N  231_RX0_N  M3 FMC Transceiver Data RX7 Negative  \nFMC1_DP0_C2M_P  230_TX0_P  R6 FMC Transceiver Data TX0 Positive  \nFMC1_DP0_C2M_N  230_TX0_N  R5 FMC Transceiver Data TX0 Negative  \nFMC1_DP1_C2M_P  230_TX1_P  P8 FMC Transceiver Data TX1 Positive \nFMC1_DP1_C2M_N  230_TX1_N  P7 FMC Transceiver Data TX1 Negative  \nFMC1_DP2_C2M_P  230_TX2_P  N6 FMC Transceiver Data TX2 Positive  \nFMC1_DP2_C2M_N  230_TX2_N  N5 FMC Transceiver Data TX2 Negative  \nFMC1_DP3_C2M_P  230_TX3_P  M8 FMC Transceiver Data TX3 Positive  \nFMC1_DP3_C2M_N  230_TX3_N  M7 FMC Transceiver Data TX3 Negative  \nFMC1_DP4_C2M_P  231_TX1_P  K4 FMC Transceiver Data TX4 Positive  \nFMC1_DP4_C2M_N  231_TX1_N  K3 FMC Transceiver Data TX4 Negative  \nFMC1_DP5_C2M_P  231_TX3_P  H4 FMC Transceiver Data TX5 Positive  \nFMC1_DP5_C2M_N  231_TX3_N  H3 FMC Transceiver Data TX5 Negative  \nFMC1_DP6_C2M_P  231_TX2_P  J6 FMC Transceiver Data TX6 Positive  \nFMC1_DP6_C2M_N  231_TX2_N  J5 FMC Transceiver Data TX6 Negative  \nFMC1_DP7_C2M_P  231_TX0_P  L6 FMC Transceiver Data TX7 Positive  \nFMC1_D P7_C2M_N  231_TX0_N  L5 FMC Transceiver Data TX7 Negative  \nFMC1_CLK0_P  B66_L12_P  AU14  FMC  Reference 1st Clock P \nFMC1_CLK0_N  B66_L12_N  AV14  FMC  Reference 1st Clock N \nFMC1_CLK1_P  B67_L12_P  AT11  FMC  Reference 2nd Clock P \nFMC1_CLK1_N  B67_L12_N  AT10  FMC  Refere nce 2nd Clock N \nFMC1_LA00_CC_P  B66_L14_P  AT15  FMC  LA 0th Data ( Clock ) P \nFMC1_LA00_CC_N  B66_L14_N  AU15  FMC  LA 0th Data ( Clock ) N \nFMC1_LA01_CC_P  B66_L13_P  AV17  FMC  LA 1st Data ( Clock ) P \nFMC1_LA01_CC_N  B66_L13_N  AV16  FMC  LA 1st Data ( Clock ) N \nFMC 1_LA02_P  B66_L3_P  AW17  FMC  LA 2nd Data P \nFMC1_LA02_N  B66_L3_N  AW16  FMC  LA 2nd Data N \nFMC1_LA03_P  B66_L1_P  AY17  FMC  LA 3rd Data P \nFMC1_LA03_N  B66_L1_N  BA17  FMC  LA 3rd Data N \nFMC1_LA04_P  B66_L4_P  BA15  FMC  LA 4th Data P \nFMC1_LA04_N  B66_L4_N  BB15  FMC  LA 4th Data N \nFMC1_LA05_P  B66_L17_P  AR17  FMC  LA 5th Data P \nFMC1_LA05_N  B66_L17_N  AT17  FMC  LA 5th Data N \nFMC1_LA06_P  B66_L20_P  AL18  FMC  LA 6th Data P \nFMC1_LA06_N  B66_L20_N  AM18  FMC  LA 6th Data N \n  \n  Z19-P User Manual  \n \n 57 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n FMC1_LA07_P  B66_L22_P  AJ17  FMC  LA 7th Data P \nFMC1_LA07_N  B66_L22_N  AK17  FMC  LA 7th Data N \nFMC1_LA08_P  B66_L23_P  AL16  FMC  LA 8th Data P \nFMC1_LA08_N  B66_L23_N  AM16  FMC  LA 8th Data N \nFMC1_LA09_P  B66_L21_P  AN18  FMC  LA 9th Data P \nFMC1_LA09_N  B66_L21_N  AN17  FMC  LA 9th Data N \nFMC1_LA10_P  B66_L5_P  AY15  FMC  LA 10th Data P \nFMC1_LA10_N  B66_L5_N  AY14  FMC  LA 10th Data N \nFMC1_LA11_P  B66_L11_P  AW15  FMC  LA 11th Data P \nFMC1_LA11_N  B66_L11_N  AW14  FMC  LA 11th Data N \nFMC1_LA12_P  B66_L19_P  AJ18  FMC  LA 12th Data P \nFMC1_LA12_N  B66_L19_N  AK18  FMC  LA 12th Data N \nFMC1_LA13_P  B66_L 9_P BA10  FMC  LA 13th Data P \nFMC1_LA13_N  B66_L9_N  BB10  FMC  LA 13th Data N \nFMC1_LA14_P  B66_L7_P  AY12  FMC  LA 14th Data P \nFMC1_LA14_N  B66_L7_N  BA12  FMC  LA 14th Data N \nFMC1_LA15_P  B66_L10_P  AU13  FMC  LA 15th Data P \nFMC1_LA15_N  B66_L10_N  AV13  FMC  LA 15th Data N \nFMC1_LA16_P  B66_L8_P  BA11  FMC  LA 16th Data P \nFMC1_LA16_N  B66_L8_N  BB11  FMC  LA 16th Data N \nFMC1_LA17_CC_P  B67_L14_P  AP10  FMC  LA 17th Data ( Clock ) P \nFMC1_LA17_CC_N  B67_L14_N  AR10  FMC  LA 17th Data ( Clock ) N \nFMC1_LA18_CC_P  B67_L13_P  AR13  FMC  LA 18th Data ( Clock ) P \nFMC1_LA18_CC_N  B67_L13_N  AR12  FMC  LA 18th Data ( Clock ) N \nFMC1_LA19_P  B67_L23_P  AM13  FMC  LA 19th Data P \nFMC1_LA19_N  B67_L23_N  AN13  FMC  LA 19th Data N \nFMC1_LA20_P  B67_L15_P  AR15  FMC  LA 20th Data P \nFMC1_LA20_N  B67_L15_N  AR14  FMC  LA 20th Data N \nFMC1_LA21_P  B67_L11_P  AT13  FMC  LA 21st Data P \nFMC1_LA21_N  B67_L11_N  AT12  FMC  LA 21st Data N \nFMC1_LA22_P  B67_L8_P  AU11  FMC  LA 22nd Data P \nFMC1_LA22_N  B67_L8_N  AV11  FMC  LA 22nd Data N \nFMC1_LA23_P  B67_L9_P  AW11  FMC  LA 23rd Data P \nFMC1_LA23_N  B67_L9_N  AW10  FMC  LA 23rd Data N \nFMC1_LA24_P  B67_L16_P  AN12  FMC  LA 24th Data P \nFMC1_LA24_N  B67_L16_N  AP12  FMC  LA 24th Data N \n  \n  Z19-P User Manual  \n \n 58 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n FMC1_LA25_P  B67_L22_P  AN14  FMC  LA 25th Data P \nFMC1_LA25_N  B67_L22_N  AP14  FMC  LA 25th Data N \nFMC1_LA26_P  B67_L7_P  AV12  FMC  LA 26th Data P \nFMC1_LA26_N  B67_L7_N  AW12  FMC  LA 26th Data N \nFMC1_LA27_P  B67_L10_P  AV9 FMC  LA 27th Data P \nFMC1_LA27_N  B67_L10_N  AV8 FMC  LA 27th Data N \nFMC1_LA28_P  B67_L17_P  AM11  FMC  LA 28th Data P \nFMC1_LA28_N  B67_L17_N  AN11  FMC  LA 28th Data N \nFMC1_LA29_P  B67_L1_P  AW9  FMC  LA 29th Data P \nFMC1_LA29_N  B67_L1_N  AY9 FMC  LA 29th Data N \nFMC1_LA30_P  B67_L3_P  AW8  FMC  LA 30th Data P \nFMC1_LA30_N  B67_L3_N  AY8 FMC  LA 30th Data N \nFMC1_LA31_P  B67_L5_P  BA6 FMC  LA 31st Data P \nFMC1_LA31_N  B67_L5_N  BB6 FMC  LA 31st Data N \nFMC1_LA32_P  B67_L2_P  BB9 FMC  LA 32nd Data P \nFMC1_LA32_N  B67_L2_N  BB8 FMC  LA 32nd Data N \nFMC1_LA33_P  B67_L4_P  BA8 FMC  LA 33rd Data P \nFMC1_LA33_N  B67_L4_N  BA7 FMC  LA 33rd Data N \nFMC1_HA00_CC_P  B68_L11_P  G17 FMC  HA 0th Data ( Clock ) P \nFMC1_HA00_CC_N  B68_L11_N  F17 FMC  HA 0th Data ( Clock ) N \nFMC1_HA01_CC_P  B68_L12_P  G16 FMC  HA 1th Data ( Clock ) P \nFMC1_HA01_CC_N  B68_L12_N  F15 FMC  HA 1th Data ( Clock ) N \nFMC1_HA02_P  B68_L2_P  P16 FMC  HA 2nd Data P \nFMC1_HA02_N  B68_L2_N  N16 FMC  HA 2nd Data N \nFMC1_HA03 _P B68_L4_P  M15 FMC  HA 3rd Data P \nFMC1_HA03_N  B68_L4_N  L15 FMC  HA 3rd Data N \nFMC1_HA04_P  B68_L8_P  J16 FMC  HA 4th Data P \nFMC1_HA04_N  B68_L8_N  H16 FMC  HA 4th Data N \nFMC1_HA05_P  B68_L6_P  L17 FMC  HA 5th Data P \nFMC1_HA05_N  B68_L6_N  K17 FMC  HA 5th Data N \nFMC1_HA06_P  B68_L9_P  J18 FMC  HA 6th Data P \nFMC1_HA06_N  B68_L9_N  H18 FMC  HA 6th Data N \nFMC1_HA07_P  B68_L3_P  M17 FMC  HA 7th Data P \nFMC1_HA07_N  B68_L3_N  M16 FMC  HA 7th Data N \nFMC1_HA08_P  B68_L7_P  H15 FMC  HA 8th Data P \nFMC1_HA08_N  B68_L7_N  G15 FMC  HA 8th Data N \n  \n  Z19-P User Manual  \n \n 59 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n FMC1_HA09_P  B68_L5_P  K16 FMC  HA 9th Data P \nFMC1_HA09_N  B68_L5_N  K15 FMC  HA 9th Data N \nFMC1_HA10_P  B68_L23_P  D18 FMC  LA 10th Data P \nFMC1_HA10_N  B68_L23_N  C18 FMC  HA 10th Data N \nFMC1_HA11_P  B68_L10_P  G18 FMC  HA 11th Data P \nFMC1_HA11_N  B68_L10_N  F18 FMC  HA 11th Data N \nFMC1_HA12_P  B68_L21_P  E17 FMC  HA 12th Data P \nFMC1_HA12_N  B68_L21_N  D17 FMC  HA 12th Data N \nFMC1_HA13_P  B68_L24_P  B18 FMC  HA 13th Data P \nFMC1_HA13_N  B68_L24_N  A18 FMC  HA 13th Data N \nFMC1_HA14_P  B68_L22_P  B17 FMC  HA 14th Data P \nFMC 1_HA14_N  B68_L22_N  A17 FMC  HA 14th Data N \nFMC1_HA15_P  B68_L20_P  C16 FMC  HA 15th Data P \nFMC1_HA15_N  B68_L20_N  B16 FMC  HA 15th Data N \nFMC1_HA16_P  B68_L19_P  E16 FMC  HA 16th Data P \nFMC1_HA16_N  B68_L19_N  D16 FMC  HA 16th Data N \nFMC1_HA17_CC_P  B68_L18_P  C15 FMC  HA 17th Data ( Clock )  P \nFMC1_HA17_CC_N  B68_L18_N  B15 FMC  HA 17th Data ( Clock )  N \nFMC1_HA18_P  B68_L13_P  F14 FMC  HA 18th Data P \nFMC1_HA18_N  B68_L13_N  E14 FMC  HA 18th Data N \nFMC1_HA19_P  B68_L1_P  P15 FMC  HA 19th Data P \nFMC1_HA19_N  B68_L1_N  N15 FMC  HA 19th Data N \nFMC1_HA20_P  B68_L14_P  E15 FMC  HA 20th Data P \nFMC1_HA20_N  B68_L14_N  D14 FMC  HA 20th Data N \nFMC1_HA21_P  B68_L15_P  D13 FMC  HA 21th Data P \nFMC1_HA21_N  B68_L15_N  C13 FMC  HA 21th Data N \nFMC1_HA22_P  B68_L17_P  A14 FMC  HA 22th Data P \nFMC1_HA22 _N B68_L17_N  A13 FMC  HA 22th Data N \nFMC1_HA23_P  B68_L16_P  B13 FMC  HA 23th Data P \nFMC1_HA23_N  B68_L16_N  A12 FMC  HA 23th Data N \nFMC1_HB00_CC_P  B66_L15_P  AU18  FMC  HA 0th Data ( Clock ) P \nFMC1_HB00_CC_N  B66_L15_N  AV18  FMC  HA 0th Data ( Clock ) N \nFMC1_HB01 _P B66_L16_P  AR18  FMC  HB 1th Data P \nFMC1_HB01_N  B66_L16_N  AT18  FMC  HB 1th Data N \nFMC1_HB02_P  B66_L24_P  AN16  FMC  HB 2nd Data P \nFMC1_HB02_N  B66_L24_N  AP16  FMC  HB 2nd Data N \n  \n  Z19-P User Manual  \n \n 60 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n FMC1_HB03_P  B66_L18_P  AT16  FMC  HB 3rd Data P \nFMC1_HB03_N  B66_L18_N  AU16  FMC  HB 3rd Data N \nFMC1_HB04_P  B66_L2_P  BA16  FMC  HB 4th Data P \nFMC1_HB04_N  B66_L2_N  BB16  FMC  HB 4th Data N \nFMC1_HB05_P  B66_L6_P  BA13  FMC  HB 5th Data P \nFMC1_HB05_N  B66_L6_N  BB13  FMC  HB 5th Data N \nFMC1_HB06_CC_P  B67_L21_P  AL14  FMC  HB 6th Data P \nFMC1_HB06_CC_N  B67_L21_N  AM14  FMC  HB 6th Data N \nFMC1_HB07_P  B67_L24_P  AJ14  FMC  HB 7th Data P \nFMC1_HB07_N  B67_L24_N  AK14  FMC  HB 7th Data N \nFMC1_HB08_P  B67_L19_P  AL15  FMC  HA 8th Data P \nFMC1_HB08_N  B67_L19_N  AM15  FMC  HB 8th Data N \nFMC1_HB09_P  B67_L20_P  AJ15  FMC  HB 9th Data P \nFMC1_HB09_N  B67_L20_N  AK15  FMC  HB 9th Data N \nFMC1_HB10_P  B67_L18_P  AM10  FMC  HB 10th Data P \nFMC1_HB10_N  B67_L18_N  AN10  FMC  HB 0th Data N \nFMC1_HB11_P  B67_L6_P  BB5 FMC  HA 11th Data P \nFMC1_HB11_N  B67_L6_N  BB4 FMC  HB 11th Data N \nFMC1_SCL  B94_L5_N  D3 FMC I2C clock  \nFMC1_SDA  B94_L5_P  D4 FMC I2C data  \n \nThe design diagram of ZYNQ Ultrascale+ and FMC1 connectors is shown \nin Figure 3 -9-2. \n \n  \n  Z19-P User Manual  \n \n 61 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n \nZYNQ\nUltra\nScale+U76\nFMC2连接器\nFMC2_LA00_P/N ~ FMC2_LA33_P/N FMC2_CLK0_P/N ~ FMC2_CLK1_P/N\nBANK64\nBANK65\nBANK224\nBANK225 FMC2_DP0_C2M_P/N ~ FMC2_DP7_C2M_P/N FMC2_GBTCLK0_M2C_P/N ~ FMC2_GBTCLK1_M2C_P/N\nFMC2_DP0_M2C_P/N ~ FMC2_DP7_M2C_P/NFMC2_HA00_P/N ~ FMC2_HA11_P/N  \nFigure 3 -9-2: FMC1 Schematic block  \n \nFMC 2 connector pin assignment  \nSignal Name  ZYNQ  Pin \nName Pin \nNumber  Description  \nFMC2_GBTCLK0_M2C_P  131_CLK1_P  J32 FMC Transceiver Reference Clock 0 Positive  \nFMC2_GBTCLK0_M2C_N  131_CLK1_N  J33 FMC Transceiver Reference Clock 0 Negative  \nFMC2_GBTCLK1_M2C_P  130_CLK1_P  N32 FMC Transceiver Reference Clock 1 Positive \nFMC2_GBTCLK1_M2C_N  130_CLK1_N  N33 FMC Transceiver Reference Clock 1 Negative  \nFMC2_DP0_C2M_P  131_TX3_P  E36 FMC Transceiver Data RX0 Positive  \nFMC2_DP0_C2M_N  131_TX3_N  E37 FMC Transceiver Data RX0 Negative  \nFMC2_DP3_C2M_P  131_TX2_P  F34 FMC Transceiver  Data RX1 Positive  \nFMC2_DP3_C2M_N  131_TX2_N  F35 FMC Transceiver Data RX1 Negative  \nFMC2_DP1_C2M_P  131_TX1_P  G36 FMC Transceiver Data RX2 Positive  \nFMC2_DP1_C2M_N  131_TX1_N  G37 FMC Transceiver Data RX2 Negative  \nFMC2_DP2_C2M_P  131_TX0_P  H34 FMC Transceiver  Data RX3 Positive  \nFMC2_DP2_C2M_N  131_TX0_N  H35 FMC Transceiver Data RX3 Negative  \nFMC2_DP4_C2M_P  130_TX2_P  K34 FMC Transceiver Data RX4 Positive  \nFMC2_DP4_C2M_N  130_TX2_N  K35 FMC Transceiver Data RX4 Negative  \nFMC2_DP5_C2M_P  130_TX0_P  M34 FMC Transceiver  Data RX5 Positive  \nFMC2_DP5_C2M_N  130_TX0_N  M35 FMC Transceiver Data RX5 Negative  \nFMC2_DP6_C2M_P  130_TX1_P  L36 FMC Transceiver Data RX6 Positive  \nFMC2_DP6_C2M_N  130_TX1_N  L37 FMC Transceiver Data RX6 Negative  \n  \n  Z19-P User Manual  \n \n 62 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n FMC2_DP7_C2M_P  130_TX3_P  J36 FMC Transceiver  Data RX7 Positive  \nFMC2_DP7_C2M_N  130_TX3_N  J37 FMC Transceiver Data RX7 Negative  \nFMC2_DP0_M2C_P  131_RX3_P  D39 FMC Transceiver Data TX0 Positive  \nFMC2_DP0_M2C_N  131_RX3_N  D40 FMC Transceiver Data TX0 Negative  \nFMC2_DP1_M2C_P  131_RX1_P  F39 FMC Transceiver  Data TX1 Positive  \nFMC2_DP1_M2C_N  131_RX1_N  F40 FMC Transceiver Data TX1 Negative  \nFMC2_DP2_M2C_P  131_RX0_P  G41 FMC Transceiver Data TX2 Positive  \nFMC2_DP2_M2C_N  131_RX0_N  G42 FMC Transceiver Data TX2 Negative  \nFMC2_DP3_M2C_P  131_RX2_P  E41 FMC Transceiver  Data TX3 Positive  \nFMC2_DP3_M2C_N  131_RX2_N  E42 FMC Transceiver Data TX3 Negative  \nFMC2_DP4_M2C_P  130_RX2_P  J41 FMC Transceiver Data TX4 Positive  \nFMC2_DP4_M2C_N  130_RX2_N  J42 FMC Transceiver Data TX4 Negative  \nFMC2_DP5_M2C_P  130_RX0_P  L41 FMC Transceiver  Data TX5 Positive  \nFMC2_DP5_M2C_N  130_RX0_N  L42 FMC Transceiver Data TX5 Negative  \nFMC2_DP6_M2C_P  130_RX1_P  K39 FMC Transceiver Data TX6 Positive  \nFMC2_DP6_M2C_N  130_RX1_N  K40 FMC Transceiver Data TX6 Negative  \nFMC2_DP7_M2C_P  130_RX3_P  H39 FMC Transceiver  Data TX7 Positive  \nFMC2_DP7_M2C_N  130_RX3_N  H40 FMC Transceiver Data TX7 Negative  \nFMC2_CLK0_N  B65_L11_N  AU26  FMC  Reference 1st Clock P \nFMC2_CLK0_P  B65_L11_P  AU25  FMC  Reference 1st Clock N \nFMC2_CLK1_P  B64_L12_P  AU20  FMC  Reference 2nd Clock P \nFMC2_CLK1_ N B64_L12_N  AV19  FMC  Reference 2nd Clock N \nFMC2_LA00_CC_N  B65_L13_N  AT27  FMC  LA 0th Data ( Clock ) P \nFMC2_LA00_CC_P  B65_L13_P  AR27  FMC  LA 0th Data ( Clock ) N \nFMC2_LA01_CC_N  B65_L12_N  AT26  FMC  LA 1st Data ( Clock ) P \nFMC2_LA01_CC_P  B65_L12_P  AT25  FMC  LA 1st Data ( Clock ) N \nFMC2_LA02_N  B65_L18_N  AT28  FMC  LA 2nd Data P \nFMC2_LA02_P  B65_L18_P  AR28  FMC  LA 2nd Data N \nFMC2_LA03_N  B65_L15_N  AN26  FMC  LA 3rd Data P \nFMC2_LA03_P  B65_L15_P  AM26  FMC  LA 3rd Data N \nFMC2_LA04_N  B65_L10_N  AV28  FMC  LA 4th Data P \nFMC2_LA04_P  B65_L10_P  AU28  FMC  LA 4th Data N \nFMC2_LA05_N  B65_L16_N  AP27  FMC  LA 5th Data P \nFMC2_LA05_P  B65_L16_P  AN27  FMC  LA 5th Data N \nFMC2_LA06_N  B65_L5_N  AY28  FMC  LA 6th Data P \nFMC2_LA06_P  B65_L5_P  AY27  FMC  LA 6th Data N \n  \n  Z19-P User Manual  \n \n 63 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n FMC2_LA07_N  B65_L4_N  BB26  FMC  LA 7th Data P \nFMC2_LA07_P  B65_L4_P  BA26  FMC  LA 7th Data N \nFMC2_LA08_N  B65_L3_N  BA25  FMC  LA 8th Data P \nFMC2_LA08_P  B65_L3_P  AY25  FMC  LA 8th Data N \nFMC2_LA09_N  B65_L2_N  BB25  FMC  LA 9th Data P \nFMC2_LA09_P  B65_L2_P  BB24  FMC  LA 9th Data N \nFMC2_LA10_N  B65_ L24_N  AK24  FMC  LA 10th Data P \nFMC2_LA10_P  B65_L24_P  AJ24  FMC  LA 10th Data N \nFMC2_LA11_N  B65_L20_N  AP25  FMC  LA 11th Data P \nFMC2_LA11_P  B65_L20_P  AP24  FMC  LA 11th Data N \nFMC2_LA12_N  B65_L1_N  AY24  FMC  LA 12th Data P \nFMC2_LA12_P  B65_L1_P  AW24  FMC  LA 12th Data N \nFMC2_LA13_N  B65_L22_N  AN23  FMC  LA 13th Data P \nFMC2_LA13_P  B65_L22_P  AM23  FMC  LA 13th Data N \nFMC2_LA14_N  B65_L19_N  AT23  FMC  LA 14th Data P \nFMC2_LA14_P  B65_L19_P  AR23  FMC  LA 14th Data N \nFMC2_LA15_N  B65_L23_N  AL23  FMC  LA 15th Data P \nFMC2_LA15_P  B65_L23_P  AK23  FMC  LA 15th Data N \nFMC2_LA16_N  B65_L21_N  AN24  FMC  LA 16th Data P \nFMC2_LA16_P  B65_L21_P  AM24  FMC  LA 16th Data N \nFMC2_LA17_CC_P  B64_L14_P  AT20  FMC  LA 17th Data ( Clock ) P \nFMC2_LA17_CC_N  B64_L14_N  AU19  FMC  LA 17th Data ( Clock ) N \nFMC2_LA1 8_CC_P  B64_L13_P  AT22  FMC  LA 18th Data ( Clock ) P \nFMC2_LA18_CC_N  B64_L13_N  AT21  FMC  LA 18th Data ( Clock ) N \nFMC2_LA19_P  B64_L24_P  AJ22  FMC  LA 19th Data P \nFMC2_LA19_N  B64_L24_N  AK22  FMC  LA 19th Data N \nFMC2_LA20_P  B64_L16_P  AN21  FMC  LA 20th Data P \nFMC 2_LA20_N  B64_L16_N  AP21  FMC  LA 20th Data N \nFMC2_LA21_P  B64_L22_P  AK20  FMC  LA 21st Data P \nFMC2_LA21_N  B64_L22_N  AK19  FMC  LA 21st Data N \nFMC2_LA22_P  B64_L23_P  AJ21  FMC  LA 22nd Data P \nFMC2_LA22_N  B64_L23_N  AJ20  FMC  LA 22nd Data N \nFMC2_LA23_P  B64_L20_P  AM21 FMC  LA 23rd Data P \nFMC2_LA23_N  B64_L20_N  AM20  FMC  LA 23rd Data N \nFMC2_LA24_P  B64_L15_P  AN22  FMC  LA 24th Data P \nFMC2_LA24_N  B64_L15_N  AP22  FMC  LA 24th Data N \n  \n  Z19-P User Manual  \n \n 64 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n FMC2_LA25_P  B64_L3_P  BA22  FMC  LA 25th Data P \nFMC2_LA25_N  B64_L3_N  BA21  FMC  LA 25th Data N \nFMC2_LA26_P  B64_L19_P  AM19  FMC  LA 26th Data P \nFMC2_LA26_N  B64_L19_N  AN19  FMC  LA 26th Data N \nFMC2_LA27_P  B64_L21_P  AL22  FMC  LA 27th Data P \nFMC2_LA27_N  B64_L21_N  AL21  FMC  LA 27th Data N \nFMC2_LA28_P  B64_L17_P  AP20  FMC  LA 28th Data P \nFMC2_LA28_N  B64_L17_N  AR20  FMC  LA 28th Data N \nFMC2_LA29_P  B64_L7_P  AU23  FMC  LA 29th Data P \nFMC2_LA29_N  B64_L7_N  AV23  FMC  LA 29th Data N \nFMC2_LA30_P  B64_L11_P  AU21  FMC  LA 30th Data P \nFMC2_LA30_N  B64_L11_N  AV21  FMC  LA 30th Data N \nFMC2_LA31_P  B64_L9_P  AW20  FMC  LA 31st Data P \nFMC2_LA31_N  B64_L9_N  AW19  FMC  LA 31st Data N \nFMC2_LA32_P  B64_L8_P  AV22  FMC  LA 32nd Data P \nFMC2_LA32_N  B64_L8_N  AW22  FMC  LA 32nd Data N \nFMC2_LA33_P  B64_L10_P  AY19  FMC  LA 33rd Data P \nFMC2_LA33_N  B64_L10_N  AY18  FMC  LA 33rd Data N \nFMC2_HA00_CC_N  B65_L9_ N AW27  FMC  HA 0th Data ( Clock ) P \nFMC2_HA00_CC_P  B65_L9_P  AV27  FMC  HA 0th Data ( Clock ) N \nFMC2_HA01_CC_N  B65_L17_N  AN28  FMC  HA 1th Data ( Clock ) P \nFMC2_HA01_CC_P  B65_L17_P  AM28  FMC  HA 1th Data ( Clock ) N \nFMC2_HA02_N  B65_L8_N  AW26  FMC  HA 2nd Data P \nFMC2_HA02_P  B65_L8_P  AV26  FMC  HA 2nd Data N \nFMC2_HA03_N  B65_L6_N  BB28  FMC  HA 3rd Data P \nFMC2_HA03_P  B65_L6_P  BA28  FMC  HA 3rd Data N \nFMC2_HA04_N  B65_L14_N  AR25  FMC  HA 4th Data P \nFMC2_HA04_P  B65_L14_P  AR24  FMC  HA 4th Data N \nFMC2_HA05_N  B65_L7_N  AV24  FMC HA 5th Data P \nFMC2_HA05_P  B65_L7_P  AU24  FMC  HA 5th Data N \nFMC2_HA06_P  B64_L1_P  BA23  FMC  HA 6th Data P \nFMC2_HA06_N  B64_L1_N  BB23  FMC  HA 6th Data N \nFMC2_HA07_N  B64_L2_P  AY23  FMC  HA 7th Data P \nFMC2_HA07_P  B64_L2_N  AY22  FMC  HA 7th Data N \nFMC2_HA08_P  B64_L5_P  BB20  FMC  HA 8th Data P \nFMC2_HA08_N  B64_L5_N  BB19  FMC  HA 8th Data N \n  \n  Z19-P User Manual  \n \n 65 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n FMC2_HA09_P  B64_L6_P  BA18  FMC  HA 9th Data P \nFMC2_HA09_N  B64_L6_N  BB18  FMC  HA 9th Data N \nFMC2_HA10_P  B64_L4_P  AY20  FMC  LA 10th Data P \nFMC2_HA10_N  B64_L4_N  BA20  FMC  HA 10th Data N \nFMC2_HA11_P  B64_L18_P  AP19  FMC  HA 11th Data P \nFMC2_HA11_N  B64_L18_N  AR19  FMC  HA 11th Data N \nFMC2_SCL  B90_L1_N  N10 FMC I2C clock  \nFMC2_SDA  B90_L1_P  N11 FMC I2C data  \n \nPart 3.1 0: JTAG Debug Port  \nThe JTAG interface is reserved on Z19-P for downloading or debugging \nZYNQ UltraScale+ programs or firmware .  \n \nFigure 3 -10-1: JTAG Interface Schematic  \n \nPart 3.1 1: EEPROM  and Temperature Sensor  \nThe Z19-P development board has an EEPROM onboard. The P/N of the \nEEPROM is 24LC04, and the capacity is: 4Kbit (2 * 256 * 8bit), which is \n  \n  Z19-P User Manual  \n \n 66 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n connected to the PS terminal through the I2C bus .  \nA high-precision, low -power, digital temperature sensor chip is installed on \nthe Z19-P development board, and the P/N is LM75. The temperature accuracy \nof the LM75 chip is 0.5 degrees . \nFigure 3-11-1 is the schematic diagram of EEPROM and temperature \nsensor  \nZYNQ\nUltra\nScale+U76\nBANK\n501 EEPROMU24\n电平转\n换U25\nPS_IIC1_SDAPS_IIC1_SCL\nPS_IIC1_B_SDAPS_IIC1_B_SCLLM75U26\n \nFigure 3 -11-1: EEPROM  and Sensor connection diagram  \nEEPROM pin assignment:  \nSignal Name  ZYNQ  Pin Name  ZYNQ  Pin Number  Description  \nPS_IIC1_SDA  PS_MIO2 5_500  AG34 I2C Clock Signal  \nPS_IIC1_SCL  PS_MIO24_500  AH33 I2C Data Signal  \n \nPart 3.12: User LEDs  \nThere are 4 LEDs on the Z19-P Carrier board. including  1 power LED , 1 \nDONE LED, 1 PS control LED, and 1 PL control LED. The schematic diagram \nof the LED hardware conn ection is shown in Figure 3 -12-1: \n  \n  Z19-P User Manual  \n \n 67 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n \nZYNQ\nUltra\nScale+U67\nBANK\n501\nBANK\n91\n3.3V\n3.3VPS_LED\nPL_LED1\n3.3V\nBANK\n503DONE_LED\n \nFigure 3 -12-1: The LEDs Hardware Connection Diagram  \n \nPin assignment of user LED lights  \nSignal Name  ZYNQ  Pin Name  ZYNQ  Pin Number  Description  \nPS_LED  PS_MIO31  M28 PS User  LED Light  \nTEST_LED1  B91_L7_N  E10 PL User  LED1 Light  \nTEST_LED2  B91_L7_P  E11 PL User  LED2 Light  \n \nPart 3.1 3: MODE  Switch Configuration  \nThere is a 4 -digit switch SW1 on the  Z19-P carrier  board to configure the \nboot mode of the ZYNQ system. The ZYNQ  system supports 4 boot modes. \nThe 4 boot modes are JTAG debug mode, QSPI FLASH, EMMC and SD2.0 \ncard mode. When  ZU19EG chipset is powered on, it will detect the  voltage  \nlevel of (PS_MODE0~3) to determine the boot mode. The user can select \ndifferent boot modes through the SW1. The SW1 boot mode configuration is \nshown in the following table 3 -13-1. \n \n \n \n  \n  Z19-P User Manual  \n \n 68 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n SW1  Dial Position （1，2，3, 4） MODE[3:0]  Start mode  \n ON，ON，ON，ON 0000  PS JTAG  \nON，ON，OFF ,ON  0010  QSPI FLASH  \nON，OFF，ON，OFF 0101  SD Card  \nON，OFF， OFF， ON 0110  EMMC  \n                3-13-1 boot mode configuration  \n \nPart 3.14 Power Supply  \nThe power input voltage of the Z19-P carrier  board is DC12V. the DC12V \nis converted into +5V, +3.3V, +1.8V,  FMC1_VADJ  and FMC2_VADJ.  The \ndesign  diagram of the power supply design on the board is shown in Figur e \n3-14-1: \nETA8156\n+3.3V/3A\n+1.8V/3AU34U32\n+5.0V/6A+12V 3A\nETA1471ETA147112V电源\nU33\nFMC1_VADJ/3AU35\nETA1471\nFMC2_VADJ/3AU36\nETA1471\n \nFigure 3 -14-1: Carrier Board Power Design  \n \n  \n  Z19-P User Manual  \n \n 69 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n The functions of each power distribution are shown in the following table:  \nPower  Function  \n+5.0V  USB power supply  \n+1.8V  Ethernet, USB2.0  \n+3.3V  Ethernet, USB2.0 , SD, DP \nFMC1_VADJ  FMC1  \nFMC2_VADJ  FMC2  \n \nPart 3. 15: Fan  \nBecause ZU19EG generates a lot of heat when it works normally, we add \na heat sink and fan to prevent the chip from overheating. The fan is controlled \nby the BANK 50 IO  (PIN J10) of ZYNQ. If the IO output is low, the MOSFET is \nturned on and the fan is working. If the IO level output is high, the fan stops. \nThe fan design on the board is shown in Figure 3-15-1. \n \nFigure 3 -15-1：Fan Design  Schematic  \n  \n  Z19-P User Manual  \n \n 70 / 70 \n  Amazon Store: h ttps://www.amazon.com/alinx  \n Part 3. 16: Carrier Board Mechanical  \n \nFigure 3 -16-1: Carrier Board Mechanical  \n'}]
!==============================================================================!
### Z19-P FPGA Development Board Summary

#### Key Specifications:
- **Voltage Ratings**: 
  - Power Supply: DC 12V
  - Core Power: 0.85V (provided by DC/DC converter)
  
- **Current Ratings**: 
  - Not explicitly stated, but power supply ratings indicate a maximum of 3A for the 12V input.

- **Power Consumption**: 
  - Not explicitly stated, but the board is designed to handle multiple peripherals and high-speed interfaces.

- **Operating Temperature Range**: 
  - Not specified in the provided text, but typically industrial-grade components operate from -40°C to +85°C.

- **Package Type**: 
  - The core board uses the Xilinx Zynq UltraScale+ ZU19EG chip in a FFVC1760 package.

- **Special Features**: 
  - Dual-core ARM Cortex-A53 and FPGA programmable logic integration.
  - Multiple interfaces including PCIe 3.0, USB 3.0, Gigabit Ethernet, and DisplayPort.
  - Onboard memory: 10GB DDR4 (5GB PS side, 4GB PL side), 32GB eMMC, and 1GB QSPI FLASH.
  - JTAG debug port for firmware downloading and debugging.
  - Temperature and humidity sensor (LM75) onboard.

- **Moisture Sensitive Level (MSL)**: 
  - Not specified in the provided text.

#### Component Description:
The Z19-P is an FPGA development board based on the Xilinx Zynq UltraScale+ architecture, specifically utilizing the ZU19EG chip. This board integrates a dual-core ARM Cortex-A53 processor with programmable logic (FPGA) capabilities, making it suitable for a wide range of applications in embedded systems, signal processing, and high-speed data communication.

#### Typical Applications:
- **Embedded Systems Development**: Ideal for engineers and students working on projects that require both processing power and programmable logic.
- **Signal Processing**: Suitable for applications that involve real-time data processing and analysis.
- **Data Communication**: The board supports high-speed interfaces like PCIe and Gigabit Ethernet, making it suitable for networking applications.
- **Prototyping**: Useful for developing and testing new hardware designs and algorithms in a flexible environment.
- **Machine Learning**: Can be used in applications requiring hardware acceleration for machine learning algorithms.

This development board is particularly beneficial for those engaged in MPSoCs (Multiprocessor System-on-Chip) development, providing a robust platform for both hardware and software development.