

================================================================
== Vivado HLS Report for 'convergence_do_convergence'
================================================================
* Date:           Fri Nov 29 11:19:45 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fractale_hls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.908|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   99|   99|   99|   99|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    554|
|Register         |        -|      -|     100|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     100|    554|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |ap_NS_fsm    |  445|        101|    1|        101|
    |out_x        |   50|         11|   10|        110|
    |out_y        |   50|         11|    9|         99|
    |s_out_blk_n  |    9|          2|    1|          2|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  554|        125|   21|        312|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------+-----+----+-----+-----------+
    |    Name   |  FF | LUT| Bits| Const Bits|
    +-----------+-----+----+-----+-----------+
    |ap_CS_fsm  |  100|   0|  100|          0|
    +-----------+-----+----+-----+-----------+
    |Total      |  100|   0|  100|          0|
    +-----------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | convergence::do_convergence | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | convergence::do_convergence | return value |
|zoom          |  in |    8|   ap_none  |             zoom            |    pointer   |
|offset_X      |  in |   32|   ap_none  |           offset_X          |    pointer   |
|offset_Y      |  in |   32|   ap_none  |           offset_Y          |    pointer   |
|s_out_din     | out |    8|   ap_fifo  |            s_out            |    pointer   |
|s_out_full_n  |  in |    1|   ap_fifo  |            s_out            |    pointer   |
|s_out_write   | out |    1|   ap_fifo  |            s_out            |    pointer   |
|out_x         | out |   10|   ap_vld   |            out_x            |    pointer   |
|out_x_ap_vld  | out |    1|   ap_vld   |            out_x            |    pointer   |
|out_y         | out |    9|   ap_vld   |            out_y            |    pointer   |
|out_y_ap_vld  | out |    1|   ap_vld   |            out_y            |    pointer   |
+--------------+-----+-----+------------+-----------------------------+--------------+

