[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0222] Reading LEF file: array_tile_ins_delay.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  array_tile_ins_delay.lef
[INFO ODB-0128] Design: multi_sink
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 279 components and 1673 component-terminals.
[INFO ODB-0133]     Created 1 nets and 279 connections.
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0011]  Clock net "clk" for macros has 1 sinks.
[INFO CTS-0011]  Clock net "clk_regs" for registers has 278 sinks.
[INFO CTS-0008] TritonCTS found 2 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 1 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 1.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 10 and with maximum cluster diameter of 60.0 um.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(5700, 50400), (5700, 50400)].
[INFO CTS-0024]  Normalized sink region: [(0.407143, 3.6), (0.407143, 3.6)].
[INFO CTS-0025]     Width:  0.0000.
[INFO CTS-0026]     Height: 0.0000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 1
    Sub-region size: 0.0000 X 0.0000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 1.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 1 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk_regs.
[INFO CTS-0028]  Total number of sinks: 278.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 10 and with maximum cluster diameter of 60.0 um.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0204] A clustering solution was found from clustering size of 10 and clustering diameter of 60.
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are omitted to enable automatic clustering.
[INFO CTS-0019]  Total number of sinks after clustering: 28.
[INFO CTS-0024]  Normalized sink region: [(1.34629, 0.912143), (13.4493, 11.6927)].
[INFO CTS-0025]     Width:  12.1030.
[INFO CTS-0026]     Height: 10.7806.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 14
    Sub-region size: 6.0515 X 10.7806
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 28.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0014]     1 clock nets were removed/fixed.
[INFO CTS-0015]     Created 2 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 0:1, 1:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 31 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 31 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:1, 10:27, 14:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0124] Clock net "clk"
[INFO CTS-0125]  Sinks 1
[INFO CTS-0098] Clock net "clk_regs"
[INFO CTS-0099]  Sinks 278
[INFO CTS-0100]  Leaf buffers 28
[INFO CTS-0101]  Average sink wire length 74.51 um
[INFO CTS-0102]  Path depth 3 - 3
Found 0 unconnected buffers.
