-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matchedfilteringp1 is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    rxmat_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    rxmat_stream_TVALID : IN STD_LOGIC;
    rxmat_stream_TREADY : OUT STD_LOGIC;
    rxmat_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    rxmat_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    rxmat_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    xmat_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    xmat_stream_TVALID : IN STD_LOGIC;
    xmat_stream_TREADY : OUT STD_LOGIC;
    xmat_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    xmat_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    xmat_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of matchedfilteringp1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matchedfilteringp1,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.419000,HLS_SYN_LAT=659755,HLS_SYN_TPT=none,HLS_SYN_MEM=512,HLS_SYN_DSP=5,HLS_SYN_FF=4339,HLS_SYN_LUT=17603,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_36 : STD_LOGIC_VECTOR (5 downto 0) := "110110";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv17_10000 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal transaction_number : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_0_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_7_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_0_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_1_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_2_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_3_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_4_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_5_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_6_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_7_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal rxmat_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln98_fu_7388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln108_fu_7606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xmat_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln121_fu_7824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln131_fu_8042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal icmp_ln145_fu_8745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal transaction_number_r_reg_8848 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln85_fu_7031_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln85_reg_8853 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln85_1_fu_7037_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln88_fu_7211_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln88_reg_8872 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln1027_1_fu_7217_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1027_1_reg_8877 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_reg_8881 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln88_1_fu_7231_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln88_fu_7376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln88_1_fu_7382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln98_fu_7394_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal select_ln103_1_fu_7420_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_fu_7600_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln108_fu_7612_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state8 : BOOLEAN;
    signal select_ln113_1_fu_7638_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_1_fu_7818_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln121_fu_7830_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state10 : BOOLEAN;
    signal select_ln126_1_fu_7856_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal j_2_fu_8036_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln131_fu_8048_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state12 : BOOLEAN;
    signal select_ln136_1_fu_8074_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal j_3_fu_8254_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln155_fu_8420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln155_reg_9149 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_vector_M_real_0_4_reg_9154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_kernel_mmult_fu_6731_ap_ready : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_ap_done : STD_LOGIC;
    signal out_vector_M_real_0_5_reg_9159 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_4_reg_9164 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_5_reg_9169 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_4_reg_9174 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_5_reg_9179 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_4_reg_9184 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_5_reg_9189 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_4_reg_9194 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_5_reg_9199 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_4_reg_9204 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_5_reg_9209 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_4_reg_9214 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_5_reg_9219 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_7_4_reg_9224 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_7_5_reg_9229 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_0_4_reg_9234 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_0_5_reg_9239 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_1_4_reg_9244 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_1_5_reg_9249 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_2_4_reg_9254 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_2_5_reg_9259 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_3_4_reg_9264 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_3_5_reg_9269 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_4_4_reg_9274 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_4_5_reg_9279 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_5_4_reg_9284 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_5_5_reg_9289 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_6_4_reg_9294 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_6_5_reg_9299 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_7_4_reg_9304 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_7_5_reg_9309 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_4_fu_8751_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state15_io : BOOLEAN;
    signal rxmat_M_real_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_0_ce0 : STD_LOGIC;
    signal rxmat_M_real_0_we0 : STD_LOGIC;
    signal rxmat_M_real_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_1_ce0 : STD_LOGIC;
    signal rxmat_M_real_1_we0 : STD_LOGIC;
    signal rxmat_M_real_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_2_ce0 : STD_LOGIC;
    signal rxmat_M_real_2_we0 : STD_LOGIC;
    signal rxmat_M_real_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_3_ce0 : STD_LOGIC;
    signal rxmat_M_real_3_we0 : STD_LOGIC;
    signal rxmat_M_real_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_4_ce0 : STD_LOGIC;
    signal rxmat_M_real_4_we0 : STD_LOGIC;
    signal rxmat_M_real_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_5_ce0 : STD_LOGIC;
    signal rxmat_M_real_5_we0 : STD_LOGIC;
    signal rxmat_M_real_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_6_ce0 : STD_LOGIC;
    signal rxmat_M_real_6_we0 : STD_LOGIC;
    signal rxmat_M_real_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_7_ce0 : STD_LOGIC;
    signal rxmat_M_real_7_we0 : STD_LOGIC;
    signal rxmat_M_real_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_8_ce0 : STD_LOGIC;
    signal rxmat_M_real_8_we0 : STD_LOGIC;
    signal rxmat_M_real_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_9_ce0 : STD_LOGIC;
    signal rxmat_M_real_9_we0 : STD_LOGIC;
    signal rxmat_M_real_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_10_ce0 : STD_LOGIC;
    signal rxmat_M_real_10_we0 : STD_LOGIC;
    signal rxmat_M_real_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_11_ce0 : STD_LOGIC;
    signal rxmat_M_real_11_we0 : STD_LOGIC;
    signal rxmat_M_real_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_12_ce0 : STD_LOGIC;
    signal rxmat_M_real_12_we0 : STD_LOGIC;
    signal rxmat_M_real_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_13_ce0 : STD_LOGIC;
    signal rxmat_M_real_13_we0 : STD_LOGIC;
    signal rxmat_M_real_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_14_ce0 : STD_LOGIC;
    signal rxmat_M_real_14_we0 : STD_LOGIC;
    signal rxmat_M_real_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_15_ce0 : STD_LOGIC;
    signal rxmat_M_real_15_we0 : STD_LOGIC;
    signal rxmat_M_real_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_16_ce0 : STD_LOGIC;
    signal rxmat_M_real_16_we0 : STD_LOGIC;
    signal rxmat_M_real_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_17_ce0 : STD_LOGIC;
    signal rxmat_M_real_17_we0 : STD_LOGIC;
    signal rxmat_M_real_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_18_ce0 : STD_LOGIC;
    signal rxmat_M_real_18_we0 : STD_LOGIC;
    signal rxmat_M_real_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_19_ce0 : STD_LOGIC;
    signal rxmat_M_real_19_we0 : STD_LOGIC;
    signal rxmat_M_real_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_20_ce0 : STD_LOGIC;
    signal rxmat_M_real_20_we0 : STD_LOGIC;
    signal rxmat_M_real_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_21_ce0 : STD_LOGIC;
    signal rxmat_M_real_21_we0 : STD_LOGIC;
    signal rxmat_M_real_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_22_ce0 : STD_LOGIC;
    signal rxmat_M_real_22_we0 : STD_LOGIC;
    signal rxmat_M_real_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_23_ce0 : STD_LOGIC;
    signal rxmat_M_real_23_we0 : STD_LOGIC;
    signal rxmat_M_real_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_24_ce0 : STD_LOGIC;
    signal rxmat_M_real_24_we0 : STD_LOGIC;
    signal rxmat_M_real_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_25_ce0 : STD_LOGIC;
    signal rxmat_M_real_25_we0 : STD_LOGIC;
    signal rxmat_M_real_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_26_ce0 : STD_LOGIC;
    signal rxmat_M_real_26_we0 : STD_LOGIC;
    signal rxmat_M_real_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_27_ce0 : STD_LOGIC;
    signal rxmat_M_real_27_we0 : STD_LOGIC;
    signal rxmat_M_real_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_28_ce0 : STD_LOGIC;
    signal rxmat_M_real_28_we0 : STD_LOGIC;
    signal rxmat_M_real_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_29_ce0 : STD_LOGIC;
    signal rxmat_M_real_29_we0 : STD_LOGIC;
    signal rxmat_M_real_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_30_ce0 : STD_LOGIC;
    signal rxmat_M_real_30_we0 : STD_LOGIC;
    signal rxmat_M_real_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_31_ce0 : STD_LOGIC;
    signal rxmat_M_real_31_we0 : STD_LOGIC;
    signal rxmat_M_real_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_32_ce0 : STD_LOGIC;
    signal rxmat_M_real_32_we0 : STD_LOGIC;
    signal rxmat_M_real_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_33_ce0 : STD_LOGIC;
    signal rxmat_M_real_33_we0 : STD_LOGIC;
    signal rxmat_M_real_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_34_ce0 : STD_LOGIC;
    signal rxmat_M_real_34_we0 : STD_LOGIC;
    signal rxmat_M_real_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_35_ce0 : STD_LOGIC;
    signal rxmat_M_real_35_we0 : STD_LOGIC;
    signal rxmat_M_real_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_36_ce0 : STD_LOGIC;
    signal rxmat_M_real_36_we0 : STD_LOGIC;
    signal rxmat_M_real_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_37_ce0 : STD_LOGIC;
    signal rxmat_M_real_37_we0 : STD_LOGIC;
    signal rxmat_M_real_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_38_ce0 : STD_LOGIC;
    signal rxmat_M_real_38_we0 : STD_LOGIC;
    signal rxmat_M_real_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_39_ce0 : STD_LOGIC;
    signal rxmat_M_real_39_we0 : STD_LOGIC;
    signal rxmat_M_real_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_40_ce0 : STD_LOGIC;
    signal rxmat_M_real_40_we0 : STD_LOGIC;
    signal rxmat_M_real_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_41_ce0 : STD_LOGIC;
    signal rxmat_M_real_41_we0 : STD_LOGIC;
    signal rxmat_M_real_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_42_ce0 : STD_LOGIC;
    signal rxmat_M_real_42_we0 : STD_LOGIC;
    signal rxmat_M_real_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_43_ce0 : STD_LOGIC;
    signal rxmat_M_real_43_we0 : STD_LOGIC;
    signal rxmat_M_real_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_44_ce0 : STD_LOGIC;
    signal rxmat_M_real_44_we0 : STD_LOGIC;
    signal rxmat_M_real_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_45_ce0 : STD_LOGIC;
    signal rxmat_M_real_45_we0 : STD_LOGIC;
    signal rxmat_M_real_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_46_ce0 : STD_LOGIC;
    signal rxmat_M_real_46_we0 : STD_LOGIC;
    signal rxmat_M_real_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_47_ce0 : STD_LOGIC;
    signal rxmat_M_real_47_we0 : STD_LOGIC;
    signal rxmat_M_real_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_48_ce0 : STD_LOGIC;
    signal rxmat_M_real_48_we0 : STD_LOGIC;
    signal rxmat_M_real_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_49_ce0 : STD_LOGIC;
    signal rxmat_M_real_49_we0 : STD_LOGIC;
    signal rxmat_M_real_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_50_ce0 : STD_LOGIC;
    signal rxmat_M_real_50_we0 : STD_LOGIC;
    signal rxmat_M_real_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_51_ce0 : STD_LOGIC;
    signal rxmat_M_real_51_we0 : STD_LOGIC;
    signal rxmat_M_real_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_52_ce0 : STD_LOGIC;
    signal rxmat_M_real_52_we0 : STD_LOGIC;
    signal rxmat_M_real_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_53_ce0 : STD_LOGIC;
    signal rxmat_M_real_53_we0 : STD_LOGIC;
    signal rxmat_M_real_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_54_ce0 : STD_LOGIC;
    signal rxmat_M_real_54_we0 : STD_LOGIC;
    signal rxmat_M_real_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_55_ce0 : STD_LOGIC;
    signal rxmat_M_real_55_we0 : STD_LOGIC;
    signal rxmat_M_real_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_56_ce0 : STD_LOGIC;
    signal rxmat_M_real_56_we0 : STD_LOGIC;
    signal rxmat_M_real_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_57_ce0 : STD_LOGIC;
    signal rxmat_M_real_57_we0 : STD_LOGIC;
    signal rxmat_M_real_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_58_ce0 : STD_LOGIC;
    signal rxmat_M_real_58_we0 : STD_LOGIC;
    signal rxmat_M_real_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_59_ce0 : STD_LOGIC;
    signal rxmat_M_real_59_we0 : STD_LOGIC;
    signal rxmat_M_real_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_60_ce0 : STD_LOGIC;
    signal rxmat_M_real_60_we0 : STD_LOGIC;
    signal rxmat_M_real_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_61_ce0 : STD_LOGIC;
    signal rxmat_M_real_61_we0 : STD_LOGIC;
    signal rxmat_M_real_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_62_ce0 : STD_LOGIC;
    signal rxmat_M_real_62_we0 : STD_LOGIC;
    signal rxmat_M_real_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_real_63_ce0 : STD_LOGIC;
    signal rxmat_M_real_63_we0 : STD_LOGIC;
    signal rxmat_M_real_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_0_ce0 : STD_LOGIC;
    signal rxmat_M_imag_0_we0 : STD_LOGIC;
    signal rxmat_M_imag_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_1_ce0 : STD_LOGIC;
    signal rxmat_M_imag_1_we0 : STD_LOGIC;
    signal rxmat_M_imag_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_2_ce0 : STD_LOGIC;
    signal rxmat_M_imag_2_we0 : STD_LOGIC;
    signal rxmat_M_imag_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_3_ce0 : STD_LOGIC;
    signal rxmat_M_imag_3_we0 : STD_LOGIC;
    signal rxmat_M_imag_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_4_ce0 : STD_LOGIC;
    signal rxmat_M_imag_4_we0 : STD_LOGIC;
    signal rxmat_M_imag_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_5_ce0 : STD_LOGIC;
    signal rxmat_M_imag_5_we0 : STD_LOGIC;
    signal rxmat_M_imag_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_6_ce0 : STD_LOGIC;
    signal rxmat_M_imag_6_we0 : STD_LOGIC;
    signal rxmat_M_imag_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_7_ce0 : STD_LOGIC;
    signal rxmat_M_imag_7_we0 : STD_LOGIC;
    signal rxmat_M_imag_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_8_ce0 : STD_LOGIC;
    signal rxmat_M_imag_8_we0 : STD_LOGIC;
    signal rxmat_M_imag_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_9_ce0 : STD_LOGIC;
    signal rxmat_M_imag_9_we0 : STD_LOGIC;
    signal rxmat_M_imag_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_10_ce0 : STD_LOGIC;
    signal rxmat_M_imag_10_we0 : STD_LOGIC;
    signal rxmat_M_imag_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_11_ce0 : STD_LOGIC;
    signal rxmat_M_imag_11_we0 : STD_LOGIC;
    signal rxmat_M_imag_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_12_ce0 : STD_LOGIC;
    signal rxmat_M_imag_12_we0 : STD_LOGIC;
    signal rxmat_M_imag_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_13_ce0 : STD_LOGIC;
    signal rxmat_M_imag_13_we0 : STD_LOGIC;
    signal rxmat_M_imag_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_14_ce0 : STD_LOGIC;
    signal rxmat_M_imag_14_we0 : STD_LOGIC;
    signal rxmat_M_imag_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_15_ce0 : STD_LOGIC;
    signal rxmat_M_imag_15_we0 : STD_LOGIC;
    signal rxmat_M_imag_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_16_ce0 : STD_LOGIC;
    signal rxmat_M_imag_16_we0 : STD_LOGIC;
    signal rxmat_M_imag_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_17_ce0 : STD_LOGIC;
    signal rxmat_M_imag_17_we0 : STD_LOGIC;
    signal rxmat_M_imag_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_18_ce0 : STD_LOGIC;
    signal rxmat_M_imag_18_we0 : STD_LOGIC;
    signal rxmat_M_imag_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_19_ce0 : STD_LOGIC;
    signal rxmat_M_imag_19_we0 : STD_LOGIC;
    signal rxmat_M_imag_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_20_ce0 : STD_LOGIC;
    signal rxmat_M_imag_20_we0 : STD_LOGIC;
    signal rxmat_M_imag_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_21_ce0 : STD_LOGIC;
    signal rxmat_M_imag_21_we0 : STD_LOGIC;
    signal rxmat_M_imag_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_22_ce0 : STD_LOGIC;
    signal rxmat_M_imag_22_we0 : STD_LOGIC;
    signal rxmat_M_imag_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_23_ce0 : STD_LOGIC;
    signal rxmat_M_imag_23_we0 : STD_LOGIC;
    signal rxmat_M_imag_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_24_ce0 : STD_LOGIC;
    signal rxmat_M_imag_24_we0 : STD_LOGIC;
    signal rxmat_M_imag_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_25_ce0 : STD_LOGIC;
    signal rxmat_M_imag_25_we0 : STD_LOGIC;
    signal rxmat_M_imag_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_26_ce0 : STD_LOGIC;
    signal rxmat_M_imag_26_we0 : STD_LOGIC;
    signal rxmat_M_imag_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_27_ce0 : STD_LOGIC;
    signal rxmat_M_imag_27_we0 : STD_LOGIC;
    signal rxmat_M_imag_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_28_ce0 : STD_LOGIC;
    signal rxmat_M_imag_28_we0 : STD_LOGIC;
    signal rxmat_M_imag_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_29_ce0 : STD_LOGIC;
    signal rxmat_M_imag_29_we0 : STD_LOGIC;
    signal rxmat_M_imag_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_30_ce0 : STD_LOGIC;
    signal rxmat_M_imag_30_we0 : STD_LOGIC;
    signal rxmat_M_imag_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_31_ce0 : STD_LOGIC;
    signal rxmat_M_imag_31_we0 : STD_LOGIC;
    signal rxmat_M_imag_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_32_ce0 : STD_LOGIC;
    signal rxmat_M_imag_32_we0 : STD_LOGIC;
    signal rxmat_M_imag_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_33_ce0 : STD_LOGIC;
    signal rxmat_M_imag_33_we0 : STD_LOGIC;
    signal rxmat_M_imag_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_34_ce0 : STD_LOGIC;
    signal rxmat_M_imag_34_we0 : STD_LOGIC;
    signal rxmat_M_imag_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_35_ce0 : STD_LOGIC;
    signal rxmat_M_imag_35_we0 : STD_LOGIC;
    signal rxmat_M_imag_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_36_ce0 : STD_LOGIC;
    signal rxmat_M_imag_36_we0 : STD_LOGIC;
    signal rxmat_M_imag_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_37_ce0 : STD_LOGIC;
    signal rxmat_M_imag_37_we0 : STD_LOGIC;
    signal rxmat_M_imag_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_38_ce0 : STD_LOGIC;
    signal rxmat_M_imag_38_we0 : STD_LOGIC;
    signal rxmat_M_imag_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_39_ce0 : STD_LOGIC;
    signal rxmat_M_imag_39_we0 : STD_LOGIC;
    signal rxmat_M_imag_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_40_ce0 : STD_LOGIC;
    signal rxmat_M_imag_40_we0 : STD_LOGIC;
    signal rxmat_M_imag_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_41_ce0 : STD_LOGIC;
    signal rxmat_M_imag_41_we0 : STD_LOGIC;
    signal rxmat_M_imag_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_42_ce0 : STD_LOGIC;
    signal rxmat_M_imag_42_we0 : STD_LOGIC;
    signal rxmat_M_imag_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_43_ce0 : STD_LOGIC;
    signal rxmat_M_imag_43_we0 : STD_LOGIC;
    signal rxmat_M_imag_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_44_ce0 : STD_LOGIC;
    signal rxmat_M_imag_44_we0 : STD_LOGIC;
    signal rxmat_M_imag_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_45_ce0 : STD_LOGIC;
    signal rxmat_M_imag_45_we0 : STD_LOGIC;
    signal rxmat_M_imag_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_46_ce0 : STD_LOGIC;
    signal rxmat_M_imag_46_we0 : STD_LOGIC;
    signal rxmat_M_imag_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_47_ce0 : STD_LOGIC;
    signal rxmat_M_imag_47_we0 : STD_LOGIC;
    signal rxmat_M_imag_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_48_ce0 : STD_LOGIC;
    signal rxmat_M_imag_48_we0 : STD_LOGIC;
    signal rxmat_M_imag_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_49_ce0 : STD_LOGIC;
    signal rxmat_M_imag_49_we0 : STD_LOGIC;
    signal rxmat_M_imag_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_50_ce0 : STD_LOGIC;
    signal rxmat_M_imag_50_we0 : STD_LOGIC;
    signal rxmat_M_imag_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_51_ce0 : STD_LOGIC;
    signal rxmat_M_imag_51_we0 : STD_LOGIC;
    signal rxmat_M_imag_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_52_ce0 : STD_LOGIC;
    signal rxmat_M_imag_52_we0 : STD_LOGIC;
    signal rxmat_M_imag_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_53_ce0 : STD_LOGIC;
    signal rxmat_M_imag_53_we0 : STD_LOGIC;
    signal rxmat_M_imag_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_54_ce0 : STD_LOGIC;
    signal rxmat_M_imag_54_we0 : STD_LOGIC;
    signal rxmat_M_imag_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_55_ce0 : STD_LOGIC;
    signal rxmat_M_imag_55_we0 : STD_LOGIC;
    signal rxmat_M_imag_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_56_ce0 : STD_LOGIC;
    signal rxmat_M_imag_56_we0 : STD_LOGIC;
    signal rxmat_M_imag_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_57_ce0 : STD_LOGIC;
    signal rxmat_M_imag_57_we0 : STD_LOGIC;
    signal rxmat_M_imag_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_58_ce0 : STD_LOGIC;
    signal rxmat_M_imag_58_we0 : STD_LOGIC;
    signal rxmat_M_imag_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_59_ce0 : STD_LOGIC;
    signal rxmat_M_imag_59_we0 : STD_LOGIC;
    signal rxmat_M_imag_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_60_ce0 : STD_LOGIC;
    signal rxmat_M_imag_60_we0 : STD_LOGIC;
    signal rxmat_M_imag_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_61_ce0 : STD_LOGIC;
    signal rxmat_M_imag_61_we0 : STD_LOGIC;
    signal rxmat_M_imag_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_62_ce0 : STD_LOGIC;
    signal rxmat_M_imag_62_we0 : STD_LOGIC;
    signal rxmat_M_imag_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rxmat_M_imag_63_ce0 : STD_LOGIC;
    signal rxmat_M_imag_63_we0 : STD_LOGIC;
    signal rxmat_M_imag_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_0_ce0 : STD_LOGIC;
    signal xmat_M_real_0_we0 : STD_LOGIC;
    signal xmat_M_real_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_1_ce0 : STD_LOGIC;
    signal xmat_M_real_1_we0 : STD_LOGIC;
    signal xmat_M_real_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_2_ce0 : STD_LOGIC;
    signal xmat_M_real_2_we0 : STD_LOGIC;
    signal xmat_M_real_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_3_ce0 : STD_LOGIC;
    signal xmat_M_real_3_we0 : STD_LOGIC;
    signal xmat_M_real_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_4_ce0 : STD_LOGIC;
    signal xmat_M_real_4_we0 : STD_LOGIC;
    signal xmat_M_real_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_5_ce0 : STD_LOGIC;
    signal xmat_M_real_5_we0 : STD_LOGIC;
    signal xmat_M_real_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_6_ce0 : STD_LOGIC;
    signal xmat_M_real_6_we0 : STD_LOGIC;
    signal xmat_M_real_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_7_ce0 : STD_LOGIC;
    signal xmat_M_real_7_we0 : STD_LOGIC;
    signal xmat_M_real_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_8_ce0 : STD_LOGIC;
    signal xmat_M_real_8_we0 : STD_LOGIC;
    signal xmat_M_real_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_9_ce0 : STD_LOGIC;
    signal xmat_M_real_9_we0 : STD_LOGIC;
    signal xmat_M_real_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_10_ce0 : STD_LOGIC;
    signal xmat_M_real_10_we0 : STD_LOGIC;
    signal xmat_M_real_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_11_ce0 : STD_LOGIC;
    signal xmat_M_real_11_we0 : STD_LOGIC;
    signal xmat_M_real_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_12_ce0 : STD_LOGIC;
    signal xmat_M_real_12_we0 : STD_LOGIC;
    signal xmat_M_real_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_13_ce0 : STD_LOGIC;
    signal xmat_M_real_13_we0 : STD_LOGIC;
    signal xmat_M_real_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_14_ce0 : STD_LOGIC;
    signal xmat_M_real_14_we0 : STD_LOGIC;
    signal xmat_M_real_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_15_ce0 : STD_LOGIC;
    signal xmat_M_real_15_we0 : STD_LOGIC;
    signal xmat_M_real_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_16_ce0 : STD_LOGIC;
    signal xmat_M_real_16_we0 : STD_LOGIC;
    signal xmat_M_real_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_17_ce0 : STD_LOGIC;
    signal xmat_M_real_17_we0 : STD_LOGIC;
    signal xmat_M_real_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_18_ce0 : STD_LOGIC;
    signal xmat_M_real_18_we0 : STD_LOGIC;
    signal xmat_M_real_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_19_ce0 : STD_LOGIC;
    signal xmat_M_real_19_we0 : STD_LOGIC;
    signal xmat_M_real_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_20_ce0 : STD_LOGIC;
    signal xmat_M_real_20_we0 : STD_LOGIC;
    signal xmat_M_real_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_21_ce0 : STD_LOGIC;
    signal xmat_M_real_21_we0 : STD_LOGIC;
    signal xmat_M_real_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_22_ce0 : STD_LOGIC;
    signal xmat_M_real_22_we0 : STD_LOGIC;
    signal xmat_M_real_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_23_ce0 : STD_LOGIC;
    signal xmat_M_real_23_we0 : STD_LOGIC;
    signal xmat_M_real_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_24_ce0 : STD_LOGIC;
    signal xmat_M_real_24_we0 : STD_LOGIC;
    signal xmat_M_real_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_25_ce0 : STD_LOGIC;
    signal xmat_M_real_25_we0 : STD_LOGIC;
    signal xmat_M_real_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_26_ce0 : STD_LOGIC;
    signal xmat_M_real_26_we0 : STD_LOGIC;
    signal xmat_M_real_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_27_ce0 : STD_LOGIC;
    signal xmat_M_real_27_we0 : STD_LOGIC;
    signal xmat_M_real_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_28_ce0 : STD_LOGIC;
    signal xmat_M_real_28_we0 : STD_LOGIC;
    signal xmat_M_real_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_29_ce0 : STD_LOGIC;
    signal xmat_M_real_29_we0 : STD_LOGIC;
    signal xmat_M_real_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_30_ce0 : STD_LOGIC;
    signal xmat_M_real_30_we0 : STD_LOGIC;
    signal xmat_M_real_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_31_ce0 : STD_LOGIC;
    signal xmat_M_real_31_we0 : STD_LOGIC;
    signal xmat_M_real_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_32_ce0 : STD_LOGIC;
    signal xmat_M_real_32_we0 : STD_LOGIC;
    signal xmat_M_real_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_33_ce0 : STD_LOGIC;
    signal xmat_M_real_33_we0 : STD_LOGIC;
    signal xmat_M_real_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_34_ce0 : STD_LOGIC;
    signal xmat_M_real_34_we0 : STD_LOGIC;
    signal xmat_M_real_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_35_ce0 : STD_LOGIC;
    signal xmat_M_real_35_we0 : STD_LOGIC;
    signal xmat_M_real_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_36_ce0 : STD_LOGIC;
    signal xmat_M_real_36_we0 : STD_LOGIC;
    signal xmat_M_real_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_37_ce0 : STD_LOGIC;
    signal xmat_M_real_37_we0 : STD_LOGIC;
    signal xmat_M_real_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_38_ce0 : STD_LOGIC;
    signal xmat_M_real_38_we0 : STD_LOGIC;
    signal xmat_M_real_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_39_ce0 : STD_LOGIC;
    signal xmat_M_real_39_we0 : STD_LOGIC;
    signal xmat_M_real_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_40_ce0 : STD_LOGIC;
    signal xmat_M_real_40_we0 : STD_LOGIC;
    signal xmat_M_real_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_41_ce0 : STD_LOGIC;
    signal xmat_M_real_41_we0 : STD_LOGIC;
    signal xmat_M_real_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_42_ce0 : STD_LOGIC;
    signal xmat_M_real_42_we0 : STD_LOGIC;
    signal xmat_M_real_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_43_ce0 : STD_LOGIC;
    signal xmat_M_real_43_we0 : STD_LOGIC;
    signal xmat_M_real_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_44_ce0 : STD_LOGIC;
    signal xmat_M_real_44_we0 : STD_LOGIC;
    signal xmat_M_real_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_45_ce0 : STD_LOGIC;
    signal xmat_M_real_45_we0 : STD_LOGIC;
    signal xmat_M_real_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_46_ce0 : STD_LOGIC;
    signal xmat_M_real_46_we0 : STD_LOGIC;
    signal xmat_M_real_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_47_ce0 : STD_LOGIC;
    signal xmat_M_real_47_we0 : STD_LOGIC;
    signal xmat_M_real_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_48_ce0 : STD_LOGIC;
    signal xmat_M_real_48_we0 : STD_LOGIC;
    signal xmat_M_real_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_49_ce0 : STD_LOGIC;
    signal xmat_M_real_49_we0 : STD_LOGIC;
    signal xmat_M_real_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_50_ce0 : STD_LOGIC;
    signal xmat_M_real_50_we0 : STD_LOGIC;
    signal xmat_M_real_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_51_ce0 : STD_LOGIC;
    signal xmat_M_real_51_we0 : STD_LOGIC;
    signal xmat_M_real_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_52_ce0 : STD_LOGIC;
    signal xmat_M_real_52_we0 : STD_LOGIC;
    signal xmat_M_real_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_53_ce0 : STD_LOGIC;
    signal xmat_M_real_53_we0 : STD_LOGIC;
    signal xmat_M_real_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_54_ce0 : STD_LOGIC;
    signal xmat_M_real_54_we0 : STD_LOGIC;
    signal xmat_M_real_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_55_ce0 : STD_LOGIC;
    signal xmat_M_real_55_we0 : STD_LOGIC;
    signal xmat_M_real_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_56_ce0 : STD_LOGIC;
    signal xmat_M_real_56_we0 : STD_LOGIC;
    signal xmat_M_real_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_57_ce0 : STD_LOGIC;
    signal xmat_M_real_57_we0 : STD_LOGIC;
    signal xmat_M_real_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_58_ce0 : STD_LOGIC;
    signal xmat_M_real_58_we0 : STD_LOGIC;
    signal xmat_M_real_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_59_ce0 : STD_LOGIC;
    signal xmat_M_real_59_we0 : STD_LOGIC;
    signal xmat_M_real_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_60_ce0 : STD_LOGIC;
    signal xmat_M_real_60_we0 : STD_LOGIC;
    signal xmat_M_real_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_61_ce0 : STD_LOGIC;
    signal xmat_M_real_61_we0 : STD_LOGIC;
    signal xmat_M_real_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_62_ce0 : STD_LOGIC;
    signal xmat_M_real_62_we0 : STD_LOGIC;
    signal xmat_M_real_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_real_63_ce0 : STD_LOGIC;
    signal xmat_M_real_63_we0 : STD_LOGIC;
    signal xmat_M_real_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_0_ce0 : STD_LOGIC;
    signal xmat_M_imag_0_we0 : STD_LOGIC;
    signal xmat_M_imag_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_1_ce0 : STD_LOGIC;
    signal xmat_M_imag_1_we0 : STD_LOGIC;
    signal xmat_M_imag_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_2_ce0 : STD_LOGIC;
    signal xmat_M_imag_2_we0 : STD_LOGIC;
    signal xmat_M_imag_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_3_ce0 : STD_LOGIC;
    signal xmat_M_imag_3_we0 : STD_LOGIC;
    signal xmat_M_imag_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_4_ce0 : STD_LOGIC;
    signal xmat_M_imag_4_we0 : STD_LOGIC;
    signal xmat_M_imag_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_5_ce0 : STD_LOGIC;
    signal xmat_M_imag_5_we0 : STD_LOGIC;
    signal xmat_M_imag_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_6_ce0 : STD_LOGIC;
    signal xmat_M_imag_6_we0 : STD_LOGIC;
    signal xmat_M_imag_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_7_ce0 : STD_LOGIC;
    signal xmat_M_imag_7_we0 : STD_LOGIC;
    signal xmat_M_imag_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_8_ce0 : STD_LOGIC;
    signal xmat_M_imag_8_we0 : STD_LOGIC;
    signal xmat_M_imag_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_9_ce0 : STD_LOGIC;
    signal xmat_M_imag_9_we0 : STD_LOGIC;
    signal xmat_M_imag_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_10_ce0 : STD_LOGIC;
    signal xmat_M_imag_10_we0 : STD_LOGIC;
    signal xmat_M_imag_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_11_ce0 : STD_LOGIC;
    signal xmat_M_imag_11_we0 : STD_LOGIC;
    signal xmat_M_imag_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_12_ce0 : STD_LOGIC;
    signal xmat_M_imag_12_we0 : STD_LOGIC;
    signal xmat_M_imag_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_13_ce0 : STD_LOGIC;
    signal xmat_M_imag_13_we0 : STD_LOGIC;
    signal xmat_M_imag_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_14_ce0 : STD_LOGIC;
    signal xmat_M_imag_14_we0 : STD_LOGIC;
    signal xmat_M_imag_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_15_ce0 : STD_LOGIC;
    signal xmat_M_imag_15_we0 : STD_LOGIC;
    signal xmat_M_imag_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_16_ce0 : STD_LOGIC;
    signal xmat_M_imag_16_we0 : STD_LOGIC;
    signal xmat_M_imag_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_17_ce0 : STD_LOGIC;
    signal xmat_M_imag_17_we0 : STD_LOGIC;
    signal xmat_M_imag_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_18_ce0 : STD_LOGIC;
    signal xmat_M_imag_18_we0 : STD_LOGIC;
    signal xmat_M_imag_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_19_ce0 : STD_LOGIC;
    signal xmat_M_imag_19_we0 : STD_LOGIC;
    signal xmat_M_imag_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_20_ce0 : STD_LOGIC;
    signal xmat_M_imag_20_we0 : STD_LOGIC;
    signal xmat_M_imag_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_21_ce0 : STD_LOGIC;
    signal xmat_M_imag_21_we0 : STD_LOGIC;
    signal xmat_M_imag_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_22_ce0 : STD_LOGIC;
    signal xmat_M_imag_22_we0 : STD_LOGIC;
    signal xmat_M_imag_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_23_ce0 : STD_LOGIC;
    signal xmat_M_imag_23_we0 : STD_LOGIC;
    signal xmat_M_imag_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_24_ce0 : STD_LOGIC;
    signal xmat_M_imag_24_we0 : STD_LOGIC;
    signal xmat_M_imag_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_25_ce0 : STD_LOGIC;
    signal xmat_M_imag_25_we0 : STD_LOGIC;
    signal xmat_M_imag_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_26_ce0 : STD_LOGIC;
    signal xmat_M_imag_26_we0 : STD_LOGIC;
    signal xmat_M_imag_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_27_ce0 : STD_LOGIC;
    signal xmat_M_imag_27_we0 : STD_LOGIC;
    signal xmat_M_imag_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_28_ce0 : STD_LOGIC;
    signal xmat_M_imag_28_we0 : STD_LOGIC;
    signal xmat_M_imag_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_29_ce0 : STD_LOGIC;
    signal xmat_M_imag_29_we0 : STD_LOGIC;
    signal xmat_M_imag_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_30_ce0 : STD_LOGIC;
    signal xmat_M_imag_30_we0 : STD_LOGIC;
    signal xmat_M_imag_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_31_ce0 : STD_LOGIC;
    signal xmat_M_imag_31_we0 : STD_LOGIC;
    signal xmat_M_imag_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_32_ce0 : STD_LOGIC;
    signal xmat_M_imag_32_we0 : STD_LOGIC;
    signal xmat_M_imag_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_33_ce0 : STD_LOGIC;
    signal xmat_M_imag_33_we0 : STD_LOGIC;
    signal xmat_M_imag_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_34_ce0 : STD_LOGIC;
    signal xmat_M_imag_34_we0 : STD_LOGIC;
    signal xmat_M_imag_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_35_ce0 : STD_LOGIC;
    signal xmat_M_imag_35_we0 : STD_LOGIC;
    signal xmat_M_imag_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_36_ce0 : STD_LOGIC;
    signal xmat_M_imag_36_we0 : STD_LOGIC;
    signal xmat_M_imag_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_37_ce0 : STD_LOGIC;
    signal xmat_M_imag_37_we0 : STD_LOGIC;
    signal xmat_M_imag_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_38_ce0 : STD_LOGIC;
    signal xmat_M_imag_38_we0 : STD_LOGIC;
    signal xmat_M_imag_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_39_ce0 : STD_LOGIC;
    signal xmat_M_imag_39_we0 : STD_LOGIC;
    signal xmat_M_imag_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_40_ce0 : STD_LOGIC;
    signal xmat_M_imag_40_we0 : STD_LOGIC;
    signal xmat_M_imag_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_41_ce0 : STD_LOGIC;
    signal xmat_M_imag_41_we0 : STD_LOGIC;
    signal xmat_M_imag_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_42_ce0 : STD_LOGIC;
    signal xmat_M_imag_42_we0 : STD_LOGIC;
    signal xmat_M_imag_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_43_ce0 : STD_LOGIC;
    signal xmat_M_imag_43_we0 : STD_LOGIC;
    signal xmat_M_imag_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_44_ce0 : STD_LOGIC;
    signal xmat_M_imag_44_we0 : STD_LOGIC;
    signal xmat_M_imag_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_45_ce0 : STD_LOGIC;
    signal xmat_M_imag_45_we0 : STD_LOGIC;
    signal xmat_M_imag_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_46_ce0 : STD_LOGIC;
    signal xmat_M_imag_46_we0 : STD_LOGIC;
    signal xmat_M_imag_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_47_ce0 : STD_LOGIC;
    signal xmat_M_imag_47_we0 : STD_LOGIC;
    signal xmat_M_imag_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_48_ce0 : STD_LOGIC;
    signal xmat_M_imag_48_we0 : STD_LOGIC;
    signal xmat_M_imag_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_49_ce0 : STD_LOGIC;
    signal xmat_M_imag_49_we0 : STD_LOGIC;
    signal xmat_M_imag_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_50_ce0 : STD_LOGIC;
    signal xmat_M_imag_50_we0 : STD_LOGIC;
    signal xmat_M_imag_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_51_ce0 : STD_LOGIC;
    signal xmat_M_imag_51_we0 : STD_LOGIC;
    signal xmat_M_imag_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_52_ce0 : STD_LOGIC;
    signal xmat_M_imag_52_we0 : STD_LOGIC;
    signal xmat_M_imag_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_53_ce0 : STD_LOGIC;
    signal xmat_M_imag_53_we0 : STD_LOGIC;
    signal xmat_M_imag_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_54_ce0 : STD_LOGIC;
    signal xmat_M_imag_54_we0 : STD_LOGIC;
    signal xmat_M_imag_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_55_ce0 : STD_LOGIC;
    signal xmat_M_imag_55_we0 : STD_LOGIC;
    signal xmat_M_imag_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_56_ce0 : STD_LOGIC;
    signal xmat_M_imag_56_we0 : STD_LOGIC;
    signal xmat_M_imag_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_57_ce0 : STD_LOGIC;
    signal xmat_M_imag_57_we0 : STD_LOGIC;
    signal xmat_M_imag_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_58_ce0 : STD_LOGIC;
    signal xmat_M_imag_58_we0 : STD_LOGIC;
    signal xmat_M_imag_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_59_ce0 : STD_LOGIC;
    signal xmat_M_imag_59_we0 : STD_LOGIC;
    signal xmat_M_imag_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_60_ce0 : STD_LOGIC;
    signal xmat_M_imag_60_we0 : STD_LOGIC;
    signal xmat_M_imag_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_61_ce0 : STD_LOGIC;
    signal xmat_M_imag_61_we0 : STD_LOGIC;
    signal xmat_M_imag_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_62_ce0 : STD_LOGIC;
    signal xmat_M_imag_62_we0 : STD_LOGIC;
    signal xmat_M_imag_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xmat_M_imag_63_ce0 : STD_LOGIC;
    signal xmat_M_imag_63_we0 : STD_LOGIC;
    signal xmat_M_imag_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_start : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_ap_idle : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real1_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real2_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real3_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real4_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real5_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real6_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real7_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real8_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real9_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real10_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real11_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real12_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real13_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real14_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real15_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real16_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real17_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real18_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real19_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real20_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real21_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real22_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real23_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real24_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real25_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real26_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real27_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real28_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real29_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real30_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real31_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real32_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real33_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real34_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real35_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real36_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real37_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real38_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real39_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real40_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real41_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real42_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real43_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real44_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real45_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real46_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real47_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real48_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real49_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real50_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real51_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real52_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real53_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real54_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real55_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real56_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real57_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real58_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real59_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real60_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real61_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real62_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_real63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_real63_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag64_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag64_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag65_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag65_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag66_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag66_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag67_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag67_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag68_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag68_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag69_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag69_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag70_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag70_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag71_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag71_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag72_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag72_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag73_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag73_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag74_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag74_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag75_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag75_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag76_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag76_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag77_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag77_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag78_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag78_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag79_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag79_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag80_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag80_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag81_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag81_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag82_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag82_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag83_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag83_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag84_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag84_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag85_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag85_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag86_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag86_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag87_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag87_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag88_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag88_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag89_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag89_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag90_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag90_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag91_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag91_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag92_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag92_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag93_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag93_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag94_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag94_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag95_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag95_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag96_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag96_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag97_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag97_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag98_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag98_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag99_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag99_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag100_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag100_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag101_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag101_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag102_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag102_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag103_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag103_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag104_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag104_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag105_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag105_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag106_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag106_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag107_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag107_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag108_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag108_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag109_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag109_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag110_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag110_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag111_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag111_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag112_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag112_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag113_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag113_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag114_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag114_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag115_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag115_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag116_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag116_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag117_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag117_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag118_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag118_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag119_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag119_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag120_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag120_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag121_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag121_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag122_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag122_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag123_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag123_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag124_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag124_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag125_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag125_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_a_M_imag126_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_a_M_imag126_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_0_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_1_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_2_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_3_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_4_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_5_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_6_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_7_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_8_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_9_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_10_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_11_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_12_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_13_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_14_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_15_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_16_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_17_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_18_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_19_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_20_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_21_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_22_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_23_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_24_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_25_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_26_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_27_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_28_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_29_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_30_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_31_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_32_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_33_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_34_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_35_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_36_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_37_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_38_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_39_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_40_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_41_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_42_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_43_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_44_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_45_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_46_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_47_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_48_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_49_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_50_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_51_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_52_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_53_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_54_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_55_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_56_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_57_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_58_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_59_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_60_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_61_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_62_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_real_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_real_63_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_0_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_1_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_2_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_3_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_4_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_5_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_6_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_7_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_8_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_9_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_10_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_11_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_12_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_13_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_14_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_15_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_16_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_17_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_18_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_19_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_20_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_21_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_22_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_23_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_24_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_25_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_26_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_27_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_28_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_29_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_30_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_31_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_32_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_33_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_34_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_35_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_36_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_37_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_38_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_39_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_40_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_41_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_42_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_43_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_44_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_45_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_46_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_47_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_48_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_49_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_50_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_51_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_52_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_53_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_54_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_55_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_56_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_57_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_58_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_59_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_60_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_61_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_62_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_b_M_imag_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_fu_6731_b_M_imag_63_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_6731_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_return_31 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln85_reg_6542 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln85_fu_7199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_1_fu_7205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln85_1_reg_6554 : STD_LOGIC_VECTOR (11 downto 0);
    signal phi_ln88_reg_6565 : STD_LOGIC_VECTOR (11 downto 0);
    signal phi_ln88_1_reg_6577 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_reg_6588 : STD_LOGIC_VECTOR (16 downto 0);
    signal i_0_reg_6599 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_0_reg_6610 : STD_LOGIC_VECTOR (12 downto 0);
    signal indvar_flatten11_reg_6621 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal i9_0_reg_6632 : STD_LOGIC_VECTOR (4 downto 0);
    signal j10_0_reg_6643 : STD_LOGIC_VECTOR (12 downto 0);
    signal indvar_flatten23_reg_6654 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal i12_0_reg_6665 : STD_LOGIC_VECTOR (12 downto 0);
    signal j13_0_reg_6676 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten35_reg_6687 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal i15_0_reg_6698 : STD_LOGIC_VECTOR (12 downto 0);
    signal j16_0_reg_6709 : STD_LOGIC_VECTOR (4 downto 0);
    signal i18_0_reg_6720 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_6731_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln1027_fu_7067_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1027_1_fu_7244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln103_1_fu_7464_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln113_1_fu_7682_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_1_fu_7900_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln136_1_fu_8118_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_last_V_fu_1370 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_fu_8835_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1027_fu_7043_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln103_fu_7440_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln103_fu_7532_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln113_fu_7658_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln113_fu_7750_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln126_fu_7864_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln126_fu_7968_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln136_fu_8082_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln136_fu_8186_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_7047_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_7057_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_fu_7237_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln99_fu_7406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_7400_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_7428_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln103_fu_7412_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_11_fu_7444_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln99_fu_7436_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln103_fu_7454_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln103_fu_7458_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln109_fu_7624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_7618_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_7_fu_7646_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln113_fu_7630_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_fu_7662_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln109_fu_7654_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln113_fu_7672_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln113_fu_7676_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln122_fu_7842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_7836_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln126_1_mid2_v_fu_7868_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_12_fu_7878_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln126_fu_7848_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln122_fu_7886_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln126_fu_7890_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln126_fu_7894_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln132_fu_8060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_3_fu_8054_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln136_1_mid2_v_fu_8086_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_13_fu_8096_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln136_fu_8066_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln132_fu_8104_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln136_fu_8108_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln136_fu_8112_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln147_fu_8760_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln147_fu_8764_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_8768_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_8794_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln147_fu_8790_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln150_fu_8816_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_last_V_fu_8829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);

    component kernel_mmult IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_M_real_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real_ce0 : OUT STD_LOGIC;
        a_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real1_ce0 : OUT STD_LOGIC;
        a_M_real1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real2_ce0 : OUT STD_LOGIC;
        a_M_real2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real3_ce0 : OUT STD_LOGIC;
        a_M_real3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real4_ce0 : OUT STD_LOGIC;
        a_M_real4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real5_ce0 : OUT STD_LOGIC;
        a_M_real5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real6_ce0 : OUT STD_LOGIC;
        a_M_real6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real7_ce0 : OUT STD_LOGIC;
        a_M_real7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real8_ce0 : OUT STD_LOGIC;
        a_M_real8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real9_ce0 : OUT STD_LOGIC;
        a_M_real9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real10_ce0 : OUT STD_LOGIC;
        a_M_real10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real11_ce0 : OUT STD_LOGIC;
        a_M_real11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real12_ce0 : OUT STD_LOGIC;
        a_M_real12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real13_ce0 : OUT STD_LOGIC;
        a_M_real13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real14_ce0 : OUT STD_LOGIC;
        a_M_real14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real15_ce0 : OUT STD_LOGIC;
        a_M_real15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real16_ce0 : OUT STD_LOGIC;
        a_M_real16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real17_ce0 : OUT STD_LOGIC;
        a_M_real17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real18_ce0 : OUT STD_LOGIC;
        a_M_real18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real19_ce0 : OUT STD_LOGIC;
        a_M_real19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real20_ce0 : OUT STD_LOGIC;
        a_M_real20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real21_ce0 : OUT STD_LOGIC;
        a_M_real21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real22_ce0 : OUT STD_LOGIC;
        a_M_real22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real23_ce0 : OUT STD_LOGIC;
        a_M_real23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real24_ce0 : OUT STD_LOGIC;
        a_M_real24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real25_ce0 : OUT STD_LOGIC;
        a_M_real25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real26_ce0 : OUT STD_LOGIC;
        a_M_real26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real27_ce0 : OUT STD_LOGIC;
        a_M_real27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real28_ce0 : OUT STD_LOGIC;
        a_M_real28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real29_ce0 : OUT STD_LOGIC;
        a_M_real29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real30_ce0 : OUT STD_LOGIC;
        a_M_real30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real31_ce0 : OUT STD_LOGIC;
        a_M_real31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real32_ce0 : OUT STD_LOGIC;
        a_M_real32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real33_ce0 : OUT STD_LOGIC;
        a_M_real33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real34_ce0 : OUT STD_LOGIC;
        a_M_real34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real35_ce0 : OUT STD_LOGIC;
        a_M_real35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real36_ce0 : OUT STD_LOGIC;
        a_M_real36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real37_ce0 : OUT STD_LOGIC;
        a_M_real37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real38_ce0 : OUT STD_LOGIC;
        a_M_real38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real39_ce0 : OUT STD_LOGIC;
        a_M_real39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real40_ce0 : OUT STD_LOGIC;
        a_M_real40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real41_ce0 : OUT STD_LOGIC;
        a_M_real41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real42_ce0 : OUT STD_LOGIC;
        a_M_real42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real43_ce0 : OUT STD_LOGIC;
        a_M_real43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real44_ce0 : OUT STD_LOGIC;
        a_M_real44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real45_ce0 : OUT STD_LOGIC;
        a_M_real45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real46_ce0 : OUT STD_LOGIC;
        a_M_real46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real47_ce0 : OUT STD_LOGIC;
        a_M_real47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real48_ce0 : OUT STD_LOGIC;
        a_M_real48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real49_ce0 : OUT STD_LOGIC;
        a_M_real49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real50_ce0 : OUT STD_LOGIC;
        a_M_real50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real51_ce0 : OUT STD_LOGIC;
        a_M_real51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real52_ce0 : OUT STD_LOGIC;
        a_M_real52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real53_ce0 : OUT STD_LOGIC;
        a_M_real53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real54_ce0 : OUT STD_LOGIC;
        a_M_real54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real55_ce0 : OUT STD_LOGIC;
        a_M_real55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real56_ce0 : OUT STD_LOGIC;
        a_M_real56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real57_ce0 : OUT STD_LOGIC;
        a_M_real57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real58_ce0 : OUT STD_LOGIC;
        a_M_real58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real59_ce0 : OUT STD_LOGIC;
        a_M_real59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real60_ce0 : OUT STD_LOGIC;
        a_M_real60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real61_ce0 : OUT STD_LOGIC;
        a_M_real61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real62_ce0 : OUT STD_LOGIC;
        a_M_real62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_real63_ce0 : OUT STD_LOGIC;
        a_M_real63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag_ce0 : OUT STD_LOGIC;
        a_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag64_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag64_ce0 : OUT STD_LOGIC;
        a_M_imag64_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag65_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag65_ce0 : OUT STD_LOGIC;
        a_M_imag65_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag66_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag66_ce0 : OUT STD_LOGIC;
        a_M_imag66_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag67_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag67_ce0 : OUT STD_LOGIC;
        a_M_imag67_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag68_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag68_ce0 : OUT STD_LOGIC;
        a_M_imag68_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag69_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag69_ce0 : OUT STD_LOGIC;
        a_M_imag69_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag70_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag70_ce0 : OUT STD_LOGIC;
        a_M_imag70_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag71_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag71_ce0 : OUT STD_LOGIC;
        a_M_imag71_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag72_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag72_ce0 : OUT STD_LOGIC;
        a_M_imag72_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag73_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag73_ce0 : OUT STD_LOGIC;
        a_M_imag73_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag74_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag74_ce0 : OUT STD_LOGIC;
        a_M_imag74_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag75_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag75_ce0 : OUT STD_LOGIC;
        a_M_imag75_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag76_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag76_ce0 : OUT STD_LOGIC;
        a_M_imag76_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag77_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag77_ce0 : OUT STD_LOGIC;
        a_M_imag77_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag78_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag78_ce0 : OUT STD_LOGIC;
        a_M_imag78_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag79_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag79_ce0 : OUT STD_LOGIC;
        a_M_imag79_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag80_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag80_ce0 : OUT STD_LOGIC;
        a_M_imag80_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag81_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag81_ce0 : OUT STD_LOGIC;
        a_M_imag81_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag82_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag82_ce0 : OUT STD_LOGIC;
        a_M_imag82_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag83_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag83_ce0 : OUT STD_LOGIC;
        a_M_imag83_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag84_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag84_ce0 : OUT STD_LOGIC;
        a_M_imag84_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag85_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag85_ce0 : OUT STD_LOGIC;
        a_M_imag85_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag86_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag86_ce0 : OUT STD_LOGIC;
        a_M_imag86_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag87_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag87_ce0 : OUT STD_LOGIC;
        a_M_imag87_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag88_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag88_ce0 : OUT STD_LOGIC;
        a_M_imag88_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag89_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag89_ce0 : OUT STD_LOGIC;
        a_M_imag89_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag90_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag90_ce0 : OUT STD_LOGIC;
        a_M_imag90_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag91_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag91_ce0 : OUT STD_LOGIC;
        a_M_imag91_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag92_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag92_ce0 : OUT STD_LOGIC;
        a_M_imag92_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag93_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag93_ce0 : OUT STD_LOGIC;
        a_M_imag93_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag94_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag94_ce0 : OUT STD_LOGIC;
        a_M_imag94_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag95_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag95_ce0 : OUT STD_LOGIC;
        a_M_imag95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag96_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag96_ce0 : OUT STD_LOGIC;
        a_M_imag96_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag97_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag97_ce0 : OUT STD_LOGIC;
        a_M_imag97_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag98_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag98_ce0 : OUT STD_LOGIC;
        a_M_imag98_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag99_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag99_ce0 : OUT STD_LOGIC;
        a_M_imag99_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag100_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag100_ce0 : OUT STD_LOGIC;
        a_M_imag100_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag101_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag101_ce0 : OUT STD_LOGIC;
        a_M_imag101_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag102_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag102_ce0 : OUT STD_LOGIC;
        a_M_imag102_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag103_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag103_ce0 : OUT STD_LOGIC;
        a_M_imag103_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag104_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag104_ce0 : OUT STD_LOGIC;
        a_M_imag104_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag105_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag105_ce0 : OUT STD_LOGIC;
        a_M_imag105_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag106_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag106_ce0 : OUT STD_LOGIC;
        a_M_imag106_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag107_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag107_ce0 : OUT STD_LOGIC;
        a_M_imag107_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag108_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag108_ce0 : OUT STD_LOGIC;
        a_M_imag108_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag109_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag109_ce0 : OUT STD_LOGIC;
        a_M_imag109_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag110_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag110_ce0 : OUT STD_LOGIC;
        a_M_imag110_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag111_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag111_ce0 : OUT STD_LOGIC;
        a_M_imag111_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag112_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag112_ce0 : OUT STD_LOGIC;
        a_M_imag112_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag113_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag113_ce0 : OUT STD_LOGIC;
        a_M_imag113_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag114_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag114_ce0 : OUT STD_LOGIC;
        a_M_imag114_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag115_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag115_ce0 : OUT STD_LOGIC;
        a_M_imag115_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag116_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag116_ce0 : OUT STD_LOGIC;
        a_M_imag116_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag117_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag117_ce0 : OUT STD_LOGIC;
        a_M_imag117_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag118_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag118_ce0 : OUT STD_LOGIC;
        a_M_imag118_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag119_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag119_ce0 : OUT STD_LOGIC;
        a_M_imag119_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag120_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag120_ce0 : OUT STD_LOGIC;
        a_M_imag120_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag121_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag121_ce0 : OUT STD_LOGIC;
        a_M_imag121_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag122_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag122_ce0 : OUT STD_LOGIC;
        a_M_imag122_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag123_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag123_ce0 : OUT STD_LOGIC;
        a_M_imag123_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag124_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag124_ce0 : OUT STD_LOGIC;
        a_M_imag124_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag125_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag125_ce0 : OUT STD_LOGIC;
        a_M_imag125_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag126_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_M_imag126_ce0 : OUT STD_LOGIC;
        a_M_imag126_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_0_ce0 : OUT STD_LOGIC;
        b_M_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_1_ce0 : OUT STD_LOGIC;
        b_M_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_2_ce0 : OUT STD_LOGIC;
        b_M_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_3_ce0 : OUT STD_LOGIC;
        b_M_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_4_ce0 : OUT STD_LOGIC;
        b_M_real_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_5_ce0 : OUT STD_LOGIC;
        b_M_real_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_6_ce0 : OUT STD_LOGIC;
        b_M_real_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_7_ce0 : OUT STD_LOGIC;
        b_M_real_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_8_ce0 : OUT STD_LOGIC;
        b_M_real_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_9_ce0 : OUT STD_LOGIC;
        b_M_real_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_10_ce0 : OUT STD_LOGIC;
        b_M_real_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_11_ce0 : OUT STD_LOGIC;
        b_M_real_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_12_ce0 : OUT STD_LOGIC;
        b_M_real_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_13_ce0 : OUT STD_LOGIC;
        b_M_real_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_14_ce0 : OUT STD_LOGIC;
        b_M_real_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_15_ce0 : OUT STD_LOGIC;
        b_M_real_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_16_ce0 : OUT STD_LOGIC;
        b_M_real_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_17_ce0 : OUT STD_LOGIC;
        b_M_real_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_18_ce0 : OUT STD_LOGIC;
        b_M_real_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_19_ce0 : OUT STD_LOGIC;
        b_M_real_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_20_ce0 : OUT STD_LOGIC;
        b_M_real_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_21_ce0 : OUT STD_LOGIC;
        b_M_real_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_22_ce0 : OUT STD_LOGIC;
        b_M_real_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_23_ce0 : OUT STD_LOGIC;
        b_M_real_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_24_ce0 : OUT STD_LOGIC;
        b_M_real_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_25_ce0 : OUT STD_LOGIC;
        b_M_real_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_26_ce0 : OUT STD_LOGIC;
        b_M_real_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_27_ce0 : OUT STD_LOGIC;
        b_M_real_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_28_ce0 : OUT STD_LOGIC;
        b_M_real_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_29_ce0 : OUT STD_LOGIC;
        b_M_real_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_30_ce0 : OUT STD_LOGIC;
        b_M_real_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_31_ce0 : OUT STD_LOGIC;
        b_M_real_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_32_ce0 : OUT STD_LOGIC;
        b_M_real_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_33_ce0 : OUT STD_LOGIC;
        b_M_real_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_34_ce0 : OUT STD_LOGIC;
        b_M_real_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_35_ce0 : OUT STD_LOGIC;
        b_M_real_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_36_ce0 : OUT STD_LOGIC;
        b_M_real_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_37_ce0 : OUT STD_LOGIC;
        b_M_real_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_38_ce0 : OUT STD_LOGIC;
        b_M_real_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_39_ce0 : OUT STD_LOGIC;
        b_M_real_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_40_ce0 : OUT STD_LOGIC;
        b_M_real_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_41_ce0 : OUT STD_LOGIC;
        b_M_real_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_42_ce0 : OUT STD_LOGIC;
        b_M_real_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_43_ce0 : OUT STD_LOGIC;
        b_M_real_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_44_ce0 : OUT STD_LOGIC;
        b_M_real_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_45_ce0 : OUT STD_LOGIC;
        b_M_real_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_46_ce0 : OUT STD_LOGIC;
        b_M_real_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_47_ce0 : OUT STD_LOGIC;
        b_M_real_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_48_ce0 : OUT STD_LOGIC;
        b_M_real_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_49_ce0 : OUT STD_LOGIC;
        b_M_real_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_50_ce0 : OUT STD_LOGIC;
        b_M_real_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_51_ce0 : OUT STD_LOGIC;
        b_M_real_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_52_ce0 : OUT STD_LOGIC;
        b_M_real_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_53_ce0 : OUT STD_LOGIC;
        b_M_real_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_54_ce0 : OUT STD_LOGIC;
        b_M_real_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_55_ce0 : OUT STD_LOGIC;
        b_M_real_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_56_ce0 : OUT STD_LOGIC;
        b_M_real_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_57_ce0 : OUT STD_LOGIC;
        b_M_real_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_58_ce0 : OUT STD_LOGIC;
        b_M_real_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_59_ce0 : OUT STD_LOGIC;
        b_M_real_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_60_ce0 : OUT STD_LOGIC;
        b_M_real_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_61_ce0 : OUT STD_LOGIC;
        b_M_real_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_62_ce0 : OUT STD_LOGIC;
        b_M_real_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_real_63_ce0 : OUT STD_LOGIC;
        b_M_real_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_0_ce0 : OUT STD_LOGIC;
        b_M_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_1_ce0 : OUT STD_LOGIC;
        b_M_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_2_ce0 : OUT STD_LOGIC;
        b_M_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_3_ce0 : OUT STD_LOGIC;
        b_M_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_4_ce0 : OUT STD_LOGIC;
        b_M_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_5_ce0 : OUT STD_LOGIC;
        b_M_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_6_ce0 : OUT STD_LOGIC;
        b_M_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_7_ce0 : OUT STD_LOGIC;
        b_M_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_8_ce0 : OUT STD_LOGIC;
        b_M_imag_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_9_ce0 : OUT STD_LOGIC;
        b_M_imag_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_10_ce0 : OUT STD_LOGIC;
        b_M_imag_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_11_ce0 : OUT STD_LOGIC;
        b_M_imag_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_12_ce0 : OUT STD_LOGIC;
        b_M_imag_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_13_ce0 : OUT STD_LOGIC;
        b_M_imag_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_14_ce0 : OUT STD_LOGIC;
        b_M_imag_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_15_ce0 : OUT STD_LOGIC;
        b_M_imag_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_16_ce0 : OUT STD_LOGIC;
        b_M_imag_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_17_ce0 : OUT STD_LOGIC;
        b_M_imag_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_18_ce0 : OUT STD_LOGIC;
        b_M_imag_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_19_ce0 : OUT STD_LOGIC;
        b_M_imag_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_20_ce0 : OUT STD_LOGIC;
        b_M_imag_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_21_ce0 : OUT STD_LOGIC;
        b_M_imag_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_22_ce0 : OUT STD_LOGIC;
        b_M_imag_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_23_ce0 : OUT STD_LOGIC;
        b_M_imag_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_24_ce0 : OUT STD_LOGIC;
        b_M_imag_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_25_ce0 : OUT STD_LOGIC;
        b_M_imag_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_26_ce0 : OUT STD_LOGIC;
        b_M_imag_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_27_ce0 : OUT STD_LOGIC;
        b_M_imag_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_28_ce0 : OUT STD_LOGIC;
        b_M_imag_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_29_ce0 : OUT STD_LOGIC;
        b_M_imag_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_30_ce0 : OUT STD_LOGIC;
        b_M_imag_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_31_ce0 : OUT STD_LOGIC;
        b_M_imag_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_32_ce0 : OUT STD_LOGIC;
        b_M_imag_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_33_ce0 : OUT STD_LOGIC;
        b_M_imag_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_34_ce0 : OUT STD_LOGIC;
        b_M_imag_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_35_ce0 : OUT STD_LOGIC;
        b_M_imag_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_36_ce0 : OUT STD_LOGIC;
        b_M_imag_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_37_ce0 : OUT STD_LOGIC;
        b_M_imag_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_38_ce0 : OUT STD_LOGIC;
        b_M_imag_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_39_ce0 : OUT STD_LOGIC;
        b_M_imag_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_40_ce0 : OUT STD_LOGIC;
        b_M_imag_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_41_ce0 : OUT STD_LOGIC;
        b_M_imag_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_42_ce0 : OUT STD_LOGIC;
        b_M_imag_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_43_ce0 : OUT STD_LOGIC;
        b_M_imag_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_44_ce0 : OUT STD_LOGIC;
        b_M_imag_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_45_ce0 : OUT STD_LOGIC;
        b_M_imag_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_46_ce0 : OUT STD_LOGIC;
        b_M_imag_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_47_ce0 : OUT STD_LOGIC;
        b_M_imag_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_48_ce0 : OUT STD_LOGIC;
        b_M_imag_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_49_ce0 : OUT STD_LOGIC;
        b_M_imag_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_50_ce0 : OUT STD_LOGIC;
        b_M_imag_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_51_ce0 : OUT STD_LOGIC;
        b_M_imag_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_52_ce0 : OUT STD_LOGIC;
        b_M_imag_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_53_ce0 : OUT STD_LOGIC;
        b_M_imag_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_54_ce0 : OUT STD_LOGIC;
        b_M_imag_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_55_ce0 : OUT STD_LOGIC;
        b_M_imag_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_56_ce0 : OUT STD_LOGIC;
        b_M_imag_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_57_ce0 : OUT STD_LOGIC;
        b_M_imag_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_58_ce0 : OUT STD_LOGIC;
        b_M_imag_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_59_ce0 : OUT STD_LOGIC;
        b_M_imag_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_60_ce0 : OUT STD_LOGIC;
        b_M_imag_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_61_ce0 : OUT STD_LOGIC;
        b_M_imag_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_62_ce0 : OUT STD_LOGIC;
        b_M_imag_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_M_imag_63_ce0 : OUT STD_LOGIC;
        b_M_imag_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_0_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_0_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_1_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_1_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_2_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_2_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_3_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_3_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_4_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_4_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_5_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_5_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_6_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_6_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_7_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_7_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_0_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_0_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_1_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_1_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_2_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_2_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_3_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_3_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_4_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_4_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_5_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_5_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_6_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_6_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_7_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_7_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matchedfilteringpemP IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matchedfilteringpeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matchedfilteringp1_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        transaction_number : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    matchedfilteringp1_control_s_axi_U : component matchedfilteringp1_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        transaction_number => transaction_number);

    rxmat_M_real_0_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_0_address0,
        ce0 => rxmat_M_real_0_ce0,
        we0 => rxmat_M_real_0_we0,
        d0 => rxmat_M_real_0_d0,
        q0 => rxmat_M_real_0_q0);

    rxmat_M_real_1_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_1_address0,
        ce0 => rxmat_M_real_1_ce0,
        we0 => rxmat_M_real_1_we0,
        d0 => rxmat_M_real_1_d0,
        q0 => rxmat_M_real_1_q0);

    rxmat_M_real_2_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_2_address0,
        ce0 => rxmat_M_real_2_ce0,
        we0 => rxmat_M_real_2_we0,
        d0 => rxmat_M_real_2_d0,
        q0 => rxmat_M_real_2_q0);

    rxmat_M_real_3_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_3_address0,
        ce0 => rxmat_M_real_3_ce0,
        we0 => rxmat_M_real_3_we0,
        d0 => rxmat_M_real_3_d0,
        q0 => rxmat_M_real_3_q0);

    rxmat_M_real_4_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_4_address0,
        ce0 => rxmat_M_real_4_ce0,
        we0 => rxmat_M_real_4_we0,
        d0 => rxmat_M_real_4_d0,
        q0 => rxmat_M_real_4_q0);

    rxmat_M_real_5_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_5_address0,
        ce0 => rxmat_M_real_5_ce0,
        we0 => rxmat_M_real_5_we0,
        d0 => rxmat_M_real_5_d0,
        q0 => rxmat_M_real_5_q0);

    rxmat_M_real_6_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_6_address0,
        ce0 => rxmat_M_real_6_ce0,
        we0 => rxmat_M_real_6_we0,
        d0 => rxmat_M_real_6_d0,
        q0 => rxmat_M_real_6_q0);

    rxmat_M_real_7_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_7_address0,
        ce0 => rxmat_M_real_7_ce0,
        we0 => rxmat_M_real_7_we0,
        d0 => rxmat_M_real_7_d0,
        q0 => rxmat_M_real_7_q0);

    rxmat_M_real_8_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_8_address0,
        ce0 => rxmat_M_real_8_ce0,
        we0 => rxmat_M_real_8_we0,
        d0 => rxmat_M_real_8_d0,
        q0 => rxmat_M_real_8_q0);

    rxmat_M_real_9_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_9_address0,
        ce0 => rxmat_M_real_9_ce0,
        we0 => rxmat_M_real_9_we0,
        d0 => rxmat_M_real_9_d0,
        q0 => rxmat_M_real_9_q0);

    rxmat_M_real_10_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_10_address0,
        ce0 => rxmat_M_real_10_ce0,
        we0 => rxmat_M_real_10_we0,
        d0 => rxmat_M_real_10_d0,
        q0 => rxmat_M_real_10_q0);

    rxmat_M_real_11_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_11_address0,
        ce0 => rxmat_M_real_11_ce0,
        we0 => rxmat_M_real_11_we0,
        d0 => rxmat_M_real_11_d0,
        q0 => rxmat_M_real_11_q0);

    rxmat_M_real_12_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_12_address0,
        ce0 => rxmat_M_real_12_ce0,
        we0 => rxmat_M_real_12_we0,
        d0 => rxmat_M_real_12_d0,
        q0 => rxmat_M_real_12_q0);

    rxmat_M_real_13_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_13_address0,
        ce0 => rxmat_M_real_13_ce0,
        we0 => rxmat_M_real_13_we0,
        d0 => rxmat_M_real_13_d0,
        q0 => rxmat_M_real_13_q0);

    rxmat_M_real_14_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_14_address0,
        ce0 => rxmat_M_real_14_ce0,
        we0 => rxmat_M_real_14_we0,
        d0 => rxmat_M_real_14_d0,
        q0 => rxmat_M_real_14_q0);

    rxmat_M_real_15_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_15_address0,
        ce0 => rxmat_M_real_15_ce0,
        we0 => rxmat_M_real_15_we0,
        d0 => rxmat_M_real_15_d0,
        q0 => rxmat_M_real_15_q0);

    rxmat_M_real_16_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_16_address0,
        ce0 => rxmat_M_real_16_ce0,
        we0 => rxmat_M_real_16_we0,
        d0 => rxmat_M_real_16_d0,
        q0 => rxmat_M_real_16_q0);

    rxmat_M_real_17_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_17_address0,
        ce0 => rxmat_M_real_17_ce0,
        we0 => rxmat_M_real_17_we0,
        d0 => rxmat_M_real_17_d0,
        q0 => rxmat_M_real_17_q0);

    rxmat_M_real_18_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_18_address0,
        ce0 => rxmat_M_real_18_ce0,
        we0 => rxmat_M_real_18_we0,
        d0 => rxmat_M_real_18_d0,
        q0 => rxmat_M_real_18_q0);

    rxmat_M_real_19_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_19_address0,
        ce0 => rxmat_M_real_19_ce0,
        we0 => rxmat_M_real_19_we0,
        d0 => rxmat_M_real_19_d0,
        q0 => rxmat_M_real_19_q0);

    rxmat_M_real_20_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_20_address0,
        ce0 => rxmat_M_real_20_ce0,
        we0 => rxmat_M_real_20_we0,
        d0 => rxmat_M_real_20_d0,
        q0 => rxmat_M_real_20_q0);

    rxmat_M_real_21_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_21_address0,
        ce0 => rxmat_M_real_21_ce0,
        we0 => rxmat_M_real_21_we0,
        d0 => rxmat_M_real_21_d0,
        q0 => rxmat_M_real_21_q0);

    rxmat_M_real_22_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_22_address0,
        ce0 => rxmat_M_real_22_ce0,
        we0 => rxmat_M_real_22_we0,
        d0 => rxmat_M_real_22_d0,
        q0 => rxmat_M_real_22_q0);

    rxmat_M_real_23_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_23_address0,
        ce0 => rxmat_M_real_23_ce0,
        we0 => rxmat_M_real_23_we0,
        d0 => rxmat_M_real_23_d0,
        q0 => rxmat_M_real_23_q0);

    rxmat_M_real_24_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_24_address0,
        ce0 => rxmat_M_real_24_ce0,
        we0 => rxmat_M_real_24_we0,
        d0 => rxmat_M_real_24_d0,
        q0 => rxmat_M_real_24_q0);

    rxmat_M_real_25_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_25_address0,
        ce0 => rxmat_M_real_25_ce0,
        we0 => rxmat_M_real_25_we0,
        d0 => rxmat_M_real_25_d0,
        q0 => rxmat_M_real_25_q0);

    rxmat_M_real_26_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_26_address0,
        ce0 => rxmat_M_real_26_ce0,
        we0 => rxmat_M_real_26_we0,
        d0 => rxmat_M_real_26_d0,
        q0 => rxmat_M_real_26_q0);

    rxmat_M_real_27_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_27_address0,
        ce0 => rxmat_M_real_27_ce0,
        we0 => rxmat_M_real_27_we0,
        d0 => rxmat_M_real_27_d0,
        q0 => rxmat_M_real_27_q0);

    rxmat_M_real_28_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_28_address0,
        ce0 => rxmat_M_real_28_ce0,
        we0 => rxmat_M_real_28_we0,
        d0 => rxmat_M_real_28_d0,
        q0 => rxmat_M_real_28_q0);

    rxmat_M_real_29_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_29_address0,
        ce0 => rxmat_M_real_29_ce0,
        we0 => rxmat_M_real_29_we0,
        d0 => rxmat_M_real_29_d0,
        q0 => rxmat_M_real_29_q0);

    rxmat_M_real_30_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_30_address0,
        ce0 => rxmat_M_real_30_ce0,
        we0 => rxmat_M_real_30_we0,
        d0 => rxmat_M_real_30_d0,
        q0 => rxmat_M_real_30_q0);

    rxmat_M_real_31_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_31_address0,
        ce0 => rxmat_M_real_31_ce0,
        we0 => rxmat_M_real_31_we0,
        d0 => rxmat_M_real_31_d0,
        q0 => rxmat_M_real_31_q0);

    rxmat_M_real_32_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_32_address0,
        ce0 => rxmat_M_real_32_ce0,
        we0 => rxmat_M_real_32_we0,
        d0 => rxmat_M_real_32_d0,
        q0 => rxmat_M_real_32_q0);

    rxmat_M_real_33_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_33_address0,
        ce0 => rxmat_M_real_33_ce0,
        we0 => rxmat_M_real_33_we0,
        d0 => rxmat_M_real_33_d0,
        q0 => rxmat_M_real_33_q0);

    rxmat_M_real_34_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_34_address0,
        ce0 => rxmat_M_real_34_ce0,
        we0 => rxmat_M_real_34_we0,
        d0 => rxmat_M_real_34_d0,
        q0 => rxmat_M_real_34_q0);

    rxmat_M_real_35_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_35_address0,
        ce0 => rxmat_M_real_35_ce0,
        we0 => rxmat_M_real_35_we0,
        d0 => rxmat_M_real_35_d0,
        q0 => rxmat_M_real_35_q0);

    rxmat_M_real_36_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_36_address0,
        ce0 => rxmat_M_real_36_ce0,
        we0 => rxmat_M_real_36_we0,
        d0 => rxmat_M_real_36_d0,
        q0 => rxmat_M_real_36_q0);

    rxmat_M_real_37_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_37_address0,
        ce0 => rxmat_M_real_37_ce0,
        we0 => rxmat_M_real_37_we0,
        d0 => rxmat_M_real_37_d0,
        q0 => rxmat_M_real_37_q0);

    rxmat_M_real_38_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_38_address0,
        ce0 => rxmat_M_real_38_ce0,
        we0 => rxmat_M_real_38_we0,
        d0 => rxmat_M_real_38_d0,
        q0 => rxmat_M_real_38_q0);

    rxmat_M_real_39_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_39_address0,
        ce0 => rxmat_M_real_39_ce0,
        we0 => rxmat_M_real_39_we0,
        d0 => rxmat_M_real_39_d0,
        q0 => rxmat_M_real_39_q0);

    rxmat_M_real_40_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_40_address0,
        ce0 => rxmat_M_real_40_ce0,
        we0 => rxmat_M_real_40_we0,
        d0 => rxmat_M_real_40_d0,
        q0 => rxmat_M_real_40_q0);

    rxmat_M_real_41_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_41_address0,
        ce0 => rxmat_M_real_41_ce0,
        we0 => rxmat_M_real_41_we0,
        d0 => rxmat_M_real_41_d0,
        q0 => rxmat_M_real_41_q0);

    rxmat_M_real_42_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_42_address0,
        ce0 => rxmat_M_real_42_ce0,
        we0 => rxmat_M_real_42_we0,
        d0 => rxmat_M_real_42_d0,
        q0 => rxmat_M_real_42_q0);

    rxmat_M_real_43_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_43_address0,
        ce0 => rxmat_M_real_43_ce0,
        we0 => rxmat_M_real_43_we0,
        d0 => rxmat_M_real_43_d0,
        q0 => rxmat_M_real_43_q0);

    rxmat_M_real_44_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_44_address0,
        ce0 => rxmat_M_real_44_ce0,
        we0 => rxmat_M_real_44_we0,
        d0 => rxmat_M_real_44_d0,
        q0 => rxmat_M_real_44_q0);

    rxmat_M_real_45_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_45_address0,
        ce0 => rxmat_M_real_45_ce0,
        we0 => rxmat_M_real_45_we0,
        d0 => rxmat_M_real_45_d0,
        q0 => rxmat_M_real_45_q0);

    rxmat_M_real_46_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_46_address0,
        ce0 => rxmat_M_real_46_ce0,
        we0 => rxmat_M_real_46_we0,
        d0 => rxmat_M_real_46_d0,
        q0 => rxmat_M_real_46_q0);

    rxmat_M_real_47_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_47_address0,
        ce0 => rxmat_M_real_47_ce0,
        we0 => rxmat_M_real_47_we0,
        d0 => rxmat_M_real_47_d0,
        q0 => rxmat_M_real_47_q0);

    rxmat_M_real_48_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_48_address0,
        ce0 => rxmat_M_real_48_ce0,
        we0 => rxmat_M_real_48_we0,
        d0 => rxmat_M_real_48_d0,
        q0 => rxmat_M_real_48_q0);

    rxmat_M_real_49_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_49_address0,
        ce0 => rxmat_M_real_49_ce0,
        we0 => rxmat_M_real_49_we0,
        d0 => rxmat_M_real_49_d0,
        q0 => rxmat_M_real_49_q0);

    rxmat_M_real_50_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_50_address0,
        ce0 => rxmat_M_real_50_ce0,
        we0 => rxmat_M_real_50_we0,
        d0 => rxmat_M_real_50_d0,
        q0 => rxmat_M_real_50_q0);

    rxmat_M_real_51_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_51_address0,
        ce0 => rxmat_M_real_51_ce0,
        we0 => rxmat_M_real_51_we0,
        d0 => rxmat_M_real_51_d0,
        q0 => rxmat_M_real_51_q0);

    rxmat_M_real_52_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_52_address0,
        ce0 => rxmat_M_real_52_ce0,
        we0 => rxmat_M_real_52_we0,
        d0 => rxmat_M_real_52_d0,
        q0 => rxmat_M_real_52_q0);

    rxmat_M_real_53_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_53_address0,
        ce0 => rxmat_M_real_53_ce0,
        we0 => rxmat_M_real_53_we0,
        d0 => rxmat_M_real_53_d0,
        q0 => rxmat_M_real_53_q0);

    rxmat_M_real_54_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_54_address0,
        ce0 => rxmat_M_real_54_ce0,
        we0 => rxmat_M_real_54_we0,
        d0 => rxmat_M_real_54_d0,
        q0 => rxmat_M_real_54_q0);

    rxmat_M_real_55_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_55_address0,
        ce0 => rxmat_M_real_55_ce0,
        we0 => rxmat_M_real_55_we0,
        d0 => rxmat_M_real_55_d0,
        q0 => rxmat_M_real_55_q0);

    rxmat_M_real_56_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_56_address0,
        ce0 => rxmat_M_real_56_ce0,
        we0 => rxmat_M_real_56_we0,
        d0 => rxmat_M_real_56_d0,
        q0 => rxmat_M_real_56_q0);

    rxmat_M_real_57_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_57_address0,
        ce0 => rxmat_M_real_57_ce0,
        we0 => rxmat_M_real_57_we0,
        d0 => rxmat_M_real_57_d0,
        q0 => rxmat_M_real_57_q0);

    rxmat_M_real_58_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_58_address0,
        ce0 => rxmat_M_real_58_ce0,
        we0 => rxmat_M_real_58_we0,
        d0 => rxmat_M_real_58_d0,
        q0 => rxmat_M_real_58_q0);

    rxmat_M_real_59_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_59_address0,
        ce0 => rxmat_M_real_59_ce0,
        we0 => rxmat_M_real_59_we0,
        d0 => rxmat_M_real_59_d0,
        q0 => rxmat_M_real_59_q0);

    rxmat_M_real_60_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_60_address0,
        ce0 => rxmat_M_real_60_ce0,
        we0 => rxmat_M_real_60_we0,
        d0 => rxmat_M_real_60_d0,
        q0 => rxmat_M_real_60_q0);

    rxmat_M_real_61_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_61_address0,
        ce0 => rxmat_M_real_61_ce0,
        we0 => rxmat_M_real_61_we0,
        d0 => rxmat_M_real_61_d0,
        q0 => rxmat_M_real_61_q0);

    rxmat_M_real_62_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_62_address0,
        ce0 => rxmat_M_real_62_ce0,
        we0 => rxmat_M_real_62_we0,
        d0 => rxmat_M_real_62_d0,
        q0 => rxmat_M_real_62_q0);

    rxmat_M_real_63_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_63_address0,
        ce0 => rxmat_M_real_63_ce0,
        we0 => rxmat_M_real_63_we0,
        d0 => rxmat_M_real_63_d0,
        q0 => rxmat_M_real_63_q0);

    rxmat_M_imag_0_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_0_address0,
        ce0 => rxmat_M_imag_0_ce0,
        we0 => rxmat_M_imag_0_we0,
        d0 => rxmat_M_imag_0_d0,
        q0 => rxmat_M_imag_0_q0);

    rxmat_M_imag_1_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_1_address0,
        ce0 => rxmat_M_imag_1_ce0,
        we0 => rxmat_M_imag_1_we0,
        d0 => rxmat_M_imag_1_d0,
        q0 => rxmat_M_imag_1_q0);

    rxmat_M_imag_2_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_2_address0,
        ce0 => rxmat_M_imag_2_ce0,
        we0 => rxmat_M_imag_2_we0,
        d0 => rxmat_M_imag_2_d0,
        q0 => rxmat_M_imag_2_q0);

    rxmat_M_imag_3_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_3_address0,
        ce0 => rxmat_M_imag_3_ce0,
        we0 => rxmat_M_imag_3_we0,
        d0 => rxmat_M_imag_3_d0,
        q0 => rxmat_M_imag_3_q0);

    rxmat_M_imag_4_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_4_address0,
        ce0 => rxmat_M_imag_4_ce0,
        we0 => rxmat_M_imag_4_we0,
        d0 => rxmat_M_imag_4_d0,
        q0 => rxmat_M_imag_4_q0);

    rxmat_M_imag_5_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_5_address0,
        ce0 => rxmat_M_imag_5_ce0,
        we0 => rxmat_M_imag_5_we0,
        d0 => rxmat_M_imag_5_d0,
        q0 => rxmat_M_imag_5_q0);

    rxmat_M_imag_6_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_6_address0,
        ce0 => rxmat_M_imag_6_ce0,
        we0 => rxmat_M_imag_6_we0,
        d0 => rxmat_M_imag_6_d0,
        q0 => rxmat_M_imag_6_q0);

    rxmat_M_imag_7_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_7_address0,
        ce0 => rxmat_M_imag_7_ce0,
        we0 => rxmat_M_imag_7_we0,
        d0 => rxmat_M_imag_7_d0,
        q0 => rxmat_M_imag_7_q0);

    rxmat_M_imag_8_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_8_address0,
        ce0 => rxmat_M_imag_8_ce0,
        we0 => rxmat_M_imag_8_we0,
        d0 => rxmat_M_imag_8_d0,
        q0 => rxmat_M_imag_8_q0);

    rxmat_M_imag_9_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_9_address0,
        ce0 => rxmat_M_imag_9_ce0,
        we0 => rxmat_M_imag_9_we0,
        d0 => rxmat_M_imag_9_d0,
        q0 => rxmat_M_imag_9_q0);

    rxmat_M_imag_10_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_10_address0,
        ce0 => rxmat_M_imag_10_ce0,
        we0 => rxmat_M_imag_10_we0,
        d0 => rxmat_M_imag_10_d0,
        q0 => rxmat_M_imag_10_q0);

    rxmat_M_imag_11_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_11_address0,
        ce0 => rxmat_M_imag_11_ce0,
        we0 => rxmat_M_imag_11_we0,
        d0 => rxmat_M_imag_11_d0,
        q0 => rxmat_M_imag_11_q0);

    rxmat_M_imag_12_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_12_address0,
        ce0 => rxmat_M_imag_12_ce0,
        we0 => rxmat_M_imag_12_we0,
        d0 => rxmat_M_imag_12_d0,
        q0 => rxmat_M_imag_12_q0);

    rxmat_M_imag_13_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_13_address0,
        ce0 => rxmat_M_imag_13_ce0,
        we0 => rxmat_M_imag_13_we0,
        d0 => rxmat_M_imag_13_d0,
        q0 => rxmat_M_imag_13_q0);

    rxmat_M_imag_14_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_14_address0,
        ce0 => rxmat_M_imag_14_ce0,
        we0 => rxmat_M_imag_14_we0,
        d0 => rxmat_M_imag_14_d0,
        q0 => rxmat_M_imag_14_q0);

    rxmat_M_imag_15_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_15_address0,
        ce0 => rxmat_M_imag_15_ce0,
        we0 => rxmat_M_imag_15_we0,
        d0 => rxmat_M_imag_15_d0,
        q0 => rxmat_M_imag_15_q0);

    rxmat_M_imag_16_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_16_address0,
        ce0 => rxmat_M_imag_16_ce0,
        we0 => rxmat_M_imag_16_we0,
        d0 => rxmat_M_imag_16_d0,
        q0 => rxmat_M_imag_16_q0);

    rxmat_M_imag_17_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_17_address0,
        ce0 => rxmat_M_imag_17_ce0,
        we0 => rxmat_M_imag_17_we0,
        d0 => rxmat_M_imag_17_d0,
        q0 => rxmat_M_imag_17_q0);

    rxmat_M_imag_18_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_18_address0,
        ce0 => rxmat_M_imag_18_ce0,
        we0 => rxmat_M_imag_18_we0,
        d0 => rxmat_M_imag_18_d0,
        q0 => rxmat_M_imag_18_q0);

    rxmat_M_imag_19_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_19_address0,
        ce0 => rxmat_M_imag_19_ce0,
        we0 => rxmat_M_imag_19_we0,
        d0 => rxmat_M_imag_19_d0,
        q0 => rxmat_M_imag_19_q0);

    rxmat_M_imag_20_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_20_address0,
        ce0 => rxmat_M_imag_20_ce0,
        we0 => rxmat_M_imag_20_we0,
        d0 => rxmat_M_imag_20_d0,
        q0 => rxmat_M_imag_20_q0);

    rxmat_M_imag_21_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_21_address0,
        ce0 => rxmat_M_imag_21_ce0,
        we0 => rxmat_M_imag_21_we0,
        d0 => rxmat_M_imag_21_d0,
        q0 => rxmat_M_imag_21_q0);

    rxmat_M_imag_22_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_22_address0,
        ce0 => rxmat_M_imag_22_ce0,
        we0 => rxmat_M_imag_22_we0,
        d0 => rxmat_M_imag_22_d0,
        q0 => rxmat_M_imag_22_q0);

    rxmat_M_imag_23_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_23_address0,
        ce0 => rxmat_M_imag_23_ce0,
        we0 => rxmat_M_imag_23_we0,
        d0 => rxmat_M_imag_23_d0,
        q0 => rxmat_M_imag_23_q0);

    rxmat_M_imag_24_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_24_address0,
        ce0 => rxmat_M_imag_24_ce0,
        we0 => rxmat_M_imag_24_we0,
        d0 => rxmat_M_imag_24_d0,
        q0 => rxmat_M_imag_24_q0);

    rxmat_M_imag_25_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_25_address0,
        ce0 => rxmat_M_imag_25_ce0,
        we0 => rxmat_M_imag_25_we0,
        d0 => rxmat_M_imag_25_d0,
        q0 => rxmat_M_imag_25_q0);

    rxmat_M_imag_26_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_26_address0,
        ce0 => rxmat_M_imag_26_ce0,
        we0 => rxmat_M_imag_26_we0,
        d0 => rxmat_M_imag_26_d0,
        q0 => rxmat_M_imag_26_q0);

    rxmat_M_imag_27_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_27_address0,
        ce0 => rxmat_M_imag_27_ce0,
        we0 => rxmat_M_imag_27_we0,
        d0 => rxmat_M_imag_27_d0,
        q0 => rxmat_M_imag_27_q0);

    rxmat_M_imag_28_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_28_address0,
        ce0 => rxmat_M_imag_28_ce0,
        we0 => rxmat_M_imag_28_we0,
        d0 => rxmat_M_imag_28_d0,
        q0 => rxmat_M_imag_28_q0);

    rxmat_M_imag_29_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_29_address0,
        ce0 => rxmat_M_imag_29_ce0,
        we0 => rxmat_M_imag_29_we0,
        d0 => rxmat_M_imag_29_d0,
        q0 => rxmat_M_imag_29_q0);

    rxmat_M_imag_30_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_30_address0,
        ce0 => rxmat_M_imag_30_ce0,
        we0 => rxmat_M_imag_30_we0,
        d0 => rxmat_M_imag_30_d0,
        q0 => rxmat_M_imag_30_q0);

    rxmat_M_imag_31_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_31_address0,
        ce0 => rxmat_M_imag_31_ce0,
        we0 => rxmat_M_imag_31_we0,
        d0 => rxmat_M_imag_31_d0,
        q0 => rxmat_M_imag_31_q0);

    rxmat_M_imag_32_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_32_address0,
        ce0 => rxmat_M_imag_32_ce0,
        we0 => rxmat_M_imag_32_we0,
        d0 => rxmat_M_imag_32_d0,
        q0 => rxmat_M_imag_32_q0);

    rxmat_M_imag_33_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_33_address0,
        ce0 => rxmat_M_imag_33_ce0,
        we0 => rxmat_M_imag_33_we0,
        d0 => rxmat_M_imag_33_d0,
        q0 => rxmat_M_imag_33_q0);

    rxmat_M_imag_34_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_34_address0,
        ce0 => rxmat_M_imag_34_ce0,
        we0 => rxmat_M_imag_34_we0,
        d0 => rxmat_M_imag_34_d0,
        q0 => rxmat_M_imag_34_q0);

    rxmat_M_imag_35_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_35_address0,
        ce0 => rxmat_M_imag_35_ce0,
        we0 => rxmat_M_imag_35_we0,
        d0 => rxmat_M_imag_35_d0,
        q0 => rxmat_M_imag_35_q0);

    rxmat_M_imag_36_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_36_address0,
        ce0 => rxmat_M_imag_36_ce0,
        we0 => rxmat_M_imag_36_we0,
        d0 => rxmat_M_imag_36_d0,
        q0 => rxmat_M_imag_36_q0);

    rxmat_M_imag_37_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_37_address0,
        ce0 => rxmat_M_imag_37_ce0,
        we0 => rxmat_M_imag_37_we0,
        d0 => rxmat_M_imag_37_d0,
        q0 => rxmat_M_imag_37_q0);

    rxmat_M_imag_38_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_38_address0,
        ce0 => rxmat_M_imag_38_ce0,
        we0 => rxmat_M_imag_38_we0,
        d0 => rxmat_M_imag_38_d0,
        q0 => rxmat_M_imag_38_q0);

    rxmat_M_imag_39_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_39_address0,
        ce0 => rxmat_M_imag_39_ce0,
        we0 => rxmat_M_imag_39_we0,
        d0 => rxmat_M_imag_39_d0,
        q0 => rxmat_M_imag_39_q0);

    rxmat_M_imag_40_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_40_address0,
        ce0 => rxmat_M_imag_40_ce0,
        we0 => rxmat_M_imag_40_we0,
        d0 => rxmat_M_imag_40_d0,
        q0 => rxmat_M_imag_40_q0);

    rxmat_M_imag_41_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_41_address0,
        ce0 => rxmat_M_imag_41_ce0,
        we0 => rxmat_M_imag_41_we0,
        d0 => rxmat_M_imag_41_d0,
        q0 => rxmat_M_imag_41_q0);

    rxmat_M_imag_42_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_42_address0,
        ce0 => rxmat_M_imag_42_ce0,
        we0 => rxmat_M_imag_42_we0,
        d0 => rxmat_M_imag_42_d0,
        q0 => rxmat_M_imag_42_q0);

    rxmat_M_imag_43_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_43_address0,
        ce0 => rxmat_M_imag_43_ce0,
        we0 => rxmat_M_imag_43_we0,
        d0 => rxmat_M_imag_43_d0,
        q0 => rxmat_M_imag_43_q0);

    rxmat_M_imag_44_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_44_address0,
        ce0 => rxmat_M_imag_44_ce0,
        we0 => rxmat_M_imag_44_we0,
        d0 => rxmat_M_imag_44_d0,
        q0 => rxmat_M_imag_44_q0);

    rxmat_M_imag_45_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_45_address0,
        ce0 => rxmat_M_imag_45_ce0,
        we0 => rxmat_M_imag_45_we0,
        d0 => rxmat_M_imag_45_d0,
        q0 => rxmat_M_imag_45_q0);

    rxmat_M_imag_46_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_46_address0,
        ce0 => rxmat_M_imag_46_ce0,
        we0 => rxmat_M_imag_46_we0,
        d0 => rxmat_M_imag_46_d0,
        q0 => rxmat_M_imag_46_q0);

    rxmat_M_imag_47_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_47_address0,
        ce0 => rxmat_M_imag_47_ce0,
        we0 => rxmat_M_imag_47_we0,
        d0 => rxmat_M_imag_47_d0,
        q0 => rxmat_M_imag_47_q0);

    rxmat_M_imag_48_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_48_address0,
        ce0 => rxmat_M_imag_48_ce0,
        we0 => rxmat_M_imag_48_we0,
        d0 => rxmat_M_imag_48_d0,
        q0 => rxmat_M_imag_48_q0);

    rxmat_M_imag_49_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_49_address0,
        ce0 => rxmat_M_imag_49_ce0,
        we0 => rxmat_M_imag_49_we0,
        d0 => rxmat_M_imag_49_d0,
        q0 => rxmat_M_imag_49_q0);

    rxmat_M_imag_50_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_50_address0,
        ce0 => rxmat_M_imag_50_ce0,
        we0 => rxmat_M_imag_50_we0,
        d0 => rxmat_M_imag_50_d0,
        q0 => rxmat_M_imag_50_q0);

    rxmat_M_imag_51_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_51_address0,
        ce0 => rxmat_M_imag_51_ce0,
        we0 => rxmat_M_imag_51_we0,
        d0 => rxmat_M_imag_51_d0,
        q0 => rxmat_M_imag_51_q0);

    rxmat_M_imag_52_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_52_address0,
        ce0 => rxmat_M_imag_52_ce0,
        we0 => rxmat_M_imag_52_we0,
        d0 => rxmat_M_imag_52_d0,
        q0 => rxmat_M_imag_52_q0);

    rxmat_M_imag_53_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_53_address0,
        ce0 => rxmat_M_imag_53_ce0,
        we0 => rxmat_M_imag_53_we0,
        d0 => rxmat_M_imag_53_d0,
        q0 => rxmat_M_imag_53_q0);

    rxmat_M_imag_54_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_54_address0,
        ce0 => rxmat_M_imag_54_ce0,
        we0 => rxmat_M_imag_54_we0,
        d0 => rxmat_M_imag_54_d0,
        q0 => rxmat_M_imag_54_q0);

    rxmat_M_imag_55_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_55_address0,
        ce0 => rxmat_M_imag_55_ce0,
        we0 => rxmat_M_imag_55_we0,
        d0 => rxmat_M_imag_55_d0,
        q0 => rxmat_M_imag_55_q0);

    rxmat_M_imag_56_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_56_address0,
        ce0 => rxmat_M_imag_56_ce0,
        we0 => rxmat_M_imag_56_we0,
        d0 => rxmat_M_imag_56_d0,
        q0 => rxmat_M_imag_56_q0);

    rxmat_M_imag_57_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_57_address0,
        ce0 => rxmat_M_imag_57_ce0,
        we0 => rxmat_M_imag_57_we0,
        d0 => rxmat_M_imag_57_d0,
        q0 => rxmat_M_imag_57_q0);

    rxmat_M_imag_58_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_58_address0,
        ce0 => rxmat_M_imag_58_ce0,
        we0 => rxmat_M_imag_58_we0,
        d0 => rxmat_M_imag_58_d0,
        q0 => rxmat_M_imag_58_q0);

    rxmat_M_imag_59_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_59_address0,
        ce0 => rxmat_M_imag_59_ce0,
        we0 => rxmat_M_imag_59_we0,
        d0 => rxmat_M_imag_59_d0,
        q0 => rxmat_M_imag_59_q0);

    rxmat_M_imag_60_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_60_address0,
        ce0 => rxmat_M_imag_60_ce0,
        we0 => rxmat_M_imag_60_we0,
        d0 => rxmat_M_imag_60_d0,
        q0 => rxmat_M_imag_60_q0);

    rxmat_M_imag_61_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_61_address0,
        ce0 => rxmat_M_imag_61_ce0,
        we0 => rxmat_M_imag_61_we0,
        d0 => rxmat_M_imag_61_d0,
        q0 => rxmat_M_imag_61_q0);

    rxmat_M_imag_62_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_62_address0,
        ce0 => rxmat_M_imag_62_ce0,
        we0 => rxmat_M_imag_62_we0,
        d0 => rxmat_M_imag_62_d0,
        q0 => rxmat_M_imag_62_q0);

    rxmat_M_imag_63_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_63_address0,
        ce0 => rxmat_M_imag_63_ce0,
        we0 => rxmat_M_imag_63_we0,
        d0 => rxmat_M_imag_63_d0,
        q0 => rxmat_M_imag_63_q0);

    xmat_M_real_0_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_0_address0,
        ce0 => xmat_M_real_0_ce0,
        we0 => xmat_M_real_0_we0,
        d0 => xmat_M_real_0_d0,
        q0 => xmat_M_real_0_q0);

    xmat_M_real_1_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_1_address0,
        ce0 => xmat_M_real_1_ce0,
        we0 => xmat_M_real_1_we0,
        d0 => xmat_M_real_1_d0,
        q0 => xmat_M_real_1_q0);

    xmat_M_real_2_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_2_address0,
        ce0 => xmat_M_real_2_ce0,
        we0 => xmat_M_real_2_we0,
        d0 => xmat_M_real_2_d0,
        q0 => xmat_M_real_2_q0);

    xmat_M_real_3_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_3_address0,
        ce0 => xmat_M_real_3_ce0,
        we0 => xmat_M_real_3_we0,
        d0 => xmat_M_real_3_d0,
        q0 => xmat_M_real_3_q0);

    xmat_M_real_4_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_4_address0,
        ce0 => xmat_M_real_4_ce0,
        we0 => xmat_M_real_4_we0,
        d0 => xmat_M_real_4_d0,
        q0 => xmat_M_real_4_q0);

    xmat_M_real_5_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_5_address0,
        ce0 => xmat_M_real_5_ce0,
        we0 => xmat_M_real_5_we0,
        d0 => xmat_M_real_5_d0,
        q0 => xmat_M_real_5_q0);

    xmat_M_real_6_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_6_address0,
        ce0 => xmat_M_real_6_ce0,
        we0 => xmat_M_real_6_we0,
        d0 => xmat_M_real_6_d0,
        q0 => xmat_M_real_6_q0);

    xmat_M_real_7_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_7_address0,
        ce0 => xmat_M_real_7_ce0,
        we0 => xmat_M_real_7_we0,
        d0 => xmat_M_real_7_d0,
        q0 => xmat_M_real_7_q0);

    xmat_M_real_8_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_8_address0,
        ce0 => xmat_M_real_8_ce0,
        we0 => xmat_M_real_8_we0,
        d0 => xmat_M_real_8_d0,
        q0 => xmat_M_real_8_q0);

    xmat_M_real_9_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_9_address0,
        ce0 => xmat_M_real_9_ce0,
        we0 => xmat_M_real_9_we0,
        d0 => xmat_M_real_9_d0,
        q0 => xmat_M_real_9_q0);

    xmat_M_real_10_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_10_address0,
        ce0 => xmat_M_real_10_ce0,
        we0 => xmat_M_real_10_we0,
        d0 => xmat_M_real_10_d0,
        q0 => xmat_M_real_10_q0);

    xmat_M_real_11_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_11_address0,
        ce0 => xmat_M_real_11_ce0,
        we0 => xmat_M_real_11_we0,
        d0 => xmat_M_real_11_d0,
        q0 => xmat_M_real_11_q0);

    xmat_M_real_12_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_12_address0,
        ce0 => xmat_M_real_12_ce0,
        we0 => xmat_M_real_12_we0,
        d0 => xmat_M_real_12_d0,
        q0 => xmat_M_real_12_q0);

    xmat_M_real_13_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_13_address0,
        ce0 => xmat_M_real_13_ce0,
        we0 => xmat_M_real_13_we0,
        d0 => xmat_M_real_13_d0,
        q0 => xmat_M_real_13_q0);

    xmat_M_real_14_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_14_address0,
        ce0 => xmat_M_real_14_ce0,
        we0 => xmat_M_real_14_we0,
        d0 => xmat_M_real_14_d0,
        q0 => xmat_M_real_14_q0);

    xmat_M_real_15_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_15_address0,
        ce0 => xmat_M_real_15_ce0,
        we0 => xmat_M_real_15_we0,
        d0 => xmat_M_real_15_d0,
        q0 => xmat_M_real_15_q0);

    xmat_M_real_16_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_16_address0,
        ce0 => xmat_M_real_16_ce0,
        we0 => xmat_M_real_16_we0,
        d0 => xmat_M_real_16_d0,
        q0 => xmat_M_real_16_q0);

    xmat_M_real_17_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_17_address0,
        ce0 => xmat_M_real_17_ce0,
        we0 => xmat_M_real_17_we0,
        d0 => xmat_M_real_17_d0,
        q0 => xmat_M_real_17_q0);

    xmat_M_real_18_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_18_address0,
        ce0 => xmat_M_real_18_ce0,
        we0 => xmat_M_real_18_we0,
        d0 => xmat_M_real_18_d0,
        q0 => xmat_M_real_18_q0);

    xmat_M_real_19_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_19_address0,
        ce0 => xmat_M_real_19_ce0,
        we0 => xmat_M_real_19_we0,
        d0 => xmat_M_real_19_d0,
        q0 => xmat_M_real_19_q0);

    xmat_M_real_20_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_20_address0,
        ce0 => xmat_M_real_20_ce0,
        we0 => xmat_M_real_20_we0,
        d0 => xmat_M_real_20_d0,
        q0 => xmat_M_real_20_q0);

    xmat_M_real_21_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_21_address0,
        ce0 => xmat_M_real_21_ce0,
        we0 => xmat_M_real_21_we0,
        d0 => xmat_M_real_21_d0,
        q0 => xmat_M_real_21_q0);

    xmat_M_real_22_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_22_address0,
        ce0 => xmat_M_real_22_ce0,
        we0 => xmat_M_real_22_we0,
        d0 => xmat_M_real_22_d0,
        q0 => xmat_M_real_22_q0);

    xmat_M_real_23_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_23_address0,
        ce0 => xmat_M_real_23_ce0,
        we0 => xmat_M_real_23_we0,
        d0 => xmat_M_real_23_d0,
        q0 => xmat_M_real_23_q0);

    xmat_M_real_24_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_24_address0,
        ce0 => xmat_M_real_24_ce0,
        we0 => xmat_M_real_24_we0,
        d0 => xmat_M_real_24_d0,
        q0 => xmat_M_real_24_q0);

    xmat_M_real_25_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_25_address0,
        ce0 => xmat_M_real_25_ce0,
        we0 => xmat_M_real_25_we0,
        d0 => xmat_M_real_25_d0,
        q0 => xmat_M_real_25_q0);

    xmat_M_real_26_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_26_address0,
        ce0 => xmat_M_real_26_ce0,
        we0 => xmat_M_real_26_we0,
        d0 => xmat_M_real_26_d0,
        q0 => xmat_M_real_26_q0);

    xmat_M_real_27_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_27_address0,
        ce0 => xmat_M_real_27_ce0,
        we0 => xmat_M_real_27_we0,
        d0 => xmat_M_real_27_d0,
        q0 => xmat_M_real_27_q0);

    xmat_M_real_28_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_28_address0,
        ce0 => xmat_M_real_28_ce0,
        we0 => xmat_M_real_28_we0,
        d0 => xmat_M_real_28_d0,
        q0 => xmat_M_real_28_q0);

    xmat_M_real_29_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_29_address0,
        ce0 => xmat_M_real_29_ce0,
        we0 => xmat_M_real_29_we0,
        d0 => xmat_M_real_29_d0,
        q0 => xmat_M_real_29_q0);

    xmat_M_real_30_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_30_address0,
        ce0 => xmat_M_real_30_ce0,
        we0 => xmat_M_real_30_we0,
        d0 => xmat_M_real_30_d0,
        q0 => xmat_M_real_30_q0);

    xmat_M_real_31_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_31_address0,
        ce0 => xmat_M_real_31_ce0,
        we0 => xmat_M_real_31_we0,
        d0 => xmat_M_real_31_d0,
        q0 => xmat_M_real_31_q0);

    xmat_M_real_32_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_32_address0,
        ce0 => xmat_M_real_32_ce0,
        we0 => xmat_M_real_32_we0,
        d0 => xmat_M_real_32_d0,
        q0 => xmat_M_real_32_q0);

    xmat_M_real_33_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_33_address0,
        ce0 => xmat_M_real_33_ce0,
        we0 => xmat_M_real_33_we0,
        d0 => xmat_M_real_33_d0,
        q0 => xmat_M_real_33_q0);

    xmat_M_real_34_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_34_address0,
        ce0 => xmat_M_real_34_ce0,
        we0 => xmat_M_real_34_we0,
        d0 => xmat_M_real_34_d0,
        q0 => xmat_M_real_34_q0);

    xmat_M_real_35_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_35_address0,
        ce0 => xmat_M_real_35_ce0,
        we0 => xmat_M_real_35_we0,
        d0 => xmat_M_real_35_d0,
        q0 => xmat_M_real_35_q0);

    xmat_M_real_36_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_36_address0,
        ce0 => xmat_M_real_36_ce0,
        we0 => xmat_M_real_36_we0,
        d0 => xmat_M_real_36_d0,
        q0 => xmat_M_real_36_q0);

    xmat_M_real_37_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_37_address0,
        ce0 => xmat_M_real_37_ce0,
        we0 => xmat_M_real_37_we0,
        d0 => xmat_M_real_37_d0,
        q0 => xmat_M_real_37_q0);

    xmat_M_real_38_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_38_address0,
        ce0 => xmat_M_real_38_ce0,
        we0 => xmat_M_real_38_we0,
        d0 => xmat_M_real_38_d0,
        q0 => xmat_M_real_38_q0);

    xmat_M_real_39_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_39_address0,
        ce0 => xmat_M_real_39_ce0,
        we0 => xmat_M_real_39_we0,
        d0 => xmat_M_real_39_d0,
        q0 => xmat_M_real_39_q0);

    xmat_M_real_40_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_40_address0,
        ce0 => xmat_M_real_40_ce0,
        we0 => xmat_M_real_40_we0,
        d0 => xmat_M_real_40_d0,
        q0 => xmat_M_real_40_q0);

    xmat_M_real_41_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_41_address0,
        ce0 => xmat_M_real_41_ce0,
        we0 => xmat_M_real_41_we0,
        d0 => xmat_M_real_41_d0,
        q0 => xmat_M_real_41_q0);

    xmat_M_real_42_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_42_address0,
        ce0 => xmat_M_real_42_ce0,
        we0 => xmat_M_real_42_we0,
        d0 => xmat_M_real_42_d0,
        q0 => xmat_M_real_42_q0);

    xmat_M_real_43_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_43_address0,
        ce0 => xmat_M_real_43_ce0,
        we0 => xmat_M_real_43_we0,
        d0 => xmat_M_real_43_d0,
        q0 => xmat_M_real_43_q0);

    xmat_M_real_44_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_44_address0,
        ce0 => xmat_M_real_44_ce0,
        we0 => xmat_M_real_44_we0,
        d0 => xmat_M_real_44_d0,
        q0 => xmat_M_real_44_q0);

    xmat_M_real_45_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_45_address0,
        ce0 => xmat_M_real_45_ce0,
        we0 => xmat_M_real_45_we0,
        d0 => xmat_M_real_45_d0,
        q0 => xmat_M_real_45_q0);

    xmat_M_real_46_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_46_address0,
        ce0 => xmat_M_real_46_ce0,
        we0 => xmat_M_real_46_we0,
        d0 => xmat_M_real_46_d0,
        q0 => xmat_M_real_46_q0);

    xmat_M_real_47_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_47_address0,
        ce0 => xmat_M_real_47_ce0,
        we0 => xmat_M_real_47_we0,
        d0 => xmat_M_real_47_d0,
        q0 => xmat_M_real_47_q0);

    xmat_M_real_48_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_48_address0,
        ce0 => xmat_M_real_48_ce0,
        we0 => xmat_M_real_48_we0,
        d0 => xmat_M_real_48_d0,
        q0 => xmat_M_real_48_q0);

    xmat_M_real_49_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_49_address0,
        ce0 => xmat_M_real_49_ce0,
        we0 => xmat_M_real_49_we0,
        d0 => xmat_M_real_49_d0,
        q0 => xmat_M_real_49_q0);

    xmat_M_real_50_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_50_address0,
        ce0 => xmat_M_real_50_ce0,
        we0 => xmat_M_real_50_we0,
        d0 => xmat_M_real_50_d0,
        q0 => xmat_M_real_50_q0);

    xmat_M_real_51_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_51_address0,
        ce0 => xmat_M_real_51_ce0,
        we0 => xmat_M_real_51_we0,
        d0 => xmat_M_real_51_d0,
        q0 => xmat_M_real_51_q0);

    xmat_M_real_52_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_52_address0,
        ce0 => xmat_M_real_52_ce0,
        we0 => xmat_M_real_52_we0,
        d0 => xmat_M_real_52_d0,
        q0 => xmat_M_real_52_q0);

    xmat_M_real_53_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_53_address0,
        ce0 => xmat_M_real_53_ce0,
        we0 => xmat_M_real_53_we0,
        d0 => xmat_M_real_53_d0,
        q0 => xmat_M_real_53_q0);

    xmat_M_real_54_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_54_address0,
        ce0 => xmat_M_real_54_ce0,
        we0 => xmat_M_real_54_we0,
        d0 => xmat_M_real_54_d0,
        q0 => xmat_M_real_54_q0);

    xmat_M_real_55_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_55_address0,
        ce0 => xmat_M_real_55_ce0,
        we0 => xmat_M_real_55_we0,
        d0 => xmat_M_real_55_d0,
        q0 => xmat_M_real_55_q0);

    xmat_M_real_56_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_56_address0,
        ce0 => xmat_M_real_56_ce0,
        we0 => xmat_M_real_56_we0,
        d0 => xmat_M_real_56_d0,
        q0 => xmat_M_real_56_q0);

    xmat_M_real_57_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_57_address0,
        ce0 => xmat_M_real_57_ce0,
        we0 => xmat_M_real_57_we0,
        d0 => xmat_M_real_57_d0,
        q0 => xmat_M_real_57_q0);

    xmat_M_real_58_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_58_address0,
        ce0 => xmat_M_real_58_ce0,
        we0 => xmat_M_real_58_we0,
        d0 => xmat_M_real_58_d0,
        q0 => xmat_M_real_58_q0);

    xmat_M_real_59_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_59_address0,
        ce0 => xmat_M_real_59_ce0,
        we0 => xmat_M_real_59_we0,
        d0 => xmat_M_real_59_d0,
        q0 => xmat_M_real_59_q0);

    xmat_M_real_60_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_60_address0,
        ce0 => xmat_M_real_60_ce0,
        we0 => xmat_M_real_60_we0,
        d0 => xmat_M_real_60_d0,
        q0 => xmat_M_real_60_q0);

    xmat_M_real_61_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_61_address0,
        ce0 => xmat_M_real_61_ce0,
        we0 => xmat_M_real_61_we0,
        d0 => xmat_M_real_61_d0,
        q0 => xmat_M_real_61_q0);

    xmat_M_real_62_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_62_address0,
        ce0 => xmat_M_real_62_ce0,
        we0 => xmat_M_real_62_we0,
        d0 => xmat_M_real_62_d0,
        q0 => xmat_M_real_62_q0);

    xmat_M_real_63_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_63_address0,
        ce0 => xmat_M_real_63_ce0,
        we0 => xmat_M_real_63_we0,
        d0 => xmat_M_real_63_d0,
        q0 => xmat_M_real_63_q0);

    xmat_M_imag_0_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_0_address0,
        ce0 => xmat_M_imag_0_ce0,
        we0 => xmat_M_imag_0_we0,
        d0 => xmat_M_imag_0_d0,
        q0 => xmat_M_imag_0_q0);

    xmat_M_imag_1_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_1_address0,
        ce0 => xmat_M_imag_1_ce0,
        we0 => xmat_M_imag_1_we0,
        d0 => xmat_M_imag_1_d0,
        q0 => xmat_M_imag_1_q0);

    xmat_M_imag_2_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_2_address0,
        ce0 => xmat_M_imag_2_ce0,
        we0 => xmat_M_imag_2_we0,
        d0 => xmat_M_imag_2_d0,
        q0 => xmat_M_imag_2_q0);

    xmat_M_imag_3_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_3_address0,
        ce0 => xmat_M_imag_3_ce0,
        we0 => xmat_M_imag_3_we0,
        d0 => xmat_M_imag_3_d0,
        q0 => xmat_M_imag_3_q0);

    xmat_M_imag_4_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_4_address0,
        ce0 => xmat_M_imag_4_ce0,
        we0 => xmat_M_imag_4_we0,
        d0 => xmat_M_imag_4_d0,
        q0 => xmat_M_imag_4_q0);

    xmat_M_imag_5_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_5_address0,
        ce0 => xmat_M_imag_5_ce0,
        we0 => xmat_M_imag_5_we0,
        d0 => xmat_M_imag_5_d0,
        q0 => xmat_M_imag_5_q0);

    xmat_M_imag_6_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_6_address0,
        ce0 => xmat_M_imag_6_ce0,
        we0 => xmat_M_imag_6_we0,
        d0 => xmat_M_imag_6_d0,
        q0 => xmat_M_imag_6_q0);

    xmat_M_imag_7_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_7_address0,
        ce0 => xmat_M_imag_7_ce0,
        we0 => xmat_M_imag_7_we0,
        d0 => xmat_M_imag_7_d0,
        q0 => xmat_M_imag_7_q0);

    xmat_M_imag_8_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_8_address0,
        ce0 => xmat_M_imag_8_ce0,
        we0 => xmat_M_imag_8_we0,
        d0 => xmat_M_imag_8_d0,
        q0 => xmat_M_imag_8_q0);

    xmat_M_imag_9_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_9_address0,
        ce0 => xmat_M_imag_9_ce0,
        we0 => xmat_M_imag_9_we0,
        d0 => xmat_M_imag_9_d0,
        q0 => xmat_M_imag_9_q0);

    xmat_M_imag_10_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_10_address0,
        ce0 => xmat_M_imag_10_ce0,
        we0 => xmat_M_imag_10_we0,
        d0 => xmat_M_imag_10_d0,
        q0 => xmat_M_imag_10_q0);

    xmat_M_imag_11_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_11_address0,
        ce0 => xmat_M_imag_11_ce0,
        we0 => xmat_M_imag_11_we0,
        d0 => xmat_M_imag_11_d0,
        q0 => xmat_M_imag_11_q0);

    xmat_M_imag_12_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_12_address0,
        ce0 => xmat_M_imag_12_ce0,
        we0 => xmat_M_imag_12_we0,
        d0 => xmat_M_imag_12_d0,
        q0 => xmat_M_imag_12_q0);

    xmat_M_imag_13_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_13_address0,
        ce0 => xmat_M_imag_13_ce0,
        we0 => xmat_M_imag_13_we0,
        d0 => xmat_M_imag_13_d0,
        q0 => xmat_M_imag_13_q0);

    xmat_M_imag_14_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_14_address0,
        ce0 => xmat_M_imag_14_ce0,
        we0 => xmat_M_imag_14_we0,
        d0 => xmat_M_imag_14_d0,
        q0 => xmat_M_imag_14_q0);

    xmat_M_imag_15_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_15_address0,
        ce0 => xmat_M_imag_15_ce0,
        we0 => xmat_M_imag_15_we0,
        d0 => xmat_M_imag_15_d0,
        q0 => xmat_M_imag_15_q0);

    xmat_M_imag_16_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_16_address0,
        ce0 => xmat_M_imag_16_ce0,
        we0 => xmat_M_imag_16_we0,
        d0 => xmat_M_imag_16_d0,
        q0 => xmat_M_imag_16_q0);

    xmat_M_imag_17_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_17_address0,
        ce0 => xmat_M_imag_17_ce0,
        we0 => xmat_M_imag_17_we0,
        d0 => xmat_M_imag_17_d0,
        q0 => xmat_M_imag_17_q0);

    xmat_M_imag_18_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_18_address0,
        ce0 => xmat_M_imag_18_ce0,
        we0 => xmat_M_imag_18_we0,
        d0 => xmat_M_imag_18_d0,
        q0 => xmat_M_imag_18_q0);

    xmat_M_imag_19_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_19_address0,
        ce0 => xmat_M_imag_19_ce0,
        we0 => xmat_M_imag_19_we0,
        d0 => xmat_M_imag_19_d0,
        q0 => xmat_M_imag_19_q0);

    xmat_M_imag_20_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_20_address0,
        ce0 => xmat_M_imag_20_ce0,
        we0 => xmat_M_imag_20_we0,
        d0 => xmat_M_imag_20_d0,
        q0 => xmat_M_imag_20_q0);

    xmat_M_imag_21_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_21_address0,
        ce0 => xmat_M_imag_21_ce0,
        we0 => xmat_M_imag_21_we0,
        d0 => xmat_M_imag_21_d0,
        q0 => xmat_M_imag_21_q0);

    xmat_M_imag_22_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_22_address0,
        ce0 => xmat_M_imag_22_ce0,
        we0 => xmat_M_imag_22_we0,
        d0 => xmat_M_imag_22_d0,
        q0 => xmat_M_imag_22_q0);

    xmat_M_imag_23_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_23_address0,
        ce0 => xmat_M_imag_23_ce0,
        we0 => xmat_M_imag_23_we0,
        d0 => xmat_M_imag_23_d0,
        q0 => xmat_M_imag_23_q0);

    xmat_M_imag_24_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_24_address0,
        ce0 => xmat_M_imag_24_ce0,
        we0 => xmat_M_imag_24_we0,
        d0 => xmat_M_imag_24_d0,
        q0 => xmat_M_imag_24_q0);

    xmat_M_imag_25_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_25_address0,
        ce0 => xmat_M_imag_25_ce0,
        we0 => xmat_M_imag_25_we0,
        d0 => xmat_M_imag_25_d0,
        q0 => xmat_M_imag_25_q0);

    xmat_M_imag_26_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_26_address0,
        ce0 => xmat_M_imag_26_ce0,
        we0 => xmat_M_imag_26_we0,
        d0 => xmat_M_imag_26_d0,
        q0 => xmat_M_imag_26_q0);

    xmat_M_imag_27_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_27_address0,
        ce0 => xmat_M_imag_27_ce0,
        we0 => xmat_M_imag_27_we0,
        d0 => xmat_M_imag_27_d0,
        q0 => xmat_M_imag_27_q0);

    xmat_M_imag_28_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_28_address0,
        ce0 => xmat_M_imag_28_ce0,
        we0 => xmat_M_imag_28_we0,
        d0 => xmat_M_imag_28_d0,
        q0 => xmat_M_imag_28_q0);

    xmat_M_imag_29_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_29_address0,
        ce0 => xmat_M_imag_29_ce0,
        we0 => xmat_M_imag_29_we0,
        d0 => xmat_M_imag_29_d0,
        q0 => xmat_M_imag_29_q0);

    xmat_M_imag_30_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_30_address0,
        ce0 => xmat_M_imag_30_ce0,
        we0 => xmat_M_imag_30_we0,
        d0 => xmat_M_imag_30_d0,
        q0 => xmat_M_imag_30_q0);

    xmat_M_imag_31_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_31_address0,
        ce0 => xmat_M_imag_31_ce0,
        we0 => xmat_M_imag_31_we0,
        d0 => xmat_M_imag_31_d0,
        q0 => xmat_M_imag_31_q0);

    xmat_M_imag_32_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_32_address0,
        ce0 => xmat_M_imag_32_ce0,
        we0 => xmat_M_imag_32_we0,
        d0 => xmat_M_imag_32_d0,
        q0 => xmat_M_imag_32_q0);

    xmat_M_imag_33_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_33_address0,
        ce0 => xmat_M_imag_33_ce0,
        we0 => xmat_M_imag_33_we0,
        d0 => xmat_M_imag_33_d0,
        q0 => xmat_M_imag_33_q0);

    xmat_M_imag_34_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_34_address0,
        ce0 => xmat_M_imag_34_ce0,
        we0 => xmat_M_imag_34_we0,
        d0 => xmat_M_imag_34_d0,
        q0 => xmat_M_imag_34_q0);

    xmat_M_imag_35_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_35_address0,
        ce0 => xmat_M_imag_35_ce0,
        we0 => xmat_M_imag_35_we0,
        d0 => xmat_M_imag_35_d0,
        q0 => xmat_M_imag_35_q0);

    xmat_M_imag_36_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_36_address0,
        ce0 => xmat_M_imag_36_ce0,
        we0 => xmat_M_imag_36_we0,
        d0 => xmat_M_imag_36_d0,
        q0 => xmat_M_imag_36_q0);

    xmat_M_imag_37_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_37_address0,
        ce0 => xmat_M_imag_37_ce0,
        we0 => xmat_M_imag_37_we0,
        d0 => xmat_M_imag_37_d0,
        q0 => xmat_M_imag_37_q0);

    xmat_M_imag_38_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_38_address0,
        ce0 => xmat_M_imag_38_ce0,
        we0 => xmat_M_imag_38_we0,
        d0 => xmat_M_imag_38_d0,
        q0 => xmat_M_imag_38_q0);

    xmat_M_imag_39_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_39_address0,
        ce0 => xmat_M_imag_39_ce0,
        we0 => xmat_M_imag_39_we0,
        d0 => xmat_M_imag_39_d0,
        q0 => xmat_M_imag_39_q0);

    xmat_M_imag_40_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_40_address0,
        ce0 => xmat_M_imag_40_ce0,
        we0 => xmat_M_imag_40_we0,
        d0 => xmat_M_imag_40_d0,
        q0 => xmat_M_imag_40_q0);

    xmat_M_imag_41_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_41_address0,
        ce0 => xmat_M_imag_41_ce0,
        we0 => xmat_M_imag_41_we0,
        d0 => xmat_M_imag_41_d0,
        q0 => xmat_M_imag_41_q0);

    xmat_M_imag_42_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_42_address0,
        ce0 => xmat_M_imag_42_ce0,
        we0 => xmat_M_imag_42_we0,
        d0 => xmat_M_imag_42_d0,
        q0 => xmat_M_imag_42_q0);

    xmat_M_imag_43_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_43_address0,
        ce0 => xmat_M_imag_43_ce0,
        we0 => xmat_M_imag_43_we0,
        d0 => xmat_M_imag_43_d0,
        q0 => xmat_M_imag_43_q0);

    xmat_M_imag_44_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_44_address0,
        ce0 => xmat_M_imag_44_ce0,
        we0 => xmat_M_imag_44_we0,
        d0 => xmat_M_imag_44_d0,
        q0 => xmat_M_imag_44_q0);

    xmat_M_imag_45_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_45_address0,
        ce0 => xmat_M_imag_45_ce0,
        we0 => xmat_M_imag_45_we0,
        d0 => xmat_M_imag_45_d0,
        q0 => xmat_M_imag_45_q0);

    xmat_M_imag_46_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_46_address0,
        ce0 => xmat_M_imag_46_ce0,
        we0 => xmat_M_imag_46_we0,
        d0 => xmat_M_imag_46_d0,
        q0 => xmat_M_imag_46_q0);

    xmat_M_imag_47_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_47_address0,
        ce0 => xmat_M_imag_47_ce0,
        we0 => xmat_M_imag_47_we0,
        d0 => xmat_M_imag_47_d0,
        q0 => xmat_M_imag_47_q0);

    xmat_M_imag_48_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_48_address0,
        ce0 => xmat_M_imag_48_ce0,
        we0 => xmat_M_imag_48_we0,
        d0 => xmat_M_imag_48_d0,
        q0 => xmat_M_imag_48_q0);

    xmat_M_imag_49_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_49_address0,
        ce0 => xmat_M_imag_49_ce0,
        we0 => xmat_M_imag_49_we0,
        d0 => xmat_M_imag_49_d0,
        q0 => xmat_M_imag_49_q0);

    xmat_M_imag_50_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_50_address0,
        ce0 => xmat_M_imag_50_ce0,
        we0 => xmat_M_imag_50_we0,
        d0 => xmat_M_imag_50_d0,
        q0 => xmat_M_imag_50_q0);

    xmat_M_imag_51_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_51_address0,
        ce0 => xmat_M_imag_51_ce0,
        we0 => xmat_M_imag_51_we0,
        d0 => xmat_M_imag_51_d0,
        q0 => xmat_M_imag_51_q0);

    xmat_M_imag_52_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_52_address0,
        ce0 => xmat_M_imag_52_ce0,
        we0 => xmat_M_imag_52_we0,
        d0 => xmat_M_imag_52_d0,
        q0 => xmat_M_imag_52_q0);

    xmat_M_imag_53_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_53_address0,
        ce0 => xmat_M_imag_53_ce0,
        we0 => xmat_M_imag_53_we0,
        d0 => xmat_M_imag_53_d0,
        q0 => xmat_M_imag_53_q0);

    xmat_M_imag_54_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_54_address0,
        ce0 => xmat_M_imag_54_ce0,
        we0 => xmat_M_imag_54_we0,
        d0 => xmat_M_imag_54_d0,
        q0 => xmat_M_imag_54_q0);

    xmat_M_imag_55_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_55_address0,
        ce0 => xmat_M_imag_55_ce0,
        we0 => xmat_M_imag_55_we0,
        d0 => xmat_M_imag_55_d0,
        q0 => xmat_M_imag_55_q0);

    xmat_M_imag_56_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_56_address0,
        ce0 => xmat_M_imag_56_ce0,
        we0 => xmat_M_imag_56_we0,
        d0 => xmat_M_imag_56_d0,
        q0 => xmat_M_imag_56_q0);

    xmat_M_imag_57_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_57_address0,
        ce0 => xmat_M_imag_57_ce0,
        we0 => xmat_M_imag_57_we0,
        d0 => xmat_M_imag_57_d0,
        q0 => xmat_M_imag_57_q0);

    xmat_M_imag_58_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_58_address0,
        ce0 => xmat_M_imag_58_ce0,
        we0 => xmat_M_imag_58_we0,
        d0 => xmat_M_imag_58_d0,
        q0 => xmat_M_imag_58_q0);

    xmat_M_imag_59_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_59_address0,
        ce0 => xmat_M_imag_59_ce0,
        we0 => xmat_M_imag_59_we0,
        d0 => xmat_M_imag_59_d0,
        q0 => xmat_M_imag_59_q0);

    xmat_M_imag_60_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_60_address0,
        ce0 => xmat_M_imag_60_ce0,
        we0 => xmat_M_imag_60_we0,
        d0 => xmat_M_imag_60_d0,
        q0 => xmat_M_imag_60_q0);

    xmat_M_imag_61_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_61_address0,
        ce0 => xmat_M_imag_61_ce0,
        we0 => xmat_M_imag_61_we0,
        d0 => xmat_M_imag_61_d0,
        q0 => xmat_M_imag_61_q0);

    xmat_M_imag_62_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_62_address0,
        ce0 => xmat_M_imag_62_ce0,
        we0 => xmat_M_imag_62_we0,
        d0 => xmat_M_imag_62_d0,
        q0 => xmat_M_imag_62_q0);

    xmat_M_imag_63_U : component matchedfilteringpeOg
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_63_address0,
        ce0 => xmat_M_imag_63_ce0,
        we0 => xmat_M_imag_63_we0,
        d0 => xmat_M_imag_63_d0,
        q0 => xmat_M_imag_63_q0);

    grp_kernel_mmult_fu_6731 : component kernel_mmult
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mmult_fu_6731_ap_start,
        ap_done => grp_kernel_mmult_fu_6731_ap_done,
        ap_idle => grp_kernel_mmult_fu_6731_ap_idle,
        ap_ready => grp_kernel_mmult_fu_6731_ap_ready,
        a_M_real_address0 => grp_kernel_mmult_fu_6731_a_M_real_address0,
        a_M_real_ce0 => grp_kernel_mmult_fu_6731_a_M_real_ce0,
        a_M_real_q0 => rxmat_M_real_0_q0,
        a_M_real1_address0 => grp_kernel_mmult_fu_6731_a_M_real1_address0,
        a_M_real1_ce0 => grp_kernel_mmult_fu_6731_a_M_real1_ce0,
        a_M_real1_q0 => rxmat_M_real_1_q0,
        a_M_real2_address0 => grp_kernel_mmult_fu_6731_a_M_real2_address0,
        a_M_real2_ce0 => grp_kernel_mmult_fu_6731_a_M_real2_ce0,
        a_M_real2_q0 => rxmat_M_real_2_q0,
        a_M_real3_address0 => grp_kernel_mmult_fu_6731_a_M_real3_address0,
        a_M_real3_ce0 => grp_kernel_mmult_fu_6731_a_M_real3_ce0,
        a_M_real3_q0 => rxmat_M_real_3_q0,
        a_M_real4_address0 => grp_kernel_mmult_fu_6731_a_M_real4_address0,
        a_M_real4_ce0 => grp_kernel_mmult_fu_6731_a_M_real4_ce0,
        a_M_real4_q0 => rxmat_M_real_4_q0,
        a_M_real5_address0 => grp_kernel_mmult_fu_6731_a_M_real5_address0,
        a_M_real5_ce0 => grp_kernel_mmult_fu_6731_a_M_real5_ce0,
        a_M_real5_q0 => rxmat_M_real_5_q0,
        a_M_real6_address0 => grp_kernel_mmult_fu_6731_a_M_real6_address0,
        a_M_real6_ce0 => grp_kernel_mmult_fu_6731_a_M_real6_ce0,
        a_M_real6_q0 => rxmat_M_real_6_q0,
        a_M_real7_address0 => grp_kernel_mmult_fu_6731_a_M_real7_address0,
        a_M_real7_ce0 => grp_kernel_mmult_fu_6731_a_M_real7_ce0,
        a_M_real7_q0 => rxmat_M_real_7_q0,
        a_M_real8_address0 => grp_kernel_mmult_fu_6731_a_M_real8_address0,
        a_M_real8_ce0 => grp_kernel_mmult_fu_6731_a_M_real8_ce0,
        a_M_real8_q0 => rxmat_M_real_8_q0,
        a_M_real9_address0 => grp_kernel_mmult_fu_6731_a_M_real9_address0,
        a_M_real9_ce0 => grp_kernel_mmult_fu_6731_a_M_real9_ce0,
        a_M_real9_q0 => rxmat_M_real_9_q0,
        a_M_real10_address0 => grp_kernel_mmult_fu_6731_a_M_real10_address0,
        a_M_real10_ce0 => grp_kernel_mmult_fu_6731_a_M_real10_ce0,
        a_M_real10_q0 => rxmat_M_real_10_q0,
        a_M_real11_address0 => grp_kernel_mmult_fu_6731_a_M_real11_address0,
        a_M_real11_ce0 => grp_kernel_mmult_fu_6731_a_M_real11_ce0,
        a_M_real11_q0 => rxmat_M_real_11_q0,
        a_M_real12_address0 => grp_kernel_mmult_fu_6731_a_M_real12_address0,
        a_M_real12_ce0 => grp_kernel_mmult_fu_6731_a_M_real12_ce0,
        a_M_real12_q0 => rxmat_M_real_12_q0,
        a_M_real13_address0 => grp_kernel_mmult_fu_6731_a_M_real13_address0,
        a_M_real13_ce0 => grp_kernel_mmult_fu_6731_a_M_real13_ce0,
        a_M_real13_q0 => rxmat_M_real_13_q0,
        a_M_real14_address0 => grp_kernel_mmult_fu_6731_a_M_real14_address0,
        a_M_real14_ce0 => grp_kernel_mmult_fu_6731_a_M_real14_ce0,
        a_M_real14_q0 => rxmat_M_real_14_q0,
        a_M_real15_address0 => grp_kernel_mmult_fu_6731_a_M_real15_address0,
        a_M_real15_ce0 => grp_kernel_mmult_fu_6731_a_M_real15_ce0,
        a_M_real15_q0 => rxmat_M_real_15_q0,
        a_M_real16_address0 => grp_kernel_mmult_fu_6731_a_M_real16_address0,
        a_M_real16_ce0 => grp_kernel_mmult_fu_6731_a_M_real16_ce0,
        a_M_real16_q0 => rxmat_M_real_16_q0,
        a_M_real17_address0 => grp_kernel_mmult_fu_6731_a_M_real17_address0,
        a_M_real17_ce0 => grp_kernel_mmult_fu_6731_a_M_real17_ce0,
        a_M_real17_q0 => rxmat_M_real_17_q0,
        a_M_real18_address0 => grp_kernel_mmult_fu_6731_a_M_real18_address0,
        a_M_real18_ce0 => grp_kernel_mmult_fu_6731_a_M_real18_ce0,
        a_M_real18_q0 => rxmat_M_real_18_q0,
        a_M_real19_address0 => grp_kernel_mmult_fu_6731_a_M_real19_address0,
        a_M_real19_ce0 => grp_kernel_mmult_fu_6731_a_M_real19_ce0,
        a_M_real19_q0 => rxmat_M_real_19_q0,
        a_M_real20_address0 => grp_kernel_mmult_fu_6731_a_M_real20_address0,
        a_M_real20_ce0 => grp_kernel_mmult_fu_6731_a_M_real20_ce0,
        a_M_real20_q0 => rxmat_M_real_20_q0,
        a_M_real21_address0 => grp_kernel_mmult_fu_6731_a_M_real21_address0,
        a_M_real21_ce0 => grp_kernel_mmult_fu_6731_a_M_real21_ce0,
        a_M_real21_q0 => rxmat_M_real_21_q0,
        a_M_real22_address0 => grp_kernel_mmult_fu_6731_a_M_real22_address0,
        a_M_real22_ce0 => grp_kernel_mmult_fu_6731_a_M_real22_ce0,
        a_M_real22_q0 => rxmat_M_real_22_q0,
        a_M_real23_address0 => grp_kernel_mmult_fu_6731_a_M_real23_address0,
        a_M_real23_ce0 => grp_kernel_mmult_fu_6731_a_M_real23_ce0,
        a_M_real23_q0 => rxmat_M_real_23_q0,
        a_M_real24_address0 => grp_kernel_mmult_fu_6731_a_M_real24_address0,
        a_M_real24_ce0 => grp_kernel_mmult_fu_6731_a_M_real24_ce0,
        a_M_real24_q0 => rxmat_M_real_24_q0,
        a_M_real25_address0 => grp_kernel_mmult_fu_6731_a_M_real25_address0,
        a_M_real25_ce0 => grp_kernel_mmult_fu_6731_a_M_real25_ce0,
        a_M_real25_q0 => rxmat_M_real_25_q0,
        a_M_real26_address0 => grp_kernel_mmult_fu_6731_a_M_real26_address0,
        a_M_real26_ce0 => grp_kernel_mmult_fu_6731_a_M_real26_ce0,
        a_M_real26_q0 => rxmat_M_real_26_q0,
        a_M_real27_address0 => grp_kernel_mmult_fu_6731_a_M_real27_address0,
        a_M_real27_ce0 => grp_kernel_mmult_fu_6731_a_M_real27_ce0,
        a_M_real27_q0 => rxmat_M_real_27_q0,
        a_M_real28_address0 => grp_kernel_mmult_fu_6731_a_M_real28_address0,
        a_M_real28_ce0 => grp_kernel_mmult_fu_6731_a_M_real28_ce0,
        a_M_real28_q0 => rxmat_M_real_28_q0,
        a_M_real29_address0 => grp_kernel_mmult_fu_6731_a_M_real29_address0,
        a_M_real29_ce0 => grp_kernel_mmult_fu_6731_a_M_real29_ce0,
        a_M_real29_q0 => rxmat_M_real_29_q0,
        a_M_real30_address0 => grp_kernel_mmult_fu_6731_a_M_real30_address0,
        a_M_real30_ce0 => grp_kernel_mmult_fu_6731_a_M_real30_ce0,
        a_M_real30_q0 => rxmat_M_real_30_q0,
        a_M_real31_address0 => grp_kernel_mmult_fu_6731_a_M_real31_address0,
        a_M_real31_ce0 => grp_kernel_mmult_fu_6731_a_M_real31_ce0,
        a_M_real31_q0 => rxmat_M_real_31_q0,
        a_M_real32_address0 => grp_kernel_mmult_fu_6731_a_M_real32_address0,
        a_M_real32_ce0 => grp_kernel_mmult_fu_6731_a_M_real32_ce0,
        a_M_real32_q0 => rxmat_M_real_32_q0,
        a_M_real33_address0 => grp_kernel_mmult_fu_6731_a_M_real33_address0,
        a_M_real33_ce0 => grp_kernel_mmult_fu_6731_a_M_real33_ce0,
        a_M_real33_q0 => rxmat_M_real_33_q0,
        a_M_real34_address0 => grp_kernel_mmult_fu_6731_a_M_real34_address0,
        a_M_real34_ce0 => grp_kernel_mmult_fu_6731_a_M_real34_ce0,
        a_M_real34_q0 => rxmat_M_real_34_q0,
        a_M_real35_address0 => grp_kernel_mmult_fu_6731_a_M_real35_address0,
        a_M_real35_ce0 => grp_kernel_mmult_fu_6731_a_M_real35_ce0,
        a_M_real35_q0 => rxmat_M_real_35_q0,
        a_M_real36_address0 => grp_kernel_mmult_fu_6731_a_M_real36_address0,
        a_M_real36_ce0 => grp_kernel_mmult_fu_6731_a_M_real36_ce0,
        a_M_real36_q0 => rxmat_M_real_36_q0,
        a_M_real37_address0 => grp_kernel_mmult_fu_6731_a_M_real37_address0,
        a_M_real37_ce0 => grp_kernel_mmult_fu_6731_a_M_real37_ce0,
        a_M_real37_q0 => rxmat_M_real_37_q0,
        a_M_real38_address0 => grp_kernel_mmult_fu_6731_a_M_real38_address0,
        a_M_real38_ce0 => grp_kernel_mmult_fu_6731_a_M_real38_ce0,
        a_M_real38_q0 => rxmat_M_real_38_q0,
        a_M_real39_address0 => grp_kernel_mmult_fu_6731_a_M_real39_address0,
        a_M_real39_ce0 => grp_kernel_mmult_fu_6731_a_M_real39_ce0,
        a_M_real39_q0 => rxmat_M_real_39_q0,
        a_M_real40_address0 => grp_kernel_mmult_fu_6731_a_M_real40_address0,
        a_M_real40_ce0 => grp_kernel_mmult_fu_6731_a_M_real40_ce0,
        a_M_real40_q0 => rxmat_M_real_40_q0,
        a_M_real41_address0 => grp_kernel_mmult_fu_6731_a_M_real41_address0,
        a_M_real41_ce0 => grp_kernel_mmult_fu_6731_a_M_real41_ce0,
        a_M_real41_q0 => rxmat_M_real_41_q0,
        a_M_real42_address0 => grp_kernel_mmult_fu_6731_a_M_real42_address0,
        a_M_real42_ce0 => grp_kernel_mmult_fu_6731_a_M_real42_ce0,
        a_M_real42_q0 => rxmat_M_real_42_q0,
        a_M_real43_address0 => grp_kernel_mmult_fu_6731_a_M_real43_address0,
        a_M_real43_ce0 => grp_kernel_mmult_fu_6731_a_M_real43_ce0,
        a_M_real43_q0 => rxmat_M_real_43_q0,
        a_M_real44_address0 => grp_kernel_mmult_fu_6731_a_M_real44_address0,
        a_M_real44_ce0 => grp_kernel_mmult_fu_6731_a_M_real44_ce0,
        a_M_real44_q0 => rxmat_M_real_44_q0,
        a_M_real45_address0 => grp_kernel_mmult_fu_6731_a_M_real45_address0,
        a_M_real45_ce0 => grp_kernel_mmult_fu_6731_a_M_real45_ce0,
        a_M_real45_q0 => rxmat_M_real_45_q0,
        a_M_real46_address0 => grp_kernel_mmult_fu_6731_a_M_real46_address0,
        a_M_real46_ce0 => grp_kernel_mmult_fu_6731_a_M_real46_ce0,
        a_M_real46_q0 => rxmat_M_real_46_q0,
        a_M_real47_address0 => grp_kernel_mmult_fu_6731_a_M_real47_address0,
        a_M_real47_ce0 => grp_kernel_mmult_fu_6731_a_M_real47_ce0,
        a_M_real47_q0 => rxmat_M_real_47_q0,
        a_M_real48_address0 => grp_kernel_mmult_fu_6731_a_M_real48_address0,
        a_M_real48_ce0 => grp_kernel_mmult_fu_6731_a_M_real48_ce0,
        a_M_real48_q0 => rxmat_M_real_48_q0,
        a_M_real49_address0 => grp_kernel_mmult_fu_6731_a_M_real49_address0,
        a_M_real49_ce0 => grp_kernel_mmult_fu_6731_a_M_real49_ce0,
        a_M_real49_q0 => rxmat_M_real_49_q0,
        a_M_real50_address0 => grp_kernel_mmult_fu_6731_a_M_real50_address0,
        a_M_real50_ce0 => grp_kernel_mmult_fu_6731_a_M_real50_ce0,
        a_M_real50_q0 => rxmat_M_real_50_q0,
        a_M_real51_address0 => grp_kernel_mmult_fu_6731_a_M_real51_address0,
        a_M_real51_ce0 => grp_kernel_mmult_fu_6731_a_M_real51_ce0,
        a_M_real51_q0 => rxmat_M_real_51_q0,
        a_M_real52_address0 => grp_kernel_mmult_fu_6731_a_M_real52_address0,
        a_M_real52_ce0 => grp_kernel_mmult_fu_6731_a_M_real52_ce0,
        a_M_real52_q0 => rxmat_M_real_52_q0,
        a_M_real53_address0 => grp_kernel_mmult_fu_6731_a_M_real53_address0,
        a_M_real53_ce0 => grp_kernel_mmult_fu_6731_a_M_real53_ce0,
        a_M_real53_q0 => rxmat_M_real_53_q0,
        a_M_real54_address0 => grp_kernel_mmult_fu_6731_a_M_real54_address0,
        a_M_real54_ce0 => grp_kernel_mmult_fu_6731_a_M_real54_ce0,
        a_M_real54_q0 => rxmat_M_real_54_q0,
        a_M_real55_address0 => grp_kernel_mmult_fu_6731_a_M_real55_address0,
        a_M_real55_ce0 => grp_kernel_mmult_fu_6731_a_M_real55_ce0,
        a_M_real55_q0 => rxmat_M_real_55_q0,
        a_M_real56_address0 => grp_kernel_mmult_fu_6731_a_M_real56_address0,
        a_M_real56_ce0 => grp_kernel_mmult_fu_6731_a_M_real56_ce0,
        a_M_real56_q0 => rxmat_M_real_56_q0,
        a_M_real57_address0 => grp_kernel_mmult_fu_6731_a_M_real57_address0,
        a_M_real57_ce0 => grp_kernel_mmult_fu_6731_a_M_real57_ce0,
        a_M_real57_q0 => rxmat_M_real_57_q0,
        a_M_real58_address0 => grp_kernel_mmult_fu_6731_a_M_real58_address0,
        a_M_real58_ce0 => grp_kernel_mmult_fu_6731_a_M_real58_ce0,
        a_M_real58_q0 => rxmat_M_real_58_q0,
        a_M_real59_address0 => grp_kernel_mmult_fu_6731_a_M_real59_address0,
        a_M_real59_ce0 => grp_kernel_mmult_fu_6731_a_M_real59_ce0,
        a_M_real59_q0 => rxmat_M_real_59_q0,
        a_M_real60_address0 => grp_kernel_mmult_fu_6731_a_M_real60_address0,
        a_M_real60_ce0 => grp_kernel_mmult_fu_6731_a_M_real60_ce0,
        a_M_real60_q0 => rxmat_M_real_60_q0,
        a_M_real61_address0 => grp_kernel_mmult_fu_6731_a_M_real61_address0,
        a_M_real61_ce0 => grp_kernel_mmult_fu_6731_a_M_real61_ce0,
        a_M_real61_q0 => rxmat_M_real_61_q0,
        a_M_real62_address0 => grp_kernel_mmult_fu_6731_a_M_real62_address0,
        a_M_real62_ce0 => grp_kernel_mmult_fu_6731_a_M_real62_ce0,
        a_M_real62_q0 => rxmat_M_real_62_q0,
        a_M_real63_address0 => grp_kernel_mmult_fu_6731_a_M_real63_address0,
        a_M_real63_ce0 => grp_kernel_mmult_fu_6731_a_M_real63_ce0,
        a_M_real63_q0 => rxmat_M_real_63_q0,
        a_M_imag_address0 => grp_kernel_mmult_fu_6731_a_M_imag_address0,
        a_M_imag_ce0 => grp_kernel_mmult_fu_6731_a_M_imag_ce0,
        a_M_imag_q0 => rxmat_M_imag_0_q0,
        a_M_imag64_address0 => grp_kernel_mmult_fu_6731_a_M_imag64_address0,
        a_M_imag64_ce0 => grp_kernel_mmult_fu_6731_a_M_imag64_ce0,
        a_M_imag64_q0 => rxmat_M_imag_1_q0,
        a_M_imag65_address0 => grp_kernel_mmult_fu_6731_a_M_imag65_address0,
        a_M_imag65_ce0 => grp_kernel_mmult_fu_6731_a_M_imag65_ce0,
        a_M_imag65_q0 => rxmat_M_imag_2_q0,
        a_M_imag66_address0 => grp_kernel_mmult_fu_6731_a_M_imag66_address0,
        a_M_imag66_ce0 => grp_kernel_mmult_fu_6731_a_M_imag66_ce0,
        a_M_imag66_q0 => rxmat_M_imag_3_q0,
        a_M_imag67_address0 => grp_kernel_mmult_fu_6731_a_M_imag67_address0,
        a_M_imag67_ce0 => grp_kernel_mmult_fu_6731_a_M_imag67_ce0,
        a_M_imag67_q0 => rxmat_M_imag_4_q0,
        a_M_imag68_address0 => grp_kernel_mmult_fu_6731_a_M_imag68_address0,
        a_M_imag68_ce0 => grp_kernel_mmult_fu_6731_a_M_imag68_ce0,
        a_M_imag68_q0 => rxmat_M_imag_5_q0,
        a_M_imag69_address0 => grp_kernel_mmult_fu_6731_a_M_imag69_address0,
        a_M_imag69_ce0 => grp_kernel_mmult_fu_6731_a_M_imag69_ce0,
        a_M_imag69_q0 => rxmat_M_imag_6_q0,
        a_M_imag70_address0 => grp_kernel_mmult_fu_6731_a_M_imag70_address0,
        a_M_imag70_ce0 => grp_kernel_mmult_fu_6731_a_M_imag70_ce0,
        a_M_imag70_q0 => rxmat_M_imag_7_q0,
        a_M_imag71_address0 => grp_kernel_mmult_fu_6731_a_M_imag71_address0,
        a_M_imag71_ce0 => grp_kernel_mmult_fu_6731_a_M_imag71_ce0,
        a_M_imag71_q0 => rxmat_M_imag_8_q0,
        a_M_imag72_address0 => grp_kernel_mmult_fu_6731_a_M_imag72_address0,
        a_M_imag72_ce0 => grp_kernel_mmult_fu_6731_a_M_imag72_ce0,
        a_M_imag72_q0 => rxmat_M_imag_9_q0,
        a_M_imag73_address0 => grp_kernel_mmult_fu_6731_a_M_imag73_address0,
        a_M_imag73_ce0 => grp_kernel_mmult_fu_6731_a_M_imag73_ce0,
        a_M_imag73_q0 => rxmat_M_imag_10_q0,
        a_M_imag74_address0 => grp_kernel_mmult_fu_6731_a_M_imag74_address0,
        a_M_imag74_ce0 => grp_kernel_mmult_fu_6731_a_M_imag74_ce0,
        a_M_imag74_q0 => rxmat_M_imag_11_q0,
        a_M_imag75_address0 => grp_kernel_mmult_fu_6731_a_M_imag75_address0,
        a_M_imag75_ce0 => grp_kernel_mmult_fu_6731_a_M_imag75_ce0,
        a_M_imag75_q0 => rxmat_M_imag_12_q0,
        a_M_imag76_address0 => grp_kernel_mmult_fu_6731_a_M_imag76_address0,
        a_M_imag76_ce0 => grp_kernel_mmult_fu_6731_a_M_imag76_ce0,
        a_M_imag76_q0 => rxmat_M_imag_13_q0,
        a_M_imag77_address0 => grp_kernel_mmult_fu_6731_a_M_imag77_address0,
        a_M_imag77_ce0 => grp_kernel_mmult_fu_6731_a_M_imag77_ce0,
        a_M_imag77_q0 => rxmat_M_imag_14_q0,
        a_M_imag78_address0 => grp_kernel_mmult_fu_6731_a_M_imag78_address0,
        a_M_imag78_ce0 => grp_kernel_mmult_fu_6731_a_M_imag78_ce0,
        a_M_imag78_q0 => rxmat_M_imag_15_q0,
        a_M_imag79_address0 => grp_kernel_mmult_fu_6731_a_M_imag79_address0,
        a_M_imag79_ce0 => grp_kernel_mmult_fu_6731_a_M_imag79_ce0,
        a_M_imag79_q0 => rxmat_M_imag_16_q0,
        a_M_imag80_address0 => grp_kernel_mmult_fu_6731_a_M_imag80_address0,
        a_M_imag80_ce0 => grp_kernel_mmult_fu_6731_a_M_imag80_ce0,
        a_M_imag80_q0 => rxmat_M_imag_17_q0,
        a_M_imag81_address0 => grp_kernel_mmult_fu_6731_a_M_imag81_address0,
        a_M_imag81_ce0 => grp_kernel_mmult_fu_6731_a_M_imag81_ce0,
        a_M_imag81_q0 => rxmat_M_imag_18_q0,
        a_M_imag82_address0 => grp_kernel_mmult_fu_6731_a_M_imag82_address0,
        a_M_imag82_ce0 => grp_kernel_mmult_fu_6731_a_M_imag82_ce0,
        a_M_imag82_q0 => rxmat_M_imag_19_q0,
        a_M_imag83_address0 => grp_kernel_mmult_fu_6731_a_M_imag83_address0,
        a_M_imag83_ce0 => grp_kernel_mmult_fu_6731_a_M_imag83_ce0,
        a_M_imag83_q0 => rxmat_M_imag_20_q0,
        a_M_imag84_address0 => grp_kernel_mmult_fu_6731_a_M_imag84_address0,
        a_M_imag84_ce0 => grp_kernel_mmult_fu_6731_a_M_imag84_ce0,
        a_M_imag84_q0 => rxmat_M_imag_21_q0,
        a_M_imag85_address0 => grp_kernel_mmult_fu_6731_a_M_imag85_address0,
        a_M_imag85_ce0 => grp_kernel_mmult_fu_6731_a_M_imag85_ce0,
        a_M_imag85_q0 => rxmat_M_imag_22_q0,
        a_M_imag86_address0 => grp_kernel_mmult_fu_6731_a_M_imag86_address0,
        a_M_imag86_ce0 => grp_kernel_mmult_fu_6731_a_M_imag86_ce0,
        a_M_imag86_q0 => rxmat_M_imag_23_q0,
        a_M_imag87_address0 => grp_kernel_mmult_fu_6731_a_M_imag87_address0,
        a_M_imag87_ce0 => grp_kernel_mmult_fu_6731_a_M_imag87_ce0,
        a_M_imag87_q0 => rxmat_M_imag_24_q0,
        a_M_imag88_address0 => grp_kernel_mmult_fu_6731_a_M_imag88_address0,
        a_M_imag88_ce0 => grp_kernel_mmult_fu_6731_a_M_imag88_ce0,
        a_M_imag88_q0 => rxmat_M_imag_25_q0,
        a_M_imag89_address0 => grp_kernel_mmult_fu_6731_a_M_imag89_address0,
        a_M_imag89_ce0 => grp_kernel_mmult_fu_6731_a_M_imag89_ce0,
        a_M_imag89_q0 => rxmat_M_imag_26_q0,
        a_M_imag90_address0 => grp_kernel_mmult_fu_6731_a_M_imag90_address0,
        a_M_imag90_ce0 => grp_kernel_mmult_fu_6731_a_M_imag90_ce0,
        a_M_imag90_q0 => rxmat_M_imag_27_q0,
        a_M_imag91_address0 => grp_kernel_mmult_fu_6731_a_M_imag91_address0,
        a_M_imag91_ce0 => grp_kernel_mmult_fu_6731_a_M_imag91_ce0,
        a_M_imag91_q0 => rxmat_M_imag_28_q0,
        a_M_imag92_address0 => grp_kernel_mmult_fu_6731_a_M_imag92_address0,
        a_M_imag92_ce0 => grp_kernel_mmult_fu_6731_a_M_imag92_ce0,
        a_M_imag92_q0 => rxmat_M_imag_29_q0,
        a_M_imag93_address0 => grp_kernel_mmult_fu_6731_a_M_imag93_address0,
        a_M_imag93_ce0 => grp_kernel_mmult_fu_6731_a_M_imag93_ce0,
        a_M_imag93_q0 => rxmat_M_imag_30_q0,
        a_M_imag94_address0 => grp_kernel_mmult_fu_6731_a_M_imag94_address0,
        a_M_imag94_ce0 => grp_kernel_mmult_fu_6731_a_M_imag94_ce0,
        a_M_imag94_q0 => rxmat_M_imag_31_q0,
        a_M_imag95_address0 => grp_kernel_mmult_fu_6731_a_M_imag95_address0,
        a_M_imag95_ce0 => grp_kernel_mmult_fu_6731_a_M_imag95_ce0,
        a_M_imag95_q0 => rxmat_M_imag_32_q0,
        a_M_imag96_address0 => grp_kernel_mmult_fu_6731_a_M_imag96_address0,
        a_M_imag96_ce0 => grp_kernel_mmult_fu_6731_a_M_imag96_ce0,
        a_M_imag96_q0 => rxmat_M_imag_33_q0,
        a_M_imag97_address0 => grp_kernel_mmult_fu_6731_a_M_imag97_address0,
        a_M_imag97_ce0 => grp_kernel_mmult_fu_6731_a_M_imag97_ce0,
        a_M_imag97_q0 => rxmat_M_imag_34_q0,
        a_M_imag98_address0 => grp_kernel_mmult_fu_6731_a_M_imag98_address0,
        a_M_imag98_ce0 => grp_kernel_mmult_fu_6731_a_M_imag98_ce0,
        a_M_imag98_q0 => rxmat_M_imag_35_q0,
        a_M_imag99_address0 => grp_kernel_mmult_fu_6731_a_M_imag99_address0,
        a_M_imag99_ce0 => grp_kernel_mmult_fu_6731_a_M_imag99_ce0,
        a_M_imag99_q0 => rxmat_M_imag_36_q0,
        a_M_imag100_address0 => grp_kernel_mmult_fu_6731_a_M_imag100_address0,
        a_M_imag100_ce0 => grp_kernel_mmult_fu_6731_a_M_imag100_ce0,
        a_M_imag100_q0 => rxmat_M_imag_37_q0,
        a_M_imag101_address0 => grp_kernel_mmult_fu_6731_a_M_imag101_address0,
        a_M_imag101_ce0 => grp_kernel_mmult_fu_6731_a_M_imag101_ce0,
        a_M_imag101_q0 => rxmat_M_imag_38_q0,
        a_M_imag102_address0 => grp_kernel_mmult_fu_6731_a_M_imag102_address0,
        a_M_imag102_ce0 => grp_kernel_mmult_fu_6731_a_M_imag102_ce0,
        a_M_imag102_q0 => rxmat_M_imag_39_q0,
        a_M_imag103_address0 => grp_kernel_mmult_fu_6731_a_M_imag103_address0,
        a_M_imag103_ce0 => grp_kernel_mmult_fu_6731_a_M_imag103_ce0,
        a_M_imag103_q0 => rxmat_M_imag_40_q0,
        a_M_imag104_address0 => grp_kernel_mmult_fu_6731_a_M_imag104_address0,
        a_M_imag104_ce0 => grp_kernel_mmult_fu_6731_a_M_imag104_ce0,
        a_M_imag104_q0 => rxmat_M_imag_41_q0,
        a_M_imag105_address0 => grp_kernel_mmult_fu_6731_a_M_imag105_address0,
        a_M_imag105_ce0 => grp_kernel_mmult_fu_6731_a_M_imag105_ce0,
        a_M_imag105_q0 => rxmat_M_imag_42_q0,
        a_M_imag106_address0 => grp_kernel_mmult_fu_6731_a_M_imag106_address0,
        a_M_imag106_ce0 => grp_kernel_mmult_fu_6731_a_M_imag106_ce0,
        a_M_imag106_q0 => rxmat_M_imag_43_q0,
        a_M_imag107_address0 => grp_kernel_mmult_fu_6731_a_M_imag107_address0,
        a_M_imag107_ce0 => grp_kernel_mmult_fu_6731_a_M_imag107_ce0,
        a_M_imag107_q0 => rxmat_M_imag_44_q0,
        a_M_imag108_address0 => grp_kernel_mmult_fu_6731_a_M_imag108_address0,
        a_M_imag108_ce0 => grp_kernel_mmult_fu_6731_a_M_imag108_ce0,
        a_M_imag108_q0 => rxmat_M_imag_45_q0,
        a_M_imag109_address0 => grp_kernel_mmult_fu_6731_a_M_imag109_address0,
        a_M_imag109_ce0 => grp_kernel_mmult_fu_6731_a_M_imag109_ce0,
        a_M_imag109_q0 => rxmat_M_imag_46_q0,
        a_M_imag110_address0 => grp_kernel_mmult_fu_6731_a_M_imag110_address0,
        a_M_imag110_ce0 => grp_kernel_mmult_fu_6731_a_M_imag110_ce0,
        a_M_imag110_q0 => rxmat_M_imag_47_q0,
        a_M_imag111_address0 => grp_kernel_mmult_fu_6731_a_M_imag111_address0,
        a_M_imag111_ce0 => grp_kernel_mmult_fu_6731_a_M_imag111_ce0,
        a_M_imag111_q0 => rxmat_M_imag_48_q0,
        a_M_imag112_address0 => grp_kernel_mmult_fu_6731_a_M_imag112_address0,
        a_M_imag112_ce0 => grp_kernel_mmult_fu_6731_a_M_imag112_ce0,
        a_M_imag112_q0 => rxmat_M_imag_49_q0,
        a_M_imag113_address0 => grp_kernel_mmult_fu_6731_a_M_imag113_address0,
        a_M_imag113_ce0 => grp_kernel_mmult_fu_6731_a_M_imag113_ce0,
        a_M_imag113_q0 => rxmat_M_imag_50_q0,
        a_M_imag114_address0 => grp_kernel_mmult_fu_6731_a_M_imag114_address0,
        a_M_imag114_ce0 => grp_kernel_mmult_fu_6731_a_M_imag114_ce0,
        a_M_imag114_q0 => rxmat_M_imag_51_q0,
        a_M_imag115_address0 => grp_kernel_mmult_fu_6731_a_M_imag115_address0,
        a_M_imag115_ce0 => grp_kernel_mmult_fu_6731_a_M_imag115_ce0,
        a_M_imag115_q0 => rxmat_M_imag_52_q0,
        a_M_imag116_address0 => grp_kernel_mmult_fu_6731_a_M_imag116_address0,
        a_M_imag116_ce0 => grp_kernel_mmult_fu_6731_a_M_imag116_ce0,
        a_M_imag116_q0 => rxmat_M_imag_53_q0,
        a_M_imag117_address0 => grp_kernel_mmult_fu_6731_a_M_imag117_address0,
        a_M_imag117_ce0 => grp_kernel_mmult_fu_6731_a_M_imag117_ce0,
        a_M_imag117_q0 => rxmat_M_imag_54_q0,
        a_M_imag118_address0 => grp_kernel_mmult_fu_6731_a_M_imag118_address0,
        a_M_imag118_ce0 => grp_kernel_mmult_fu_6731_a_M_imag118_ce0,
        a_M_imag118_q0 => rxmat_M_imag_55_q0,
        a_M_imag119_address0 => grp_kernel_mmult_fu_6731_a_M_imag119_address0,
        a_M_imag119_ce0 => grp_kernel_mmult_fu_6731_a_M_imag119_ce0,
        a_M_imag119_q0 => rxmat_M_imag_56_q0,
        a_M_imag120_address0 => grp_kernel_mmult_fu_6731_a_M_imag120_address0,
        a_M_imag120_ce0 => grp_kernel_mmult_fu_6731_a_M_imag120_ce0,
        a_M_imag120_q0 => rxmat_M_imag_57_q0,
        a_M_imag121_address0 => grp_kernel_mmult_fu_6731_a_M_imag121_address0,
        a_M_imag121_ce0 => grp_kernel_mmult_fu_6731_a_M_imag121_ce0,
        a_M_imag121_q0 => rxmat_M_imag_58_q0,
        a_M_imag122_address0 => grp_kernel_mmult_fu_6731_a_M_imag122_address0,
        a_M_imag122_ce0 => grp_kernel_mmult_fu_6731_a_M_imag122_ce0,
        a_M_imag122_q0 => rxmat_M_imag_59_q0,
        a_M_imag123_address0 => grp_kernel_mmult_fu_6731_a_M_imag123_address0,
        a_M_imag123_ce0 => grp_kernel_mmult_fu_6731_a_M_imag123_ce0,
        a_M_imag123_q0 => rxmat_M_imag_60_q0,
        a_M_imag124_address0 => grp_kernel_mmult_fu_6731_a_M_imag124_address0,
        a_M_imag124_ce0 => grp_kernel_mmult_fu_6731_a_M_imag124_ce0,
        a_M_imag124_q0 => rxmat_M_imag_61_q0,
        a_M_imag125_address0 => grp_kernel_mmult_fu_6731_a_M_imag125_address0,
        a_M_imag125_ce0 => grp_kernel_mmult_fu_6731_a_M_imag125_ce0,
        a_M_imag125_q0 => rxmat_M_imag_62_q0,
        a_M_imag126_address0 => grp_kernel_mmult_fu_6731_a_M_imag126_address0,
        a_M_imag126_ce0 => grp_kernel_mmult_fu_6731_a_M_imag126_ce0,
        a_M_imag126_q0 => rxmat_M_imag_63_q0,
        b_M_real_0_address0 => grp_kernel_mmult_fu_6731_b_M_real_0_address0,
        b_M_real_0_ce0 => grp_kernel_mmult_fu_6731_b_M_real_0_ce0,
        b_M_real_0_q0 => xmat_M_real_0_q0,
        b_M_real_1_address0 => grp_kernel_mmult_fu_6731_b_M_real_1_address0,
        b_M_real_1_ce0 => grp_kernel_mmult_fu_6731_b_M_real_1_ce0,
        b_M_real_1_q0 => xmat_M_real_1_q0,
        b_M_real_2_address0 => grp_kernel_mmult_fu_6731_b_M_real_2_address0,
        b_M_real_2_ce0 => grp_kernel_mmult_fu_6731_b_M_real_2_ce0,
        b_M_real_2_q0 => xmat_M_real_2_q0,
        b_M_real_3_address0 => grp_kernel_mmult_fu_6731_b_M_real_3_address0,
        b_M_real_3_ce0 => grp_kernel_mmult_fu_6731_b_M_real_3_ce0,
        b_M_real_3_q0 => xmat_M_real_3_q0,
        b_M_real_4_address0 => grp_kernel_mmult_fu_6731_b_M_real_4_address0,
        b_M_real_4_ce0 => grp_kernel_mmult_fu_6731_b_M_real_4_ce0,
        b_M_real_4_q0 => xmat_M_real_4_q0,
        b_M_real_5_address0 => grp_kernel_mmult_fu_6731_b_M_real_5_address0,
        b_M_real_5_ce0 => grp_kernel_mmult_fu_6731_b_M_real_5_ce0,
        b_M_real_5_q0 => xmat_M_real_5_q0,
        b_M_real_6_address0 => grp_kernel_mmult_fu_6731_b_M_real_6_address0,
        b_M_real_6_ce0 => grp_kernel_mmult_fu_6731_b_M_real_6_ce0,
        b_M_real_6_q0 => xmat_M_real_6_q0,
        b_M_real_7_address0 => grp_kernel_mmult_fu_6731_b_M_real_7_address0,
        b_M_real_7_ce0 => grp_kernel_mmult_fu_6731_b_M_real_7_ce0,
        b_M_real_7_q0 => xmat_M_real_7_q0,
        b_M_real_8_address0 => grp_kernel_mmult_fu_6731_b_M_real_8_address0,
        b_M_real_8_ce0 => grp_kernel_mmult_fu_6731_b_M_real_8_ce0,
        b_M_real_8_q0 => xmat_M_real_8_q0,
        b_M_real_9_address0 => grp_kernel_mmult_fu_6731_b_M_real_9_address0,
        b_M_real_9_ce0 => grp_kernel_mmult_fu_6731_b_M_real_9_ce0,
        b_M_real_9_q0 => xmat_M_real_9_q0,
        b_M_real_10_address0 => grp_kernel_mmult_fu_6731_b_M_real_10_address0,
        b_M_real_10_ce0 => grp_kernel_mmult_fu_6731_b_M_real_10_ce0,
        b_M_real_10_q0 => xmat_M_real_10_q0,
        b_M_real_11_address0 => grp_kernel_mmult_fu_6731_b_M_real_11_address0,
        b_M_real_11_ce0 => grp_kernel_mmult_fu_6731_b_M_real_11_ce0,
        b_M_real_11_q0 => xmat_M_real_11_q0,
        b_M_real_12_address0 => grp_kernel_mmult_fu_6731_b_M_real_12_address0,
        b_M_real_12_ce0 => grp_kernel_mmult_fu_6731_b_M_real_12_ce0,
        b_M_real_12_q0 => xmat_M_real_12_q0,
        b_M_real_13_address0 => grp_kernel_mmult_fu_6731_b_M_real_13_address0,
        b_M_real_13_ce0 => grp_kernel_mmult_fu_6731_b_M_real_13_ce0,
        b_M_real_13_q0 => xmat_M_real_13_q0,
        b_M_real_14_address0 => grp_kernel_mmult_fu_6731_b_M_real_14_address0,
        b_M_real_14_ce0 => grp_kernel_mmult_fu_6731_b_M_real_14_ce0,
        b_M_real_14_q0 => xmat_M_real_14_q0,
        b_M_real_15_address0 => grp_kernel_mmult_fu_6731_b_M_real_15_address0,
        b_M_real_15_ce0 => grp_kernel_mmult_fu_6731_b_M_real_15_ce0,
        b_M_real_15_q0 => xmat_M_real_15_q0,
        b_M_real_16_address0 => grp_kernel_mmult_fu_6731_b_M_real_16_address0,
        b_M_real_16_ce0 => grp_kernel_mmult_fu_6731_b_M_real_16_ce0,
        b_M_real_16_q0 => xmat_M_real_16_q0,
        b_M_real_17_address0 => grp_kernel_mmult_fu_6731_b_M_real_17_address0,
        b_M_real_17_ce0 => grp_kernel_mmult_fu_6731_b_M_real_17_ce0,
        b_M_real_17_q0 => xmat_M_real_17_q0,
        b_M_real_18_address0 => grp_kernel_mmult_fu_6731_b_M_real_18_address0,
        b_M_real_18_ce0 => grp_kernel_mmult_fu_6731_b_M_real_18_ce0,
        b_M_real_18_q0 => xmat_M_real_18_q0,
        b_M_real_19_address0 => grp_kernel_mmult_fu_6731_b_M_real_19_address0,
        b_M_real_19_ce0 => grp_kernel_mmult_fu_6731_b_M_real_19_ce0,
        b_M_real_19_q0 => xmat_M_real_19_q0,
        b_M_real_20_address0 => grp_kernel_mmult_fu_6731_b_M_real_20_address0,
        b_M_real_20_ce0 => grp_kernel_mmult_fu_6731_b_M_real_20_ce0,
        b_M_real_20_q0 => xmat_M_real_20_q0,
        b_M_real_21_address0 => grp_kernel_mmult_fu_6731_b_M_real_21_address0,
        b_M_real_21_ce0 => grp_kernel_mmult_fu_6731_b_M_real_21_ce0,
        b_M_real_21_q0 => xmat_M_real_21_q0,
        b_M_real_22_address0 => grp_kernel_mmult_fu_6731_b_M_real_22_address0,
        b_M_real_22_ce0 => grp_kernel_mmult_fu_6731_b_M_real_22_ce0,
        b_M_real_22_q0 => xmat_M_real_22_q0,
        b_M_real_23_address0 => grp_kernel_mmult_fu_6731_b_M_real_23_address0,
        b_M_real_23_ce0 => grp_kernel_mmult_fu_6731_b_M_real_23_ce0,
        b_M_real_23_q0 => xmat_M_real_23_q0,
        b_M_real_24_address0 => grp_kernel_mmult_fu_6731_b_M_real_24_address0,
        b_M_real_24_ce0 => grp_kernel_mmult_fu_6731_b_M_real_24_ce0,
        b_M_real_24_q0 => xmat_M_real_24_q0,
        b_M_real_25_address0 => grp_kernel_mmult_fu_6731_b_M_real_25_address0,
        b_M_real_25_ce0 => grp_kernel_mmult_fu_6731_b_M_real_25_ce0,
        b_M_real_25_q0 => xmat_M_real_25_q0,
        b_M_real_26_address0 => grp_kernel_mmult_fu_6731_b_M_real_26_address0,
        b_M_real_26_ce0 => grp_kernel_mmult_fu_6731_b_M_real_26_ce0,
        b_M_real_26_q0 => xmat_M_real_26_q0,
        b_M_real_27_address0 => grp_kernel_mmult_fu_6731_b_M_real_27_address0,
        b_M_real_27_ce0 => grp_kernel_mmult_fu_6731_b_M_real_27_ce0,
        b_M_real_27_q0 => xmat_M_real_27_q0,
        b_M_real_28_address0 => grp_kernel_mmult_fu_6731_b_M_real_28_address0,
        b_M_real_28_ce0 => grp_kernel_mmult_fu_6731_b_M_real_28_ce0,
        b_M_real_28_q0 => xmat_M_real_28_q0,
        b_M_real_29_address0 => grp_kernel_mmult_fu_6731_b_M_real_29_address0,
        b_M_real_29_ce0 => grp_kernel_mmult_fu_6731_b_M_real_29_ce0,
        b_M_real_29_q0 => xmat_M_real_29_q0,
        b_M_real_30_address0 => grp_kernel_mmult_fu_6731_b_M_real_30_address0,
        b_M_real_30_ce0 => grp_kernel_mmult_fu_6731_b_M_real_30_ce0,
        b_M_real_30_q0 => xmat_M_real_30_q0,
        b_M_real_31_address0 => grp_kernel_mmult_fu_6731_b_M_real_31_address0,
        b_M_real_31_ce0 => grp_kernel_mmult_fu_6731_b_M_real_31_ce0,
        b_M_real_31_q0 => xmat_M_real_31_q0,
        b_M_real_32_address0 => grp_kernel_mmult_fu_6731_b_M_real_32_address0,
        b_M_real_32_ce0 => grp_kernel_mmult_fu_6731_b_M_real_32_ce0,
        b_M_real_32_q0 => xmat_M_real_32_q0,
        b_M_real_33_address0 => grp_kernel_mmult_fu_6731_b_M_real_33_address0,
        b_M_real_33_ce0 => grp_kernel_mmult_fu_6731_b_M_real_33_ce0,
        b_M_real_33_q0 => xmat_M_real_33_q0,
        b_M_real_34_address0 => grp_kernel_mmult_fu_6731_b_M_real_34_address0,
        b_M_real_34_ce0 => grp_kernel_mmult_fu_6731_b_M_real_34_ce0,
        b_M_real_34_q0 => xmat_M_real_34_q0,
        b_M_real_35_address0 => grp_kernel_mmult_fu_6731_b_M_real_35_address0,
        b_M_real_35_ce0 => grp_kernel_mmult_fu_6731_b_M_real_35_ce0,
        b_M_real_35_q0 => xmat_M_real_35_q0,
        b_M_real_36_address0 => grp_kernel_mmult_fu_6731_b_M_real_36_address0,
        b_M_real_36_ce0 => grp_kernel_mmult_fu_6731_b_M_real_36_ce0,
        b_M_real_36_q0 => xmat_M_real_36_q0,
        b_M_real_37_address0 => grp_kernel_mmult_fu_6731_b_M_real_37_address0,
        b_M_real_37_ce0 => grp_kernel_mmult_fu_6731_b_M_real_37_ce0,
        b_M_real_37_q0 => xmat_M_real_37_q0,
        b_M_real_38_address0 => grp_kernel_mmult_fu_6731_b_M_real_38_address0,
        b_M_real_38_ce0 => grp_kernel_mmult_fu_6731_b_M_real_38_ce0,
        b_M_real_38_q0 => xmat_M_real_38_q0,
        b_M_real_39_address0 => grp_kernel_mmult_fu_6731_b_M_real_39_address0,
        b_M_real_39_ce0 => grp_kernel_mmult_fu_6731_b_M_real_39_ce0,
        b_M_real_39_q0 => xmat_M_real_39_q0,
        b_M_real_40_address0 => grp_kernel_mmult_fu_6731_b_M_real_40_address0,
        b_M_real_40_ce0 => grp_kernel_mmult_fu_6731_b_M_real_40_ce0,
        b_M_real_40_q0 => xmat_M_real_40_q0,
        b_M_real_41_address0 => grp_kernel_mmult_fu_6731_b_M_real_41_address0,
        b_M_real_41_ce0 => grp_kernel_mmult_fu_6731_b_M_real_41_ce0,
        b_M_real_41_q0 => xmat_M_real_41_q0,
        b_M_real_42_address0 => grp_kernel_mmult_fu_6731_b_M_real_42_address0,
        b_M_real_42_ce0 => grp_kernel_mmult_fu_6731_b_M_real_42_ce0,
        b_M_real_42_q0 => xmat_M_real_42_q0,
        b_M_real_43_address0 => grp_kernel_mmult_fu_6731_b_M_real_43_address0,
        b_M_real_43_ce0 => grp_kernel_mmult_fu_6731_b_M_real_43_ce0,
        b_M_real_43_q0 => xmat_M_real_43_q0,
        b_M_real_44_address0 => grp_kernel_mmult_fu_6731_b_M_real_44_address0,
        b_M_real_44_ce0 => grp_kernel_mmult_fu_6731_b_M_real_44_ce0,
        b_M_real_44_q0 => xmat_M_real_44_q0,
        b_M_real_45_address0 => grp_kernel_mmult_fu_6731_b_M_real_45_address0,
        b_M_real_45_ce0 => grp_kernel_mmult_fu_6731_b_M_real_45_ce0,
        b_M_real_45_q0 => xmat_M_real_45_q0,
        b_M_real_46_address0 => grp_kernel_mmult_fu_6731_b_M_real_46_address0,
        b_M_real_46_ce0 => grp_kernel_mmult_fu_6731_b_M_real_46_ce0,
        b_M_real_46_q0 => xmat_M_real_46_q0,
        b_M_real_47_address0 => grp_kernel_mmult_fu_6731_b_M_real_47_address0,
        b_M_real_47_ce0 => grp_kernel_mmult_fu_6731_b_M_real_47_ce0,
        b_M_real_47_q0 => xmat_M_real_47_q0,
        b_M_real_48_address0 => grp_kernel_mmult_fu_6731_b_M_real_48_address0,
        b_M_real_48_ce0 => grp_kernel_mmult_fu_6731_b_M_real_48_ce0,
        b_M_real_48_q0 => xmat_M_real_48_q0,
        b_M_real_49_address0 => grp_kernel_mmult_fu_6731_b_M_real_49_address0,
        b_M_real_49_ce0 => grp_kernel_mmult_fu_6731_b_M_real_49_ce0,
        b_M_real_49_q0 => xmat_M_real_49_q0,
        b_M_real_50_address0 => grp_kernel_mmult_fu_6731_b_M_real_50_address0,
        b_M_real_50_ce0 => grp_kernel_mmult_fu_6731_b_M_real_50_ce0,
        b_M_real_50_q0 => xmat_M_real_50_q0,
        b_M_real_51_address0 => grp_kernel_mmult_fu_6731_b_M_real_51_address0,
        b_M_real_51_ce0 => grp_kernel_mmult_fu_6731_b_M_real_51_ce0,
        b_M_real_51_q0 => xmat_M_real_51_q0,
        b_M_real_52_address0 => grp_kernel_mmult_fu_6731_b_M_real_52_address0,
        b_M_real_52_ce0 => grp_kernel_mmult_fu_6731_b_M_real_52_ce0,
        b_M_real_52_q0 => xmat_M_real_52_q0,
        b_M_real_53_address0 => grp_kernel_mmult_fu_6731_b_M_real_53_address0,
        b_M_real_53_ce0 => grp_kernel_mmult_fu_6731_b_M_real_53_ce0,
        b_M_real_53_q0 => xmat_M_real_53_q0,
        b_M_real_54_address0 => grp_kernel_mmult_fu_6731_b_M_real_54_address0,
        b_M_real_54_ce0 => grp_kernel_mmult_fu_6731_b_M_real_54_ce0,
        b_M_real_54_q0 => xmat_M_real_54_q0,
        b_M_real_55_address0 => grp_kernel_mmult_fu_6731_b_M_real_55_address0,
        b_M_real_55_ce0 => grp_kernel_mmult_fu_6731_b_M_real_55_ce0,
        b_M_real_55_q0 => xmat_M_real_55_q0,
        b_M_real_56_address0 => grp_kernel_mmult_fu_6731_b_M_real_56_address0,
        b_M_real_56_ce0 => grp_kernel_mmult_fu_6731_b_M_real_56_ce0,
        b_M_real_56_q0 => xmat_M_real_56_q0,
        b_M_real_57_address0 => grp_kernel_mmult_fu_6731_b_M_real_57_address0,
        b_M_real_57_ce0 => grp_kernel_mmult_fu_6731_b_M_real_57_ce0,
        b_M_real_57_q0 => xmat_M_real_57_q0,
        b_M_real_58_address0 => grp_kernel_mmult_fu_6731_b_M_real_58_address0,
        b_M_real_58_ce0 => grp_kernel_mmult_fu_6731_b_M_real_58_ce0,
        b_M_real_58_q0 => xmat_M_real_58_q0,
        b_M_real_59_address0 => grp_kernel_mmult_fu_6731_b_M_real_59_address0,
        b_M_real_59_ce0 => grp_kernel_mmult_fu_6731_b_M_real_59_ce0,
        b_M_real_59_q0 => xmat_M_real_59_q0,
        b_M_real_60_address0 => grp_kernel_mmult_fu_6731_b_M_real_60_address0,
        b_M_real_60_ce0 => grp_kernel_mmult_fu_6731_b_M_real_60_ce0,
        b_M_real_60_q0 => xmat_M_real_60_q0,
        b_M_real_61_address0 => grp_kernel_mmult_fu_6731_b_M_real_61_address0,
        b_M_real_61_ce0 => grp_kernel_mmult_fu_6731_b_M_real_61_ce0,
        b_M_real_61_q0 => xmat_M_real_61_q0,
        b_M_real_62_address0 => grp_kernel_mmult_fu_6731_b_M_real_62_address0,
        b_M_real_62_ce0 => grp_kernel_mmult_fu_6731_b_M_real_62_ce0,
        b_M_real_62_q0 => xmat_M_real_62_q0,
        b_M_real_63_address0 => grp_kernel_mmult_fu_6731_b_M_real_63_address0,
        b_M_real_63_ce0 => grp_kernel_mmult_fu_6731_b_M_real_63_ce0,
        b_M_real_63_q0 => xmat_M_real_63_q0,
        b_M_imag_0_address0 => grp_kernel_mmult_fu_6731_b_M_imag_0_address0,
        b_M_imag_0_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_0_ce0,
        b_M_imag_0_q0 => xmat_M_imag_0_q0,
        b_M_imag_1_address0 => grp_kernel_mmult_fu_6731_b_M_imag_1_address0,
        b_M_imag_1_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_1_ce0,
        b_M_imag_1_q0 => xmat_M_imag_1_q0,
        b_M_imag_2_address0 => grp_kernel_mmult_fu_6731_b_M_imag_2_address0,
        b_M_imag_2_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_2_ce0,
        b_M_imag_2_q0 => xmat_M_imag_2_q0,
        b_M_imag_3_address0 => grp_kernel_mmult_fu_6731_b_M_imag_3_address0,
        b_M_imag_3_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_3_ce0,
        b_M_imag_3_q0 => xmat_M_imag_3_q0,
        b_M_imag_4_address0 => grp_kernel_mmult_fu_6731_b_M_imag_4_address0,
        b_M_imag_4_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_4_ce0,
        b_M_imag_4_q0 => xmat_M_imag_4_q0,
        b_M_imag_5_address0 => grp_kernel_mmult_fu_6731_b_M_imag_5_address0,
        b_M_imag_5_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_5_ce0,
        b_M_imag_5_q0 => xmat_M_imag_5_q0,
        b_M_imag_6_address0 => grp_kernel_mmult_fu_6731_b_M_imag_6_address0,
        b_M_imag_6_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_6_ce0,
        b_M_imag_6_q0 => xmat_M_imag_6_q0,
        b_M_imag_7_address0 => grp_kernel_mmult_fu_6731_b_M_imag_7_address0,
        b_M_imag_7_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_7_ce0,
        b_M_imag_7_q0 => xmat_M_imag_7_q0,
        b_M_imag_8_address0 => grp_kernel_mmult_fu_6731_b_M_imag_8_address0,
        b_M_imag_8_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_8_ce0,
        b_M_imag_8_q0 => xmat_M_imag_8_q0,
        b_M_imag_9_address0 => grp_kernel_mmult_fu_6731_b_M_imag_9_address0,
        b_M_imag_9_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_9_ce0,
        b_M_imag_9_q0 => xmat_M_imag_9_q0,
        b_M_imag_10_address0 => grp_kernel_mmult_fu_6731_b_M_imag_10_address0,
        b_M_imag_10_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_10_ce0,
        b_M_imag_10_q0 => xmat_M_imag_10_q0,
        b_M_imag_11_address0 => grp_kernel_mmult_fu_6731_b_M_imag_11_address0,
        b_M_imag_11_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_11_ce0,
        b_M_imag_11_q0 => xmat_M_imag_11_q0,
        b_M_imag_12_address0 => grp_kernel_mmult_fu_6731_b_M_imag_12_address0,
        b_M_imag_12_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_12_ce0,
        b_M_imag_12_q0 => xmat_M_imag_12_q0,
        b_M_imag_13_address0 => grp_kernel_mmult_fu_6731_b_M_imag_13_address0,
        b_M_imag_13_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_13_ce0,
        b_M_imag_13_q0 => xmat_M_imag_13_q0,
        b_M_imag_14_address0 => grp_kernel_mmult_fu_6731_b_M_imag_14_address0,
        b_M_imag_14_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_14_ce0,
        b_M_imag_14_q0 => xmat_M_imag_14_q0,
        b_M_imag_15_address0 => grp_kernel_mmult_fu_6731_b_M_imag_15_address0,
        b_M_imag_15_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_15_ce0,
        b_M_imag_15_q0 => xmat_M_imag_15_q0,
        b_M_imag_16_address0 => grp_kernel_mmult_fu_6731_b_M_imag_16_address0,
        b_M_imag_16_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_16_ce0,
        b_M_imag_16_q0 => xmat_M_imag_16_q0,
        b_M_imag_17_address0 => grp_kernel_mmult_fu_6731_b_M_imag_17_address0,
        b_M_imag_17_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_17_ce0,
        b_M_imag_17_q0 => xmat_M_imag_17_q0,
        b_M_imag_18_address0 => grp_kernel_mmult_fu_6731_b_M_imag_18_address0,
        b_M_imag_18_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_18_ce0,
        b_M_imag_18_q0 => xmat_M_imag_18_q0,
        b_M_imag_19_address0 => grp_kernel_mmult_fu_6731_b_M_imag_19_address0,
        b_M_imag_19_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_19_ce0,
        b_M_imag_19_q0 => xmat_M_imag_19_q0,
        b_M_imag_20_address0 => grp_kernel_mmult_fu_6731_b_M_imag_20_address0,
        b_M_imag_20_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_20_ce0,
        b_M_imag_20_q0 => xmat_M_imag_20_q0,
        b_M_imag_21_address0 => grp_kernel_mmult_fu_6731_b_M_imag_21_address0,
        b_M_imag_21_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_21_ce0,
        b_M_imag_21_q0 => xmat_M_imag_21_q0,
        b_M_imag_22_address0 => grp_kernel_mmult_fu_6731_b_M_imag_22_address0,
        b_M_imag_22_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_22_ce0,
        b_M_imag_22_q0 => xmat_M_imag_22_q0,
        b_M_imag_23_address0 => grp_kernel_mmult_fu_6731_b_M_imag_23_address0,
        b_M_imag_23_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_23_ce0,
        b_M_imag_23_q0 => xmat_M_imag_23_q0,
        b_M_imag_24_address0 => grp_kernel_mmult_fu_6731_b_M_imag_24_address0,
        b_M_imag_24_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_24_ce0,
        b_M_imag_24_q0 => xmat_M_imag_24_q0,
        b_M_imag_25_address0 => grp_kernel_mmult_fu_6731_b_M_imag_25_address0,
        b_M_imag_25_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_25_ce0,
        b_M_imag_25_q0 => xmat_M_imag_25_q0,
        b_M_imag_26_address0 => grp_kernel_mmult_fu_6731_b_M_imag_26_address0,
        b_M_imag_26_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_26_ce0,
        b_M_imag_26_q0 => xmat_M_imag_26_q0,
        b_M_imag_27_address0 => grp_kernel_mmult_fu_6731_b_M_imag_27_address0,
        b_M_imag_27_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_27_ce0,
        b_M_imag_27_q0 => xmat_M_imag_27_q0,
        b_M_imag_28_address0 => grp_kernel_mmult_fu_6731_b_M_imag_28_address0,
        b_M_imag_28_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_28_ce0,
        b_M_imag_28_q0 => xmat_M_imag_28_q0,
        b_M_imag_29_address0 => grp_kernel_mmult_fu_6731_b_M_imag_29_address0,
        b_M_imag_29_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_29_ce0,
        b_M_imag_29_q0 => xmat_M_imag_29_q0,
        b_M_imag_30_address0 => grp_kernel_mmult_fu_6731_b_M_imag_30_address0,
        b_M_imag_30_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_30_ce0,
        b_M_imag_30_q0 => xmat_M_imag_30_q0,
        b_M_imag_31_address0 => grp_kernel_mmult_fu_6731_b_M_imag_31_address0,
        b_M_imag_31_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_31_ce0,
        b_M_imag_31_q0 => xmat_M_imag_31_q0,
        b_M_imag_32_address0 => grp_kernel_mmult_fu_6731_b_M_imag_32_address0,
        b_M_imag_32_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_32_ce0,
        b_M_imag_32_q0 => xmat_M_imag_32_q0,
        b_M_imag_33_address0 => grp_kernel_mmult_fu_6731_b_M_imag_33_address0,
        b_M_imag_33_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_33_ce0,
        b_M_imag_33_q0 => xmat_M_imag_33_q0,
        b_M_imag_34_address0 => grp_kernel_mmult_fu_6731_b_M_imag_34_address0,
        b_M_imag_34_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_34_ce0,
        b_M_imag_34_q0 => xmat_M_imag_34_q0,
        b_M_imag_35_address0 => grp_kernel_mmult_fu_6731_b_M_imag_35_address0,
        b_M_imag_35_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_35_ce0,
        b_M_imag_35_q0 => xmat_M_imag_35_q0,
        b_M_imag_36_address0 => grp_kernel_mmult_fu_6731_b_M_imag_36_address0,
        b_M_imag_36_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_36_ce0,
        b_M_imag_36_q0 => xmat_M_imag_36_q0,
        b_M_imag_37_address0 => grp_kernel_mmult_fu_6731_b_M_imag_37_address0,
        b_M_imag_37_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_37_ce0,
        b_M_imag_37_q0 => xmat_M_imag_37_q0,
        b_M_imag_38_address0 => grp_kernel_mmult_fu_6731_b_M_imag_38_address0,
        b_M_imag_38_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_38_ce0,
        b_M_imag_38_q0 => xmat_M_imag_38_q0,
        b_M_imag_39_address0 => grp_kernel_mmult_fu_6731_b_M_imag_39_address0,
        b_M_imag_39_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_39_ce0,
        b_M_imag_39_q0 => xmat_M_imag_39_q0,
        b_M_imag_40_address0 => grp_kernel_mmult_fu_6731_b_M_imag_40_address0,
        b_M_imag_40_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_40_ce0,
        b_M_imag_40_q0 => xmat_M_imag_40_q0,
        b_M_imag_41_address0 => grp_kernel_mmult_fu_6731_b_M_imag_41_address0,
        b_M_imag_41_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_41_ce0,
        b_M_imag_41_q0 => xmat_M_imag_41_q0,
        b_M_imag_42_address0 => grp_kernel_mmult_fu_6731_b_M_imag_42_address0,
        b_M_imag_42_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_42_ce0,
        b_M_imag_42_q0 => xmat_M_imag_42_q0,
        b_M_imag_43_address0 => grp_kernel_mmult_fu_6731_b_M_imag_43_address0,
        b_M_imag_43_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_43_ce0,
        b_M_imag_43_q0 => xmat_M_imag_43_q0,
        b_M_imag_44_address0 => grp_kernel_mmult_fu_6731_b_M_imag_44_address0,
        b_M_imag_44_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_44_ce0,
        b_M_imag_44_q0 => xmat_M_imag_44_q0,
        b_M_imag_45_address0 => grp_kernel_mmult_fu_6731_b_M_imag_45_address0,
        b_M_imag_45_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_45_ce0,
        b_M_imag_45_q0 => xmat_M_imag_45_q0,
        b_M_imag_46_address0 => grp_kernel_mmult_fu_6731_b_M_imag_46_address0,
        b_M_imag_46_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_46_ce0,
        b_M_imag_46_q0 => xmat_M_imag_46_q0,
        b_M_imag_47_address0 => grp_kernel_mmult_fu_6731_b_M_imag_47_address0,
        b_M_imag_47_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_47_ce0,
        b_M_imag_47_q0 => xmat_M_imag_47_q0,
        b_M_imag_48_address0 => grp_kernel_mmult_fu_6731_b_M_imag_48_address0,
        b_M_imag_48_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_48_ce0,
        b_M_imag_48_q0 => xmat_M_imag_48_q0,
        b_M_imag_49_address0 => grp_kernel_mmult_fu_6731_b_M_imag_49_address0,
        b_M_imag_49_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_49_ce0,
        b_M_imag_49_q0 => xmat_M_imag_49_q0,
        b_M_imag_50_address0 => grp_kernel_mmult_fu_6731_b_M_imag_50_address0,
        b_M_imag_50_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_50_ce0,
        b_M_imag_50_q0 => xmat_M_imag_50_q0,
        b_M_imag_51_address0 => grp_kernel_mmult_fu_6731_b_M_imag_51_address0,
        b_M_imag_51_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_51_ce0,
        b_M_imag_51_q0 => xmat_M_imag_51_q0,
        b_M_imag_52_address0 => grp_kernel_mmult_fu_6731_b_M_imag_52_address0,
        b_M_imag_52_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_52_ce0,
        b_M_imag_52_q0 => xmat_M_imag_52_q0,
        b_M_imag_53_address0 => grp_kernel_mmult_fu_6731_b_M_imag_53_address0,
        b_M_imag_53_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_53_ce0,
        b_M_imag_53_q0 => xmat_M_imag_53_q0,
        b_M_imag_54_address0 => grp_kernel_mmult_fu_6731_b_M_imag_54_address0,
        b_M_imag_54_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_54_ce0,
        b_M_imag_54_q0 => xmat_M_imag_54_q0,
        b_M_imag_55_address0 => grp_kernel_mmult_fu_6731_b_M_imag_55_address0,
        b_M_imag_55_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_55_ce0,
        b_M_imag_55_q0 => xmat_M_imag_55_q0,
        b_M_imag_56_address0 => grp_kernel_mmult_fu_6731_b_M_imag_56_address0,
        b_M_imag_56_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_56_ce0,
        b_M_imag_56_q0 => xmat_M_imag_56_q0,
        b_M_imag_57_address0 => grp_kernel_mmult_fu_6731_b_M_imag_57_address0,
        b_M_imag_57_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_57_ce0,
        b_M_imag_57_q0 => xmat_M_imag_57_q0,
        b_M_imag_58_address0 => grp_kernel_mmult_fu_6731_b_M_imag_58_address0,
        b_M_imag_58_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_58_ce0,
        b_M_imag_58_q0 => xmat_M_imag_58_q0,
        b_M_imag_59_address0 => grp_kernel_mmult_fu_6731_b_M_imag_59_address0,
        b_M_imag_59_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_59_ce0,
        b_M_imag_59_q0 => xmat_M_imag_59_q0,
        b_M_imag_60_address0 => grp_kernel_mmult_fu_6731_b_M_imag_60_address0,
        b_M_imag_60_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_60_ce0,
        b_M_imag_60_q0 => xmat_M_imag_60_q0,
        b_M_imag_61_address0 => grp_kernel_mmult_fu_6731_b_M_imag_61_address0,
        b_M_imag_61_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_61_ce0,
        b_M_imag_61_q0 => xmat_M_imag_61_q0,
        b_M_imag_62_address0 => grp_kernel_mmult_fu_6731_b_M_imag_62_address0,
        b_M_imag_62_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_62_ce0,
        b_M_imag_62_q0 => xmat_M_imag_62_q0,
        b_M_imag_63_address0 => grp_kernel_mmult_fu_6731_b_M_imag_63_address0,
        b_M_imag_63_ce0 => grp_kernel_mmult_fu_6731_b_M_imag_63_ce0,
        b_M_imag_63_q0 => xmat_M_imag_63_q0,
        out_M_real_0_0_read => out_vector_M_real_0,
        out_M_real_0_1_read => out_vector_M_real_0_1,
        out_M_real_1_0_read => out_vector_M_real_1,
        out_M_real_1_1_read => out_vector_M_real_1_1,
        out_M_real_2_0_read => out_vector_M_real_2,
        out_M_real_2_1_read => out_vector_M_real_2_1,
        out_M_real_3_0_read => out_vector_M_real_3,
        out_M_real_3_1_read => out_vector_M_real_3_1,
        out_M_real_4_0_read => out_vector_M_real_4,
        out_M_real_4_1_read => out_vector_M_real_4_1,
        out_M_real_5_0_read => out_vector_M_real_5,
        out_M_real_5_1_read => out_vector_M_real_5_1,
        out_M_real_6_0_read => out_vector_M_real_6,
        out_M_real_6_1_read => out_vector_M_real_6_1,
        out_M_real_7_0_read => out_vector_M_real_7,
        out_M_real_7_1_read => out_vector_M_real_7_1,
        out_M_imag_0_0_read => out_vector_M_imag_0,
        out_M_imag_0_1_read => out_vector_M_imag_0_1,
        out_M_imag_1_0_read => out_vector_M_imag_1,
        out_M_imag_1_1_read => out_vector_M_imag_1_1,
        out_M_imag_2_0_read => out_vector_M_imag_2,
        out_M_imag_2_1_read => out_vector_M_imag_2_1,
        out_M_imag_3_0_read => out_vector_M_imag_3,
        out_M_imag_3_1_read => out_vector_M_imag_3_1,
        out_M_imag_4_0_read => out_vector_M_imag_4,
        out_M_imag_4_1_read => out_vector_M_imag_4_1,
        out_M_imag_5_0_read => out_vector_M_imag_5,
        out_M_imag_5_1_read => out_vector_M_imag_5_1,
        out_M_imag_6_0_read => out_vector_M_imag_6,
        out_M_imag_6_1_read => out_vector_M_imag_6_1,
        out_M_imag_7_0_read => out_vector_M_imag_7,
        out_M_imag_7_1_read => out_vector_M_imag_7_1,
        ap_return_0 => grp_kernel_mmult_fu_6731_ap_return_0,
        ap_return_1 => grp_kernel_mmult_fu_6731_ap_return_1,
        ap_return_2 => grp_kernel_mmult_fu_6731_ap_return_2,
        ap_return_3 => grp_kernel_mmult_fu_6731_ap_return_3,
        ap_return_4 => grp_kernel_mmult_fu_6731_ap_return_4,
        ap_return_5 => grp_kernel_mmult_fu_6731_ap_return_5,
        ap_return_6 => grp_kernel_mmult_fu_6731_ap_return_6,
        ap_return_7 => grp_kernel_mmult_fu_6731_ap_return_7,
        ap_return_8 => grp_kernel_mmult_fu_6731_ap_return_8,
        ap_return_9 => grp_kernel_mmult_fu_6731_ap_return_9,
        ap_return_10 => grp_kernel_mmult_fu_6731_ap_return_10,
        ap_return_11 => grp_kernel_mmult_fu_6731_ap_return_11,
        ap_return_12 => grp_kernel_mmult_fu_6731_ap_return_12,
        ap_return_13 => grp_kernel_mmult_fu_6731_ap_return_13,
        ap_return_14 => grp_kernel_mmult_fu_6731_ap_return_14,
        ap_return_15 => grp_kernel_mmult_fu_6731_ap_return_15,
        ap_return_16 => grp_kernel_mmult_fu_6731_ap_return_16,
        ap_return_17 => grp_kernel_mmult_fu_6731_ap_return_17,
        ap_return_18 => grp_kernel_mmult_fu_6731_ap_return_18,
        ap_return_19 => grp_kernel_mmult_fu_6731_ap_return_19,
        ap_return_20 => grp_kernel_mmult_fu_6731_ap_return_20,
        ap_return_21 => grp_kernel_mmult_fu_6731_ap_return_21,
        ap_return_22 => grp_kernel_mmult_fu_6731_ap_return_22,
        ap_return_23 => grp_kernel_mmult_fu_6731_ap_return_23,
        ap_return_24 => grp_kernel_mmult_fu_6731_ap_return_24,
        ap_return_25 => grp_kernel_mmult_fu_6731_ap_return_25,
        ap_return_26 => grp_kernel_mmult_fu_6731_ap_return_26,
        ap_return_27 => grp_kernel_mmult_fu_6731_ap_return_27,
        ap_return_28 => grp_kernel_mmult_fu_6731_ap_return_28,
        ap_return_29 => grp_kernel_mmult_fu_6731_ap_return_29,
        ap_return_30 => grp_kernel_mmult_fu_6731_ap_return_30,
        ap_return_31 => grp_kernel_mmult_fu_6731_ap_return_31);

    matchedfilteringpemP_U298 : component matchedfilteringpemP
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => out_vector_M_imag_0_4_reg_9234,
        din1 => out_vector_M_imag_0_5_reg_9239,
        din2 => out_vector_M_imag_1_4_reg_9244,
        din3 => out_vector_M_imag_1_5_reg_9249,
        din4 => out_vector_M_imag_2_4_reg_9254,
        din5 => out_vector_M_imag_2_5_reg_9259,
        din6 => out_vector_M_imag_3_4_reg_9264,
        din7 => out_vector_M_imag_3_5_reg_9269,
        din8 => out_vector_M_imag_4_4_reg_9274,
        din9 => out_vector_M_imag_4_5_reg_9279,
        din10 => out_vector_M_imag_5_4_reg_9284,
        din11 => out_vector_M_imag_5_5_reg_9289,
        din12 => out_vector_M_imag_6_4_reg_9294,
        din13 => out_vector_M_imag_6_5_reg_9299,
        din14 => out_vector_M_imag_7_4_reg_9304,
        din15 => out_vector_M_imag_7_5_reg_9309,
        din16 => zext_ln147_fu_8764_p1,
        dout => tmp_s_fu_8768_p18);

    matchedfilteringpemP_U299 : component matchedfilteringpemP
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => out_vector_M_real_0_4_reg_9154,
        din1 => out_vector_M_real_0_5_reg_9159,
        din2 => out_vector_M_real_1_4_reg_9164,
        din3 => out_vector_M_real_1_5_reg_9169,
        din4 => out_vector_M_real_2_4_reg_9174,
        din5 => out_vector_M_real_2_5_reg_9179,
        din6 => out_vector_M_real_3_4_reg_9184,
        din7 => out_vector_M_real_3_5_reg_9189,
        din8 => out_vector_M_real_4_4_reg_9194,
        din9 => out_vector_M_real_4_5_reg_9199,
        din10 => out_vector_M_real_5_4_reg_9204,
        din11 => out_vector_M_real_5_5_reg_9209,
        din12 => out_vector_M_real_6_4_reg_9214,
        din13 => out_vector_M_real_6_5_reg_9219,
        din14 => out_vector_M_real_7_4_reg_9224,
        din15 => out_vector_M_real_7_5_reg_9229,
        din16 => zext_ln147_fu_8764_p1,
        dout => tmp_10_fu_8794_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_kernel_mmult_fu_6731_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mmult_fu_6731_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_kernel_mmult_fu_6731_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mmult_fu_6731_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mmult_fu_6731_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i12_0_reg_6665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i12_0_reg_6665 <= ap_const_lv13_0;
            elsif ((not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                i12_0_reg_6665 <= select_ln126_1_fu_7856_p3;
            end if; 
        end if;
    end process;

    i15_0_reg_6698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                i15_0_reg_6698 <= ap_const_lv13_0;
            elsif ((not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                i15_0_reg_6698 <= select_ln136_1_fu_8074_p3;
            end if; 
        end if;
    end process;

    i18_0_reg_6720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln145_fu_8745_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state15_io) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                i18_0_reg_6720 <= i_4_fu_8751_p2;
            elsif (((grp_kernel_mmult_fu_6731_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                i18_0_reg_6720 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i9_0_reg_6632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                i9_0_reg_6632 <= ap_const_lv5_0;
            elsif ((not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i9_0_reg_6632 <= select_ln113_1_fu_7638_p3;
            end if; 
        end if;
    end process;

    i_0_reg_6599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln88_1_fu_7382_p2 = ap_const_lv1_1) and (icmp_ln88_fu_7376_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_0_reg_6599 <= ap_const_lv5_0;
            elsif ((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_0_reg_6599 <= select_ln103_1_fu_7420_p3;
            end if; 
        end if;
    end process;

    indvar_flatten11_reg_6621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                indvar_flatten11_reg_6621 <= ap_const_lv17_0;
            elsif ((not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                indvar_flatten11_reg_6621 <= add_ln108_fu_7612_p2;
            end if; 
        end if;
    end process;

    indvar_flatten23_reg_6654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                indvar_flatten23_reg_6654 <= ap_const_lv17_0;
            elsif ((not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                indvar_flatten23_reg_6654 <= add_ln121_fu_7830_p2;
            end if; 
        end if;
    end process;

    indvar_flatten35_reg_6687_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                indvar_flatten35_reg_6687 <= ap_const_lv17_0;
            elsif ((not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                indvar_flatten35_reg_6687 <= add_ln131_fu_8048_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_6588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln88_1_fu_7382_p2 = ap_const_lv1_1) and (icmp_ln88_fu_7376_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                indvar_flatten_reg_6588 <= ap_const_lv17_0;
            elsif ((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                indvar_flatten_reg_6588 <= add_ln98_fu_7394_p2;
            end if; 
        end if;
    end process;

    j10_0_reg_6643_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                j10_0_reg_6643 <= ap_const_lv13_0;
            elsif ((not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                j10_0_reg_6643 <= j_1_fu_7818_p2;
            end if; 
        end if;
    end process;

    j13_0_reg_6676_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                j13_0_reg_6676 <= ap_const_lv5_0;
            elsif ((not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                j13_0_reg_6676 <= j_2_fu_8036_p2;
            end if; 
        end if;
    end process;

    j16_0_reg_6709_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                j16_0_reg_6709 <= ap_const_lv5_0;
            elsif ((not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                j16_0_reg_6709 <= j_3_fu_8254_p2;
            end if; 
        end if;
    end process;

    j_0_reg_6610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln88_1_fu_7382_p2 = ap_const_lv1_1) and (icmp_ln88_fu_7376_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                j_0_reg_6610 <= ap_const_lv13_0;
            elsif ((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                j_0_reg_6610 <= j_fu_7600_p2;
            end if; 
        end if;
    end process;

    phi_ln85_1_reg_6554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln85_fu_7199_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_ln85_1_reg_6554 <= add_ln85_1_fu_7037_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                phi_ln85_1_reg_6554 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    phi_ln85_reg_6542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln85_1_fu_7205_p2 = ap_const_lv1_0) and (icmp_ln85_fu_7199_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_ln85_reg_6542 <= add_ln85_reg_8853;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln85_reg_6542 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    phi_ln88_1_reg_6577_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln88_fu_7376_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                phi_ln88_1_reg_6577 <= add_ln88_1_fu_7231_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                phi_ln88_1_reg_6577 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    phi_ln88_reg_6565_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln85_1_fu_7205_p2 = ap_const_lv1_1) and (icmp_ln85_fu_7199_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_ln88_reg_6565 <= ap_const_lv12_0;
            elsif (((icmp_ln88_1_fu_7382_p2 = ap_const_lv1_0) and (icmp_ln88_fu_7376_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                phi_ln88_reg_6565 <= add_ln88_reg_8872;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln85_reg_8853 <= add_ln85_fu_7031_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln88_reg_8872 <= add_ln88_fu_7211_p2;
                tmp_2_reg_8881 <= phi_ln88_reg_6565(11 downto 6);
                trunc_ln1027_1_reg_8877 <= trunc_ln1027_1_fu_7217_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                icmp_ln155_reg_9149 <= icmp_ln155_fu_8420_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_kernel_mmult_fu_6731_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                out_vector_M_imag_0 <= grp_kernel_mmult_fu_6731_ap_return_16;
                out_vector_M_imag_0_1 <= grp_kernel_mmult_fu_6731_ap_return_17;
                out_vector_M_imag_0_4_reg_9234 <= grp_kernel_mmult_fu_6731_ap_return_16;
                out_vector_M_imag_0_5_reg_9239 <= grp_kernel_mmult_fu_6731_ap_return_17;
                out_vector_M_imag_1 <= grp_kernel_mmult_fu_6731_ap_return_18;
                out_vector_M_imag_1_1 <= grp_kernel_mmult_fu_6731_ap_return_19;
                out_vector_M_imag_1_4_reg_9244 <= grp_kernel_mmult_fu_6731_ap_return_18;
                out_vector_M_imag_1_5_reg_9249 <= grp_kernel_mmult_fu_6731_ap_return_19;
                out_vector_M_imag_2 <= grp_kernel_mmult_fu_6731_ap_return_20;
                out_vector_M_imag_2_1 <= grp_kernel_mmult_fu_6731_ap_return_21;
                out_vector_M_imag_2_4_reg_9254 <= grp_kernel_mmult_fu_6731_ap_return_20;
                out_vector_M_imag_2_5_reg_9259 <= grp_kernel_mmult_fu_6731_ap_return_21;
                out_vector_M_imag_3 <= grp_kernel_mmult_fu_6731_ap_return_22;
                out_vector_M_imag_3_1 <= grp_kernel_mmult_fu_6731_ap_return_23;
                out_vector_M_imag_3_4_reg_9264 <= grp_kernel_mmult_fu_6731_ap_return_22;
                out_vector_M_imag_3_5_reg_9269 <= grp_kernel_mmult_fu_6731_ap_return_23;
                out_vector_M_imag_4 <= grp_kernel_mmult_fu_6731_ap_return_24;
                out_vector_M_imag_4_1 <= grp_kernel_mmult_fu_6731_ap_return_25;
                out_vector_M_imag_4_4_reg_9274 <= grp_kernel_mmult_fu_6731_ap_return_24;
                out_vector_M_imag_4_5_reg_9279 <= grp_kernel_mmult_fu_6731_ap_return_25;
                out_vector_M_imag_5 <= grp_kernel_mmult_fu_6731_ap_return_26;
                out_vector_M_imag_5_1 <= grp_kernel_mmult_fu_6731_ap_return_27;
                out_vector_M_imag_5_4_reg_9284 <= grp_kernel_mmult_fu_6731_ap_return_26;
                out_vector_M_imag_5_5_reg_9289 <= grp_kernel_mmult_fu_6731_ap_return_27;
                out_vector_M_imag_6 <= grp_kernel_mmult_fu_6731_ap_return_28;
                out_vector_M_imag_6_1 <= grp_kernel_mmult_fu_6731_ap_return_29;
                out_vector_M_imag_6_4_reg_9294 <= grp_kernel_mmult_fu_6731_ap_return_28;
                out_vector_M_imag_6_5_reg_9299 <= grp_kernel_mmult_fu_6731_ap_return_29;
                out_vector_M_imag_7 <= grp_kernel_mmult_fu_6731_ap_return_30;
                out_vector_M_imag_7_1 <= grp_kernel_mmult_fu_6731_ap_return_31;
                out_vector_M_imag_7_4_reg_9304 <= grp_kernel_mmult_fu_6731_ap_return_30;
                out_vector_M_imag_7_5_reg_9309 <= grp_kernel_mmult_fu_6731_ap_return_31;
                out_vector_M_real_0 <= grp_kernel_mmult_fu_6731_ap_return_0;
                out_vector_M_real_0_1 <= grp_kernel_mmult_fu_6731_ap_return_1;
                out_vector_M_real_0_4_reg_9154 <= grp_kernel_mmult_fu_6731_ap_return_0;
                out_vector_M_real_0_5_reg_9159 <= grp_kernel_mmult_fu_6731_ap_return_1;
                out_vector_M_real_1 <= grp_kernel_mmult_fu_6731_ap_return_2;
                out_vector_M_real_1_1 <= grp_kernel_mmult_fu_6731_ap_return_3;
                out_vector_M_real_1_4_reg_9164 <= grp_kernel_mmult_fu_6731_ap_return_2;
                out_vector_M_real_1_5_reg_9169 <= grp_kernel_mmult_fu_6731_ap_return_3;
                out_vector_M_real_2 <= grp_kernel_mmult_fu_6731_ap_return_4;
                out_vector_M_real_2_1 <= grp_kernel_mmult_fu_6731_ap_return_5;
                out_vector_M_real_2_4_reg_9174 <= grp_kernel_mmult_fu_6731_ap_return_4;
                out_vector_M_real_2_5_reg_9179 <= grp_kernel_mmult_fu_6731_ap_return_5;
                out_vector_M_real_3 <= grp_kernel_mmult_fu_6731_ap_return_6;
                out_vector_M_real_3_1 <= grp_kernel_mmult_fu_6731_ap_return_7;
                out_vector_M_real_3_4_reg_9184 <= grp_kernel_mmult_fu_6731_ap_return_6;
                out_vector_M_real_3_5_reg_9189 <= grp_kernel_mmult_fu_6731_ap_return_7;
                out_vector_M_real_4 <= grp_kernel_mmult_fu_6731_ap_return_8;
                out_vector_M_real_4_1 <= grp_kernel_mmult_fu_6731_ap_return_9;
                out_vector_M_real_4_4_reg_9194 <= grp_kernel_mmult_fu_6731_ap_return_8;
                out_vector_M_real_4_5_reg_9199 <= grp_kernel_mmult_fu_6731_ap_return_9;
                out_vector_M_real_5 <= grp_kernel_mmult_fu_6731_ap_return_10;
                out_vector_M_real_5_1 <= grp_kernel_mmult_fu_6731_ap_return_11;
                out_vector_M_real_5_4_reg_9204 <= grp_kernel_mmult_fu_6731_ap_return_10;
                out_vector_M_real_5_5_reg_9209 <= grp_kernel_mmult_fu_6731_ap_return_11;
                out_vector_M_real_6 <= grp_kernel_mmult_fu_6731_ap_return_12;
                out_vector_M_real_6_1 <= grp_kernel_mmult_fu_6731_ap_return_13;
                out_vector_M_real_6_4_reg_9214 <= grp_kernel_mmult_fu_6731_ap_return_12;
                out_vector_M_real_6_5_reg_9219 <= grp_kernel_mmult_fu_6731_ap_return_13;
                out_vector_M_real_7 <= grp_kernel_mmult_fu_6731_ap_return_14;
                out_vector_M_real_7_1 <= grp_kernel_mmult_fu_6731_ap_return_15;
                out_vector_M_real_7_4_reg_9224 <= grp_kernel_mmult_fu_6731_ap_return_14;
                out_vector_M_real_7_5_reg_9229 <= grp_kernel_mmult_fu_6731_ap_return_15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln145_fu_8745_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state15_io) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                tmp_last_V_fu_1370 <= tmp_last_V_1_fu_8835_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                transaction_number_r_reg_8848 <= transaction_number;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, rxmat_stream_TVALID, xmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state15, icmp_ln145_fu_8745_p2, ap_CS_fsm_state3, ap_CS_fsm_state5, icmp_ln88_fu_7376_p2, icmp_ln88_1_fu_7382_p2, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_ap_done, ap_block_state15_io, icmp_ln85_fu_7199_p2, icmp_ln85_1_fu_7205_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln85_1_fu_7205_p2 = ap_const_lv1_1) and (icmp_ln85_fu_7199_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((icmp_ln85_1_fu_7205_p2 = ap_const_lv1_0) and (icmp_ln85_fu_7199_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln88_1_fu_7382_p2 = ap_const_lv1_1) and (icmp_ln88_fu_7376_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((icmp_ln88_1_fu_7382_p2 = ap_const_lv1_0) and (icmp_ln88_fu_7376_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif ((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if ((not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif ((not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if ((not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif ((not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if ((not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif ((not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_kernel_mmult_fu_6731_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_boolean_0 = ap_block_state15_io) and (ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln145_fu_8745_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln145_fu_8745_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state15_io) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln103_fu_7458_p2 <= std_logic_vector(unsigned(zext_ln99_fu_7436_p1) + unsigned(zext_ln103_fu_7454_p1));
    add_ln108_fu_7612_p2 <= std_logic_vector(unsigned(indvar_flatten11_reg_6621) + unsigned(ap_const_lv17_1));
    add_ln113_fu_7676_p2 <= std_logic_vector(unsigned(zext_ln109_fu_7654_p1) + unsigned(zext_ln113_fu_7672_p1));
    add_ln121_fu_7830_p2 <= std_logic_vector(unsigned(indvar_flatten23_reg_6654) + unsigned(ap_const_lv17_1));
    add_ln126_fu_7894_p2 <= std_logic_vector(unsigned(zext_ln122_fu_7886_p1) + unsigned(zext_ln126_fu_7890_p1));
    add_ln131_fu_8048_p2 <= std_logic_vector(unsigned(indvar_flatten35_reg_6687) + unsigned(ap_const_lv17_1));
    add_ln136_fu_8112_p2 <= std_logic_vector(unsigned(zext_ln132_fu_8104_p1) + unsigned(zext_ln136_fu_8108_p1));
    add_ln85_1_fu_7037_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) + unsigned(phi_ln85_1_reg_6554));
    add_ln85_fu_7031_p2 <= std_logic_vector(unsigned(phi_ln85_reg_6542) + unsigned(ap_const_lv4_1));
    add_ln88_1_fu_7231_p2 <= std_logic_vector(unsigned(phi_ln88_1_reg_6577) + unsigned(ap_const_lv4_1));
    add_ln88_fu_7211_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) + unsigned(phi_ln88_reg_6565));
    add_ln98_fu_7394_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_6588) + unsigned(ap_const_lv17_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state10_assign_proc : process(xmat_stream_TVALID, icmp_ln121_fu_7824_p2)
    begin
                ap_block_state10 <= ((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0));
    end process;


    ap_block_state12_assign_proc : process(xmat_stream_TVALID, icmp_ln131_fu_8042_p2)
    begin
                ap_block_state12 <= ((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0));
    end process;


    ap_block_state15_io_assign_proc : process(out_stream_TREADY, icmp_ln145_fu_8745_p2)
    begin
                ap_block_state15_io <= ((icmp_ln145_fu_8745_p2 = ap_const_lv1_0) and (out_stream_TREADY = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(rxmat_stream_TVALID, icmp_ln98_fu_7388_p2)
    begin
                ap_block_state6 <= ((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(rxmat_stream_TVALID, icmp_ln108_fu_7606_p2)
    begin
                ap_block_state8 <= ((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state15, icmp_ln145_fu_8745_p2, ap_block_state15_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state15_io) and (ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln145_fu_8745_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state15, icmp_ln145_fu_8745_p2, ap_block_state15_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state15_io) and (ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln145_fu_8745_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln103_fu_7532_p1 <= rxmat_stream_TDATA;
    bitcast_ln113_fu_7750_p1 <= rxmat_stream_TDATA;
    bitcast_ln126_fu_7968_p1 <= xmat_stream_TDATA;
    bitcast_ln136_fu_8186_p1 <= xmat_stream_TDATA;
    bitcast_ln147_fu_8790_p1 <= tmp_s_fu_8768_p18;
    bitcast_ln150_fu_8816_p1 <= tmp_10_fu_8794_p18;
    grp_kernel_mmult_fu_6731_ap_start <= grp_kernel_mmult_fu_6731_ap_start_reg;
    i_1_fu_7618_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(i9_0_reg_6632));
    i_2_fu_7836_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(i12_0_reg_6665));
    i_3_fu_8054_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(i15_0_reg_6698));
    i_4_fu_8751_p2 <= std_logic_vector(unsigned(i18_0_reg_6720) + unsigned(ap_const_lv5_1));
    i_fu_7400_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(i_0_reg_6599));
    icmp_ln108_fu_7606_p2 <= "1" when (indvar_flatten11_reg_6621 = ap_const_lv17_10000) else "0";
    icmp_ln109_fu_7624_p2 <= "1" when (j10_0_reg_6643 = ap_const_lv13_1000) else "0";
    icmp_ln121_fu_7824_p2 <= "1" when (indvar_flatten23_reg_6654 = ap_const_lv17_10000) else "0";
    icmp_ln122_fu_7842_p2 <= "1" when (j13_0_reg_6676 = ap_const_lv5_10) else "0";
    icmp_ln131_fu_8042_p2 <= "1" when (indvar_flatten35_reg_6687 = ap_const_lv17_10000) else "0";
    icmp_ln132_fu_8060_p2 <= "1" when (j16_0_reg_6709 = ap_const_lv5_10) else "0";
    icmp_ln145_fu_8745_p2 <= "1" when (i18_0_reg_6720 = ap_const_lv5_10) else "0";
    icmp_ln155_fu_8420_p2 <= "1" when (transaction_number_r_reg_8848 = ap_const_lv32_40) else "0";
    icmp_ln85_1_fu_7205_p2 <= "1" when (phi_ln85_reg_6542 = ap_const_lv4_F) else "0";
    icmp_ln85_fu_7199_p2 <= "1" when (phi_ln85_1_reg_6554 = ap_const_lv12_FFF) else "0";
    icmp_ln88_1_fu_7382_p2 <= "1" when (phi_ln88_reg_6565 = ap_const_lv12_FFF) else "0";
    icmp_ln88_fu_7376_p2 <= "1" when (phi_ln88_1_reg_6577 = ap_const_lv4_F) else "0";
    icmp_ln98_fu_7388_p2 <= "1" when (indvar_flatten_reg_6588 = ap_const_lv17_10000) else "0";
    icmp_ln99_fu_7406_p2 <= "1" when (j_0_reg_6610 = ap_const_lv13_1000) else "0";
    j_1_fu_7818_p2 <= std_logic_vector(unsigned(select_ln113_fu_7630_p3) + unsigned(ap_const_lv13_1));
    j_2_fu_8036_p2 <= std_logic_vector(unsigned(select_ln126_fu_7848_p3) + unsigned(ap_const_lv5_1));
    j_3_fu_8254_p2 <= std_logic_vector(unsigned(select_ln136_fu_8066_p3) + unsigned(ap_const_lv5_1));
    j_fu_7600_p2 <= std_logic_vector(unsigned(select_ln103_fu_7412_p3) + unsigned(ap_const_lv13_1));
    out_stream_TDATA <= (bitcast_ln147_fu_8790_p1 & bitcast_ln150_fu_8816_p1);

    out_stream_TDATA_blk_n_assign_proc : process(out_stream_TREADY, ap_CS_fsm_state15, icmp_ln145_fu_8745_p2)
    begin
        if (((icmp_ln145_fu_8745_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_stream_TKEEP <= ap_const_lv8_FF;
    out_stream_TLAST <= 
        temp_last_V_fu_8829_p2 when (icmp_ln155_reg_9149(0) = '1') else 
        tmp_last_V_fu_1370;
    out_stream_TSTRB <= ap_const_lv8_FF;

    out_stream_TVALID_assign_proc : process(ap_CS_fsm_state15, icmp_ln145_fu_8745_p2, ap_block_state15_io)
    begin
        if (((icmp_ln145_fu_8745_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state15_io) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            out_stream_TVALID <= ap_const_logic_1;
        else 
            out_stream_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_0_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_0_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_0_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_0_address0 <= grp_kernel_mmult_fu_6731_a_M_imag_address0;
        else 
            rxmat_M_imag_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_0_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_0_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag_ce0;
        else 
            rxmat_M_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_0_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_0_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_0_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_0_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_0_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_10_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag73_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_10_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_10_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_10_address0 <= grp_kernel_mmult_fu_6731_a_M_imag73_address0;
        else 
            rxmat_M_imag_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_10_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag73_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_10_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag73_ce0;
        else 
            rxmat_M_imag_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_10_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_10_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_10_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_10_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_10_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_11_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag74_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_11_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_11_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_11_address0 <= grp_kernel_mmult_fu_6731_a_M_imag74_address0;
        else 
            rxmat_M_imag_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_11_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag74_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_11_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag74_ce0;
        else 
            rxmat_M_imag_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_11_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_11_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_11_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_11_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_11_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_12_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag75_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_12_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_12_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_12_address0 <= grp_kernel_mmult_fu_6731_a_M_imag75_address0;
        else 
            rxmat_M_imag_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_12_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag75_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_12_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag75_ce0;
        else 
            rxmat_M_imag_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_12_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_12_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_12_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_12_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_12_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_13_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag76_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_13_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_13_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_13_address0 <= grp_kernel_mmult_fu_6731_a_M_imag76_address0;
        else 
            rxmat_M_imag_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_13_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag76_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_13_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag76_ce0;
        else 
            rxmat_M_imag_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_13_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_13_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_13_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_13_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_13_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_14_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag77_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_14_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_14_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_14_address0 <= grp_kernel_mmult_fu_6731_a_M_imag77_address0;
        else 
            rxmat_M_imag_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_14_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag77_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_14_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag77_ce0;
        else 
            rxmat_M_imag_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_14_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_14_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_14_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_14_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_14_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_15_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag78_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_15_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_15_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_15_address0 <= grp_kernel_mmult_fu_6731_a_M_imag78_address0;
        else 
            rxmat_M_imag_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_15_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag78_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_15_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag78_ce0;
        else 
            rxmat_M_imag_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_15_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_15_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_15_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_15_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_15_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_16_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag79_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_16_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_16_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_16_address0 <= grp_kernel_mmult_fu_6731_a_M_imag79_address0;
        else 
            rxmat_M_imag_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_16_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag79_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_16_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag79_ce0;
        else 
            rxmat_M_imag_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_16_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_16_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_16_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_16_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_16_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_16_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_17_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag80_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_17_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_17_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_17_address0 <= grp_kernel_mmult_fu_6731_a_M_imag80_address0;
        else 
            rxmat_M_imag_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_17_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag80_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_17_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag80_ce0;
        else 
            rxmat_M_imag_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_17_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_17_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_17_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_17_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_17_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_17_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_18_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag81_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_18_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_18_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_18_address0 <= grp_kernel_mmult_fu_6731_a_M_imag81_address0;
        else 
            rxmat_M_imag_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_18_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag81_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_18_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag81_ce0;
        else 
            rxmat_M_imag_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_18_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_18_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_18_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_18_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_18_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_18_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_19_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag82_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_19_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_19_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_19_address0 <= grp_kernel_mmult_fu_6731_a_M_imag82_address0;
        else 
            rxmat_M_imag_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_19_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag82_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_19_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag82_ce0;
        else 
            rxmat_M_imag_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_19_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_19_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_19_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_19_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_19_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_19_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_1_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag64_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_1_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_1_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_1_address0 <= grp_kernel_mmult_fu_6731_a_M_imag64_address0;
        else 
            rxmat_M_imag_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_1_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag64_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_1_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag64_ce0;
        else 
            rxmat_M_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_1_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_1_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_1_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_1_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_1_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_20_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag83_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_20_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_20_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_20_address0 <= grp_kernel_mmult_fu_6731_a_M_imag83_address0;
        else 
            rxmat_M_imag_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_20_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag83_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_20_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag83_ce0;
        else 
            rxmat_M_imag_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_20_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_20_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_20_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_20_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_20_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_20_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_21_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag84_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_21_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_21_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_21_address0 <= grp_kernel_mmult_fu_6731_a_M_imag84_address0;
        else 
            rxmat_M_imag_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_21_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag84_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_21_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag84_ce0;
        else 
            rxmat_M_imag_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_21_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_21_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_21_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_21_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_21_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_21_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_22_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag85_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_22_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_22_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_22_address0 <= grp_kernel_mmult_fu_6731_a_M_imag85_address0;
        else 
            rxmat_M_imag_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_22_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag85_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_22_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag85_ce0;
        else 
            rxmat_M_imag_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_22_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_22_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_22_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_22_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_22_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_22_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_23_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag86_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_23_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_23_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_23_address0 <= grp_kernel_mmult_fu_6731_a_M_imag86_address0;
        else 
            rxmat_M_imag_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_23_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag86_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_23_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag86_ce0;
        else 
            rxmat_M_imag_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_23_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_23_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_23_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_23_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_23_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_23_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_24_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag87_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_24_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_24_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_24_address0 <= grp_kernel_mmult_fu_6731_a_M_imag87_address0;
        else 
            rxmat_M_imag_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_24_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag87_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_24_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag87_ce0;
        else 
            rxmat_M_imag_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_24_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_24_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_24_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_24_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_24_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_24_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_25_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag88_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_25_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_25_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_25_address0 <= grp_kernel_mmult_fu_6731_a_M_imag88_address0;
        else 
            rxmat_M_imag_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_25_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag88_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_25_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag88_ce0;
        else 
            rxmat_M_imag_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_25_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_25_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_25_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_25_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_25_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_25_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_26_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag89_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_26_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_26_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_26_address0 <= grp_kernel_mmult_fu_6731_a_M_imag89_address0;
        else 
            rxmat_M_imag_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_26_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag89_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_26_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag89_ce0;
        else 
            rxmat_M_imag_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_26_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_26_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_26_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_26_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_26_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_26_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_27_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag90_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_27_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_27_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_27_address0 <= grp_kernel_mmult_fu_6731_a_M_imag90_address0;
        else 
            rxmat_M_imag_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_27_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag90_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_27_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag90_ce0;
        else 
            rxmat_M_imag_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_27_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_27_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_27_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_27_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_27_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_27_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_28_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag91_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_28_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_28_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_28_address0 <= grp_kernel_mmult_fu_6731_a_M_imag91_address0;
        else 
            rxmat_M_imag_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_28_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag91_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_28_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag91_ce0;
        else 
            rxmat_M_imag_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_28_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_28_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_28_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_28_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_28_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_28_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_29_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag92_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_29_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_29_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_29_address0 <= grp_kernel_mmult_fu_6731_a_M_imag92_address0;
        else 
            rxmat_M_imag_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_29_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag92_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_29_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag92_ce0;
        else 
            rxmat_M_imag_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_29_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_29_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_29_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_29_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_29_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_29_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_2_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag65_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_2_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_2_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_2_address0 <= grp_kernel_mmult_fu_6731_a_M_imag65_address0;
        else 
            rxmat_M_imag_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_2_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag65_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_2_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag65_ce0;
        else 
            rxmat_M_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_2_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_2_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_2_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_2_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_2_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_30_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag93_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_30_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_30_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_30_address0 <= grp_kernel_mmult_fu_6731_a_M_imag93_address0;
        else 
            rxmat_M_imag_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_30_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag93_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_30_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag93_ce0;
        else 
            rxmat_M_imag_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_30_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_30_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_30_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_30_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_30_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_30_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_31_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag94_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_31_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_31_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_31_address0 <= grp_kernel_mmult_fu_6731_a_M_imag94_address0;
        else 
            rxmat_M_imag_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_31_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag94_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_31_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag94_ce0;
        else 
            rxmat_M_imag_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_31_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_31_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_31_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_31_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_31_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1F) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_1F) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_31_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_32_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag95_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_32_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_32_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_32_address0 <= grp_kernel_mmult_fu_6731_a_M_imag95_address0;
        else 
            rxmat_M_imag_32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_32_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag95_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_32_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_32_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag95_ce0;
        else 
            rxmat_M_imag_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_32_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_32_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_32_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_32_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_32_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_20) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_20) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_32_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_33_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag96_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_33_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_33_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_33_address0 <= grp_kernel_mmult_fu_6731_a_M_imag96_address0;
        else 
            rxmat_M_imag_33_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_33_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag96_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_33_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_33_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag96_ce0;
        else 
            rxmat_M_imag_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_33_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_33_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_33_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_33_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_33_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_21) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_21) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_33_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_34_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag97_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_34_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_34_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_34_address0 <= grp_kernel_mmult_fu_6731_a_M_imag97_address0;
        else 
            rxmat_M_imag_34_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_34_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag97_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_34_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_34_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag97_ce0;
        else 
            rxmat_M_imag_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_34_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_34_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_34_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_34_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_34_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_22) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_22) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_34_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_35_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag98_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_35_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_35_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_35_address0 <= grp_kernel_mmult_fu_6731_a_M_imag98_address0;
        else 
            rxmat_M_imag_35_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_35_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag98_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_35_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_35_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag98_ce0;
        else 
            rxmat_M_imag_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_35_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_35_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_35_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_35_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_35_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_23) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_23) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_35_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_36_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag99_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_36_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_36_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_36_address0 <= grp_kernel_mmult_fu_6731_a_M_imag99_address0;
        else 
            rxmat_M_imag_36_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_36_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag99_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_36_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_36_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag99_ce0;
        else 
            rxmat_M_imag_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_36_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_36_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_36_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_36_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_36_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_24) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_24) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_36_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_37_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag100_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_37_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_37_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_37_address0 <= grp_kernel_mmult_fu_6731_a_M_imag100_address0;
        else 
            rxmat_M_imag_37_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_37_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag100_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_37_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_37_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag100_ce0;
        else 
            rxmat_M_imag_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_37_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_37_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_37_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_37_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_37_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_25) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_25) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_37_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_38_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag101_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_38_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_38_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_38_address0 <= grp_kernel_mmult_fu_6731_a_M_imag101_address0;
        else 
            rxmat_M_imag_38_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_38_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag101_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_38_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_38_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag101_ce0;
        else 
            rxmat_M_imag_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_38_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_38_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_38_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_38_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_38_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_26) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_26) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_38_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_39_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag102_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_39_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_39_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_39_address0 <= grp_kernel_mmult_fu_6731_a_M_imag102_address0;
        else 
            rxmat_M_imag_39_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_39_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag102_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_39_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_39_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag102_ce0;
        else 
            rxmat_M_imag_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_39_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_39_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_39_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_39_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_39_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_27) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_27) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_39_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_3_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag66_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_3_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_3_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_3_address0 <= grp_kernel_mmult_fu_6731_a_M_imag66_address0;
        else 
            rxmat_M_imag_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_3_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag66_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_3_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag66_ce0;
        else 
            rxmat_M_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_3_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_3_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_3_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_3_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_3_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_40_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag103_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_40_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_40_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_40_address0 <= grp_kernel_mmult_fu_6731_a_M_imag103_address0;
        else 
            rxmat_M_imag_40_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_40_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag103_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_40_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_40_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag103_ce0;
        else 
            rxmat_M_imag_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_40_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_40_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_40_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_40_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_40_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_28) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_28) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_40_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_41_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag104_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_41_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_41_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_41_address0 <= grp_kernel_mmult_fu_6731_a_M_imag104_address0;
        else 
            rxmat_M_imag_41_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_41_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag104_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_41_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_41_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag104_ce0;
        else 
            rxmat_M_imag_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_41_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_41_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_41_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_41_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_41_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_29) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_29) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_41_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_42_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag105_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_42_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_42_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_42_address0 <= grp_kernel_mmult_fu_6731_a_M_imag105_address0;
        else 
            rxmat_M_imag_42_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_42_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag105_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_42_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_42_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag105_ce0;
        else 
            rxmat_M_imag_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_42_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_42_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_42_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_42_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_42_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2A) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_2A) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_42_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_43_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag106_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_43_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_43_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_43_address0 <= grp_kernel_mmult_fu_6731_a_M_imag106_address0;
        else 
            rxmat_M_imag_43_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_43_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag106_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_43_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_43_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag106_ce0;
        else 
            rxmat_M_imag_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_43_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_43_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_43_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_43_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_43_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2B) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_2B) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_43_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_44_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag107_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_44_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_44_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_44_address0 <= grp_kernel_mmult_fu_6731_a_M_imag107_address0;
        else 
            rxmat_M_imag_44_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_44_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag107_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_44_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_44_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag107_ce0;
        else 
            rxmat_M_imag_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_44_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_44_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_44_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_44_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_44_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2C) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_2C) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_44_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_45_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag108_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_45_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_45_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_45_address0 <= grp_kernel_mmult_fu_6731_a_M_imag108_address0;
        else 
            rxmat_M_imag_45_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_45_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag108_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_45_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_45_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag108_ce0;
        else 
            rxmat_M_imag_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_45_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_45_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_45_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_45_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_45_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2D) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_2D) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_45_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_46_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag109_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_46_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_46_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_46_address0 <= grp_kernel_mmult_fu_6731_a_M_imag109_address0;
        else 
            rxmat_M_imag_46_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_46_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag109_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_46_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_46_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag109_ce0;
        else 
            rxmat_M_imag_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_46_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_46_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_46_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_46_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_46_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2E) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_2E) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_46_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_47_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag110_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_47_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_47_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_47_address0 <= grp_kernel_mmult_fu_6731_a_M_imag110_address0;
        else 
            rxmat_M_imag_47_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_47_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag110_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_47_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_47_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag110_ce0;
        else 
            rxmat_M_imag_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_47_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_47_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_47_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_47_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_47_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2F) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_2F) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_47_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_48_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag111_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_48_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_48_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_48_address0 <= grp_kernel_mmult_fu_6731_a_M_imag111_address0;
        else 
            rxmat_M_imag_48_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_48_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag111_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_48_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_48_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag111_ce0;
        else 
            rxmat_M_imag_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_48_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_48_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_48_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_48_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_48_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_30) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_30) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_48_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_49_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag112_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_49_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_49_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_49_address0 <= grp_kernel_mmult_fu_6731_a_M_imag112_address0;
        else 
            rxmat_M_imag_49_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_49_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag112_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_49_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_49_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag112_ce0;
        else 
            rxmat_M_imag_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_49_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_49_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_49_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_49_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_49_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_31) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_31) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_49_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_4_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag67_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_4_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_4_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_4_address0 <= grp_kernel_mmult_fu_6731_a_M_imag67_address0;
        else 
            rxmat_M_imag_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_4_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag67_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_4_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag67_ce0;
        else 
            rxmat_M_imag_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_4_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_4_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_4_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_4_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_4_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_50_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag113_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_50_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_50_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_50_address0 <= grp_kernel_mmult_fu_6731_a_M_imag113_address0;
        else 
            rxmat_M_imag_50_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_50_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag113_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_50_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_50_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag113_ce0;
        else 
            rxmat_M_imag_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_50_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_50_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_50_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_50_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_50_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_32) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_32) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_50_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_51_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag114_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_51_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_51_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_51_address0 <= grp_kernel_mmult_fu_6731_a_M_imag114_address0;
        else 
            rxmat_M_imag_51_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_51_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag114_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_51_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_51_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag114_ce0;
        else 
            rxmat_M_imag_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_51_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_51_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_51_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_51_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_51_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_33) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_33) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_51_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_52_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag115_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_52_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_52_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_52_address0 <= grp_kernel_mmult_fu_6731_a_M_imag115_address0;
        else 
            rxmat_M_imag_52_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_52_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag115_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_52_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_52_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag115_ce0;
        else 
            rxmat_M_imag_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_52_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_52_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_52_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_52_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_52_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_34) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_34) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_52_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_53_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag116_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_53_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_53_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_53_address0 <= grp_kernel_mmult_fu_6731_a_M_imag116_address0;
        else 
            rxmat_M_imag_53_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_53_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag116_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_53_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_53_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag116_ce0;
        else 
            rxmat_M_imag_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_53_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_53_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_53_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_53_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_53_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_35) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_35) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_53_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_54_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag117_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_54_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_54_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_54_address0 <= grp_kernel_mmult_fu_6731_a_M_imag117_address0;
        else 
            rxmat_M_imag_54_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_54_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag117_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_54_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_54_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag117_ce0;
        else 
            rxmat_M_imag_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_54_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_54_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_54_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_54_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_54_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_36) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_36) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_54_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_55_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag118_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_55_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_55_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_55_address0 <= grp_kernel_mmult_fu_6731_a_M_imag118_address0;
        else 
            rxmat_M_imag_55_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_55_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag118_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_55_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_55_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag118_ce0;
        else 
            rxmat_M_imag_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_55_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_55_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_55_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_55_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_55_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_37) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_37) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_55_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_56_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag119_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_56_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_56_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_56_address0 <= grp_kernel_mmult_fu_6731_a_M_imag119_address0;
        else 
            rxmat_M_imag_56_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_56_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag119_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_56_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_56_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag119_ce0;
        else 
            rxmat_M_imag_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_56_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_56_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_56_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_56_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_56_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_38) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_38) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_56_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_57_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag120_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_57_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_57_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_57_address0 <= grp_kernel_mmult_fu_6731_a_M_imag120_address0;
        else 
            rxmat_M_imag_57_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_57_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag120_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_57_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_57_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag120_ce0;
        else 
            rxmat_M_imag_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_57_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_57_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_57_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_57_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_57_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_39) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_39) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_57_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_58_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag121_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_58_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_58_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_58_address0 <= grp_kernel_mmult_fu_6731_a_M_imag121_address0;
        else 
            rxmat_M_imag_58_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_58_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag121_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_58_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_58_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag121_ce0;
        else 
            rxmat_M_imag_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_58_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_58_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_58_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_58_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_58_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3A) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_3A) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_58_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_59_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag122_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_59_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_59_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_59_address0 <= grp_kernel_mmult_fu_6731_a_M_imag122_address0;
        else 
            rxmat_M_imag_59_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_59_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag122_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_59_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_59_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag122_ce0;
        else 
            rxmat_M_imag_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_59_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_59_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_59_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_59_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_59_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3B) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_3B) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_59_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_5_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag68_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_5_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_5_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_5_address0 <= grp_kernel_mmult_fu_6731_a_M_imag68_address0;
        else 
            rxmat_M_imag_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_5_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag68_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_5_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag68_ce0;
        else 
            rxmat_M_imag_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_5_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_5_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_5_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_5_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_5_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_60_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag123_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_60_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_60_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_60_address0 <= grp_kernel_mmult_fu_6731_a_M_imag123_address0;
        else 
            rxmat_M_imag_60_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_60_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag123_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_60_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_60_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag123_ce0;
        else 
            rxmat_M_imag_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_60_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_60_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_60_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_60_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_60_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3C) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_3C) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_60_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_61_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag124_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_61_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_61_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_61_address0 <= grp_kernel_mmult_fu_6731_a_M_imag124_address0;
        else 
            rxmat_M_imag_61_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_61_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag124_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_61_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_61_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag124_ce0;
        else 
            rxmat_M_imag_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_61_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_61_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_61_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_61_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_61_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3D) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_3D) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_61_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_62_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag125_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_62_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_62_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_62_address0 <= grp_kernel_mmult_fu_6731_a_M_imag125_address0;
        else 
            rxmat_M_imag_62_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_62_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag125_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_62_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_62_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag125_ce0;
        else 
            rxmat_M_imag_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_62_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_62_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_62_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_62_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_62_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3E) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_3E) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_62_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_63_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag126_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_63_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_63_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_63_address0 <= grp_kernel_mmult_fu_6731_a_M_imag126_address0;
        else 
            rxmat_M_imag_63_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_63_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag126_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_63_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_63_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag126_ce0;
        else 
            rxmat_M_imag_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_63_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_63_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_63_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_63_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_63_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3F) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_3F) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_63_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_6_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag69_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_6_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_6_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_6_address0 <= grp_kernel_mmult_fu_6731_a_M_imag69_address0;
        else 
            rxmat_M_imag_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_6_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag69_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_6_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag69_ce0;
        else 
            rxmat_M_imag_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_6_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_6_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_6_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_6_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_6_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_7_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag70_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_7_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_7_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_7_address0 <= grp_kernel_mmult_fu_6731_a_M_imag70_address0;
        else 
            rxmat_M_imag_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_7_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag70_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_7_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag70_ce0;
        else 
            rxmat_M_imag_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_7_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_7_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_7_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_7_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_7_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_8_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag71_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_8_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_8_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_8_address0 <= grp_kernel_mmult_fu_6731_a_M_imag71_address0;
        else 
            rxmat_M_imag_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_8_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag71_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_8_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag71_ce0;
        else 
            rxmat_M_imag_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_8_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_8_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_8_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_8_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_8_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_9_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag72_address0, zext_ln1027_fu_7067_p1, zext_ln113_1_fu_7682_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_9_address0 <= zext_ln113_1_fu_7682_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_9_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_9_address0 <= grp_kernel_mmult_fu_6731_a_M_imag72_address0;
        else 
            rxmat_M_imag_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_9_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_imag72_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_imag_9_ce0 <= grp_kernel_mmult_fu_6731_a_M_imag72_ce0;
        else 
            rxmat_M_imag_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_9_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state3, bitcast_ln113_fu_7750_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_9_d0 <= bitcast_ln113_fu_7750_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_9_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_9_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln113_fu_7658_p1)
    begin
        if ((((trunc_ln1027_fu_7043_p1 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (trunc_ln113_fu_7658_p1 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_M_imag_9_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_0_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_0_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_0_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_0_address0 <= grp_kernel_mmult_fu_6731_a_M_real_address0;
        else 
            rxmat_M_real_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_0_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_0_ce0 <= grp_kernel_mmult_fu_6731_a_M_real_ce0;
        else 
            rxmat_M_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_0_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_0_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_0_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_0_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_0_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_10_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real10_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_10_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_10_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_10_address0 <= grp_kernel_mmult_fu_6731_a_M_real10_address0;
        else 
            rxmat_M_real_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_10_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real10_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_10_ce0 <= grp_kernel_mmult_fu_6731_a_M_real10_ce0;
        else 
            rxmat_M_real_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_10_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_10_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_10_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_10_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_10_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_11_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real11_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_11_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_11_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_11_address0 <= grp_kernel_mmult_fu_6731_a_M_real11_address0;
        else 
            rxmat_M_real_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_11_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real11_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_11_ce0 <= grp_kernel_mmult_fu_6731_a_M_real11_ce0;
        else 
            rxmat_M_real_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_11_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_11_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_11_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_11_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_11_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_12_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real12_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_12_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_12_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_12_address0 <= grp_kernel_mmult_fu_6731_a_M_real12_address0;
        else 
            rxmat_M_real_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_12_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real12_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_12_ce0 <= grp_kernel_mmult_fu_6731_a_M_real12_ce0;
        else 
            rxmat_M_real_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_12_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_12_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_12_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_12_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_12_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_13_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real13_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_13_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_13_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_13_address0 <= grp_kernel_mmult_fu_6731_a_M_real13_address0;
        else 
            rxmat_M_real_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_13_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real13_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_13_ce0 <= grp_kernel_mmult_fu_6731_a_M_real13_ce0;
        else 
            rxmat_M_real_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_13_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_13_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_13_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_13_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_13_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_14_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real14_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_14_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_14_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_14_address0 <= grp_kernel_mmult_fu_6731_a_M_real14_address0;
        else 
            rxmat_M_real_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_14_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real14_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_14_ce0 <= grp_kernel_mmult_fu_6731_a_M_real14_ce0;
        else 
            rxmat_M_real_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_14_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_14_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_14_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_14_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_14_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_15_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real15_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_15_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_15_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_15_address0 <= grp_kernel_mmult_fu_6731_a_M_real15_address0;
        else 
            rxmat_M_real_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_15_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real15_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_15_ce0 <= grp_kernel_mmult_fu_6731_a_M_real15_ce0;
        else 
            rxmat_M_real_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_15_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_15_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_15_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_15_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_15_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_16_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real16_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_16_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_16_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_16_address0 <= grp_kernel_mmult_fu_6731_a_M_real16_address0;
        else 
            rxmat_M_real_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_16_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real16_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_16_ce0 <= grp_kernel_mmult_fu_6731_a_M_real16_ce0;
        else 
            rxmat_M_real_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_16_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_16_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_16_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_16_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_16_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_16_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_17_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real17_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_17_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_17_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_17_address0 <= grp_kernel_mmult_fu_6731_a_M_real17_address0;
        else 
            rxmat_M_real_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_17_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real17_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_17_ce0 <= grp_kernel_mmult_fu_6731_a_M_real17_ce0;
        else 
            rxmat_M_real_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_17_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_17_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_17_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_17_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_17_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_17_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_18_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real18_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_18_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_18_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_18_address0 <= grp_kernel_mmult_fu_6731_a_M_real18_address0;
        else 
            rxmat_M_real_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_18_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real18_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_18_ce0 <= grp_kernel_mmult_fu_6731_a_M_real18_ce0;
        else 
            rxmat_M_real_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_18_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_18_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_18_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_18_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_18_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_18_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_19_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real19_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_19_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_19_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_19_address0 <= grp_kernel_mmult_fu_6731_a_M_real19_address0;
        else 
            rxmat_M_real_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_19_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real19_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_19_ce0 <= grp_kernel_mmult_fu_6731_a_M_real19_ce0;
        else 
            rxmat_M_real_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_19_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_19_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_19_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_19_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_19_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_19_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_1_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real1_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_1_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_1_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_1_address0 <= grp_kernel_mmult_fu_6731_a_M_real1_address0;
        else 
            rxmat_M_real_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_1_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real1_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_1_ce0 <= grp_kernel_mmult_fu_6731_a_M_real1_ce0;
        else 
            rxmat_M_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_1_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_1_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_1_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_1_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_1_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_20_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real20_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_20_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_20_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_20_address0 <= grp_kernel_mmult_fu_6731_a_M_real20_address0;
        else 
            rxmat_M_real_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_20_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real20_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_20_ce0 <= grp_kernel_mmult_fu_6731_a_M_real20_ce0;
        else 
            rxmat_M_real_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_20_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_20_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_20_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_20_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_20_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_20_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_21_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real21_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_21_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_21_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_21_address0 <= grp_kernel_mmult_fu_6731_a_M_real21_address0;
        else 
            rxmat_M_real_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_21_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real21_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_21_ce0 <= grp_kernel_mmult_fu_6731_a_M_real21_ce0;
        else 
            rxmat_M_real_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_21_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_21_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_21_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_21_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_21_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_21_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_22_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real22_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_22_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_22_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_22_address0 <= grp_kernel_mmult_fu_6731_a_M_real22_address0;
        else 
            rxmat_M_real_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_22_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real22_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_22_ce0 <= grp_kernel_mmult_fu_6731_a_M_real22_ce0;
        else 
            rxmat_M_real_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_22_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_22_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_22_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_22_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_22_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_22_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_23_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real23_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_23_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_23_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_23_address0 <= grp_kernel_mmult_fu_6731_a_M_real23_address0;
        else 
            rxmat_M_real_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_23_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real23_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_23_ce0 <= grp_kernel_mmult_fu_6731_a_M_real23_ce0;
        else 
            rxmat_M_real_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_23_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_23_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_23_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_23_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_23_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_23_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_24_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real24_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_24_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_24_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_24_address0 <= grp_kernel_mmult_fu_6731_a_M_real24_address0;
        else 
            rxmat_M_real_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_24_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real24_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_24_ce0 <= grp_kernel_mmult_fu_6731_a_M_real24_ce0;
        else 
            rxmat_M_real_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_24_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_24_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_24_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_24_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_24_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_24_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_25_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real25_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_25_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_25_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_25_address0 <= grp_kernel_mmult_fu_6731_a_M_real25_address0;
        else 
            rxmat_M_real_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_25_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real25_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_25_ce0 <= grp_kernel_mmult_fu_6731_a_M_real25_ce0;
        else 
            rxmat_M_real_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_25_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_25_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_25_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_25_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_25_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_25_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_26_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real26_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_26_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_26_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_26_address0 <= grp_kernel_mmult_fu_6731_a_M_real26_address0;
        else 
            rxmat_M_real_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_26_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real26_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_26_ce0 <= grp_kernel_mmult_fu_6731_a_M_real26_ce0;
        else 
            rxmat_M_real_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_26_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_26_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_26_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_26_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_26_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_26_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_27_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real27_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_27_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_27_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_27_address0 <= grp_kernel_mmult_fu_6731_a_M_real27_address0;
        else 
            rxmat_M_real_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_27_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real27_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_27_ce0 <= grp_kernel_mmult_fu_6731_a_M_real27_ce0;
        else 
            rxmat_M_real_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_27_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_27_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_27_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_27_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_27_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_27_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_28_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real28_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_28_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_28_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_28_address0 <= grp_kernel_mmult_fu_6731_a_M_real28_address0;
        else 
            rxmat_M_real_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_28_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real28_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_28_ce0 <= grp_kernel_mmult_fu_6731_a_M_real28_ce0;
        else 
            rxmat_M_real_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_28_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_28_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_28_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_28_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_28_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_28_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_29_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real29_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_29_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_29_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_29_address0 <= grp_kernel_mmult_fu_6731_a_M_real29_address0;
        else 
            rxmat_M_real_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_29_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real29_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_29_ce0 <= grp_kernel_mmult_fu_6731_a_M_real29_ce0;
        else 
            rxmat_M_real_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_29_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_29_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_29_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_29_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_29_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_29_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_2_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real2_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_2_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_2_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_2_address0 <= grp_kernel_mmult_fu_6731_a_M_real2_address0;
        else 
            rxmat_M_real_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_2_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real2_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_2_ce0 <= grp_kernel_mmult_fu_6731_a_M_real2_ce0;
        else 
            rxmat_M_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_2_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_2_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_2_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_2_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_2_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_30_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real30_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_30_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_30_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_30_address0 <= grp_kernel_mmult_fu_6731_a_M_real30_address0;
        else 
            rxmat_M_real_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_30_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real30_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_30_ce0 <= grp_kernel_mmult_fu_6731_a_M_real30_ce0;
        else 
            rxmat_M_real_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_30_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_30_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_30_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_30_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_30_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_30_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_31_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real31_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_31_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_31_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_31_address0 <= grp_kernel_mmult_fu_6731_a_M_real31_address0;
        else 
            rxmat_M_real_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_31_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real31_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_31_ce0 <= grp_kernel_mmult_fu_6731_a_M_real31_ce0;
        else 
            rxmat_M_real_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_31_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_31_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_31_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_31_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_31_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_1F) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_1F) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_31_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_32_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real32_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_32_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_32_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_32_address0 <= grp_kernel_mmult_fu_6731_a_M_real32_address0;
        else 
            rxmat_M_real_32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_32_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real32_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_32_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_32_ce0 <= grp_kernel_mmult_fu_6731_a_M_real32_ce0;
        else 
            rxmat_M_real_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_32_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_32_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_32_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_32_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_32_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_20) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_20) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_32_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_33_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real33_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_33_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_33_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_33_address0 <= grp_kernel_mmult_fu_6731_a_M_real33_address0;
        else 
            rxmat_M_real_33_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_33_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real33_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_33_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_33_ce0 <= grp_kernel_mmult_fu_6731_a_M_real33_ce0;
        else 
            rxmat_M_real_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_33_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_33_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_33_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_33_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_33_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_21) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_21) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_33_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_34_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real34_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_34_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_34_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_34_address0 <= grp_kernel_mmult_fu_6731_a_M_real34_address0;
        else 
            rxmat_M_real_34_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_34_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real34_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_34_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_34_ce0 <= grp_kernel_mmult_fu_6731_a_M_real34_ce0;
        else 
            rxmat_M_real_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_34_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_34_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_34_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_34_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_34_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_22) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_22) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_34_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_35_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real35_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_35_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_35_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_35_address0 <= grp_kernel_mmult_fu_6731_a_M_real35_address0;
        else 
            rxmat_M_real_35_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_35_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real35_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_35_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_35_ce0 <= grp_kernel_mmult_fu_6731_a_M_real35_ce0;
        else 
            rxmat_M_real_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_35_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_35_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_35_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_35_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_35_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_23) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_23) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_35_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_36_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real36_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_36_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_36_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_36_address0 <= grp_kernel_mmult_fu_6731_a_M_real36_address0;
        else 
            rxmat_M_real_36_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_36_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real36_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_36_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_36_ce0 <= grp_kernel_mmult_fu_6731_a_M_real36_ce0;
        else 
            rxmat_M_real_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_36_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_36_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_36_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_36_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_36_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_24) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_24) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_36_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_37_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real37_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_37_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_37_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_37_address0 <= grp_kernel_mmult_fu_6731_a_M_real37_address0;
        else 
            rxmat_M_real_37_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_37_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real37_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_37_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_37_ce0 <= grp_kernel_mmult_fu_6731_a_M_real37_ce0;
        else 
            rxmat_M_real_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_37_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_37_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_37_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_37_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_37_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_25) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_25) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_37_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_38_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real38_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_38_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_38_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_38_address0 <= grp_kernel_mmult_fu_6731_a_M_real38_address0;
        else 
            rxmat_M_real_38_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_38_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real38_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_38_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_38_ce0 <= grp_kernel_mmult_fu_6731_a_M_real38_ce0;
        else 
            rxmat_M_real_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_38_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_38_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_38_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_38_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_38_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_26) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_26) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_38_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_39_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real39_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_39_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_39_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_39_address0 <= grp_kernel_mmult_fu_6731_a_M_real39_address0;
        else 
            rxmat_M_real_39_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_39_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real39_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_39_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_39_ce0 <= grp_kernel_mmult_fu_6731_a_M_real39_ce0;
        else 
            rxmat_M_real_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_39_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_39_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_39_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_39_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_39_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_27) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_27) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_39_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_3_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real3_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_3_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_3_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_3_address0 <= grp_kernel_mmult_fu_6731_a_M_real3_address0;
        else 
            rxmat_M_real_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_3_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real3_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_3_ce0 <= grp_kernel_mmult_fu_6731_a_M_real3_ce0;
        else 
            rxmat_M_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_3_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_3_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_3_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_3_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_3_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_40_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real40_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_40_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_40_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_40_address0 <= grp_kernel_mmult_fu_6731_a_M_real40_address0;
        else 
            rxmat_M_real_40_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_40_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real40_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_40_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_40_ce0 <= grp_kernel_mmult_fu_6731_a_M_real40_ce0;
        else 
            rxmat_M_real_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_40_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_40_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_40_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_40_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_40_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_28) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_28) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_40_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_41_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real41_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_41_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_41_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_41_address0 <= grp_kernel_mmult_fu_6731_a_M_real41_address0;
        else 
            rxmat_M_real_41_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_41_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real41_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_41_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_41_ce0 <= grp_kernel_mmult_fu_6731_a_M_real41_ce0;
        else 
            rxmat_M_real_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_41_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_41_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_41_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_41_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_41_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_29) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_29) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_41_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_42_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real42_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_42_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_42_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_42_address0 <= grp_kernel_mmult_fu_6731_a_M_real42_address0;
        else 
            rxmat_M_real_42_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_42_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real42_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_42_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_42_ce0 <= grp_kernel_mmult_fu_6731_a_M_real42_ce0;
        else 
            rxmat_M_real_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_42_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_42_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_42_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_42_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_42_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_2A) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2A) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_42_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_43_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real43_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_43_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_43_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_43_address0 <= grp_kernel_mmult_fu_6731_a_M_real43_address0;
        else 
            rxmat_M_real_43_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_43_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real43_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_43_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_43_ce0 <= grp_kernel_mmult_fu_6731_a_M_real43_ce0;
        else 
            rxmat_M_real_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_43_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_43_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_43_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_43_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_43_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_2B) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2B) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_43_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_44_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real44_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_44_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_44_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_44_address0 <= grp_kernel_mmult_fu_6731_a_M_real44_address0;
        else 
            rxmat_M_real_44_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_44_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real44_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_44_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_44_ce0 <= grp_kernel_mmult_fu_6731_a_M_real44_ce0;
        else 
            rxmat_M_real_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_44_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_44_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_44_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_44_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_44_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_2C) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2C) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_44_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_45_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real45_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_45_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_45_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_45_address0 <= grp_kernel_mmult_fu_6731_a_M_real45_address0;
        else 
            rxmat_M_real_45_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_45_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real45_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_45_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_45_ce0 <= grp_kernel_mmult_fu_6731_a_M_real45_ce0;
        else 
            rxmat_M_real_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_45_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_45_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_45_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_45_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_45_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_2D) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2D) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_45_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_46_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real46_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_46_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_46_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_46_address0 <= grp_kernel_mmult_fu_6731_a_M_real46_address0;
        else 
            rxmat_M_real_46_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_46_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real46_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_46_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_46_ce0 <= grp_kernel_mmult_fu_6731_a_M_real46_ce0;
        else 
            rxmat_M_real_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_46_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_46_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_46_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_46_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_46_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_2E) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2E) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_46_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_47_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real47_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_47_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_47_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_47_address0 <= grp_kernel_mmult_fu_6731_a_M_real47_address0;
        else 
            rxmat_M_real_47_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_47_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real47_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_47_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_47_ce0 <= grp_kernel_mmult_fu_6731_a_M_real47_ce0;
        else 
            rxmat_M_real_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_47_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_47_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_47_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_47_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_47_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_2F) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_2F) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_47_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_48_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real48_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_48_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_48_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_48_address0 <= grp_kernel_mmult_fu_6731_a_M_real48_address0;
        else 
            rxmat_M_real_48_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_48_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real48_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_48_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_48_ce0 <= grp_kernel_mmult_fu_6731_a_M_real48_ce0;
        else 
            rxmat_M_real_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_48_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_48_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_48_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_48_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_48_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_30) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_30) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_48_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_49_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real49_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_49_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_49_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_49_address0 <= grp_kernel_mmult_fu_6731_a_M_real49_address0;
        else 
            rxmat_M_real_49_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_49_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real49_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_49_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_49_ce0 <= grp_kernel_mmult_fu_6731_a_M_real49_ce0;
        else 
            rxmat_M_real_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_49_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_49_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_49_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_49_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_49_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_31) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_31) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_49_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_4_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real4_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_4_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_4_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_4_address0 <= grp_kernel_mmult_fu_6731_a_M_real4_address0;
        else 
            rxmat_M_real_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_4_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real4_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_4_ce0 <= grp_kernel_mmult_fu_6731_a_M_real4_ce0;
        else 
            rxmat_M_real_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_4_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_4_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_4_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_4_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_4_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_50_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real50_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_50_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_50_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_50_address0 <= grp_kernel_mmult_fu_6731_a_M_real50_address0;
        else 
            rxmat_M_real_50_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_50_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real50_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_50_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_50_ce0 <= grp_kernel_mmult_fu_6731_a_M_real50_ce0;
        else 
            rxmat_M_real_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_50_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_50_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_50_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_50_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_50_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_32) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_32) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_50_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_51_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real51_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_51_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_51_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_51_address0 <= grp_kernel_mmult_fu_6731_a_M_real51_address0;
        else 
            rxmat_M_real_51_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_51_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real51_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_51_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_51_ce0 <= grp_kernel_mmult_fu_6731_a_M_real51_ce0;
        else 
            rxmat_M_real_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_51_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_51_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_51_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_51_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_51_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_33) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_33) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_51_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_52_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real52_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_52_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_52_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_52_address0 <= grp_kernel_mmult_fu_6731_a_M_real52_address0;
        else 
            rxmat_M_real_52_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_52_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real52_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_52_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_52_ce0 <= grp_kernel_mmult_fu_6731_a_M_real52_ce0;
        else 
            rxmat_M_real_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_52_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_52_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_52_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_52_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_52_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_34) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_34) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_52_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_53_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real53_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_53_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_53_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_53_address0 <= grp_kernel_mmult_fu_6731_a_M_real53_address0;
        else 
            rxmat_M_real_53_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_53_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real53_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_53_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_53_ce0 <= grp_kernel_mmult_fu_6731_a_M_real53_ce0;
        else 
            rxmat_M_real_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_53_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_53_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_53_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_53_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_53_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_35) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_35) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_53_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_54_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real54_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_54_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_54_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_54_address0 <= grp_kernel_mmult_fu_6731_a_M_real54_address0;
        else 
            rxmat_M_real_54_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_54_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real54_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_54_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_54_ce0 <= grp_kernel_mmult_fu_6731_a_M_real54_ce0;
        else 
            rxmat_M_real_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_54_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_54_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_54_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_54_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_54_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_36) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_36) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_54_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_55_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real55_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_55_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_55_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_55_address0 <= grp_kernel_mmult_fu_6731_a_M_real55_address0;
        else 
            rxmat_M_real_55_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_55_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real55_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_55_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_55_ce0 <= grp_kernel_mmult_fu_6731_a_M_real55_ce0;
        else 
            rxmat_M_real_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_55_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_55_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_55_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_55_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_55_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_37) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_37) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_55_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_56_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real56_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_56_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_56_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_56_address0 <= grp_kernel_mmult_fu_6731_a_M_real56_address0;
        else 
            rxmat_M_real_56_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_56_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real56_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_56_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_56_ce0 <= grp_kernel_mmult_fu_6731_a_M_real56_ce0;
        else 
            rxmat_M_real_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_56_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_56_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_56_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_56_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_56_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_38) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_38) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_56_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_57_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real57_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_57_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_57_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_57_address0 <= grp_kernel_mmult_fu_6731_a_M_real57_address0;
        else 
            rxmat_M_real_57_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_57_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real57_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_57_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_57_ce0 <= grp_kernel_mmult_fu_6731_a_M_real57_ce0;
        else 
            rxmat_M_real_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_57_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_57_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_57_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_57_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_57_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_39) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_39) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_57_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_58_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real58_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_58_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_58_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_58_address0 <= grp_kernel_mmult_fu_6731_a_M_real58_address0;
        else 
            rxmat_M_real_58_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_58_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real58_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_58_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_58_ce0 <= grp_kernel_mmult_fu_6731_a_M_real58_ce0;
        else 
            rxmat_M_real_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_58_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_58_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_58_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_58_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_58_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_3A) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3A) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_58_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_59_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real59_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_59_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_59_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_59_address0 <= grp_kernel_mmult_fu_6731_a_M_real59_address0;
        else 
            rxmat_M_real_59_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_59_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real59_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_59_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_59_ce0 <= grp_kernel_mmult_fu_6731_a_M_real59_ce0;
        else 
            rxmat_M_real_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_59_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_59_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_59_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_59_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_59_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_3B) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3B) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_59_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_5_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real5_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_5_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_5_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_5_address0 <= grp_kernel_mmult_fu_6731_a_M_real5_address0;
        else 
            rxmat_M_real_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_5_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real5_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_5_ce0 <= grp_kernel_mmult_fu_6731_a_M_real5_ce0;
        else 
            rxmat_M_real_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_5_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_5_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_5_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_5_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_5_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_60_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real60_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_60_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_60_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_60_address0 <= grp_kernel_mmult_fu_6731_a_M_real60_address0;
        else 
            rxmat_M_real_60_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_60_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real60_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_60_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_60_ce0 <= grp_kernel_mmult_fu_6731_a_M_real60_ce0;
        else 
            rxmat_M_real_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_60_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_60_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_60_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_60_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_60_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_3C) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3C) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_60_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_61_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real61_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_61_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_61_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_61_address0 <= grp_kernel_mmult_fu_6731_a_M_real61_address0;
        else 
            rxmat_M_real_61_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_61_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real61_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_61_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_61_ce0 <= grp_kernel_mmult_fu_6731_a_M_real61_ce0;
        else 
            rxmat_M_real_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_61_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_61_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_61_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_61_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_61_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_3D) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3D) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_61_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_62_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real62_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_62_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_62_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_62_address0 <= grp_kernel_mmult_fu_6731_a_M_real62_address0;
        else 
            rxmat_M_real_62_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_62_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real62_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_62_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_62_ce0 <= grp_kernel_mmult_fu_6731_a_M_real62_ce0;
        else 
            rxmat_M_real_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_62_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_62_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_62_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_62_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_62_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_3E) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3E) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_62_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_63_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real63_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_63_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_63_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_63_address0 <= grp_kernel_mmult_fu_6731_a_M_real63_address0;
        else 
            rxmat_M_real_63_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_63_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real63_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_63_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_63_ce0 <= grp_kernel_mmult_fu_6731_a_M_real63_ce0;
        else 
            rxmat_M_real_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_63_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_63_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_63_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_63_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_63_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_3F) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_3F) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_63_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_6_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real6_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_6_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_6_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_6_address0 <= grp_kernel_mmult_fu_6731_a_M_real6_address0;
        else 
            rxmat_M_real_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_6_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real6_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_6_ce0 <= grp_kernel_mmult_fu_6731_a_M_real6_ce0;
        else 
            rxmat_M_real_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_6_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_6_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_6_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_6_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_6_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_7_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real7_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_7_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_7_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_7_address0 <= grp_kernel_mmult_fu_6731_a_M_real7_address0;
        else 
            rxmat_M_real_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_7_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real7_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_7_ce0 <= grp_kernel_mmult_fu_6731_a_M_real7_ce0;
        else 
            rxmat_M_real_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_7_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_7_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_7_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_7_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_7_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_8_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real8_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_8_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_8_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_8_address0 <= grp_kernel_mmult_fu_6731_a_M_real8_address0;
        else 
            rxmat_M_real_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_8_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real8_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_8_ce0 <= grp_kernel_mmult_fu_6731_a_M_real8_ce0;
        else 
            rxmat_M_real_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_8_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_8_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_8_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_8_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_8_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_9_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real9_address0, zext_ln1027_fu_7067_p1, zext_ln103_1_fu_7464_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_9_address0 <= zext_ln103_1_fu_7464_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_9_address0 <= zext_ln1027_fu_7067_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_9_address0 <= grp_kernel_mmult_fu_6731_a_M_real9_address0;
        else 
            rxmat_M_real_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_9_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_a_M_real9_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            rxmat_M_real_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rxmat_M_real_9_ce0 <= grp_kernel_mmult_fu_6731_a_M_real9_ce0;
        else 
            rxmat_M_real_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_9_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, bitcast_ln103_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_M_real_9_d0 <= bitcast_ln103_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_9_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_9_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state3, trunc_ln1027_fu_7043_p1, trunc_ln103_fu_7440_p1)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (trunc_ln103_fu_7440_p1 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln1027_fu_7043_p1 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            rxmat_M_real_9_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_stream_TDATA_blk_n_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2)
    begin
        if ((((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_stream_TDATA_blk_n <= rxmat_stream_TVALID;
        else 
            rxmat_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxmat_stream_TREADY_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state6, icmp_ln98_fu_7388_p2, ap_CS_fsm_state8, icmp_ln108_fu_7606_p2)
    begin
        if (((not(((icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln98_fu_7388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln108_fu_7606_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            rxmat_stream_TREADY <= ap_const_logic_1;
        else 
            rxmat_stream_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    select_ln103_1_fu_7420_p3 <= 
        i_fu_7400_p2 when (icmp_ln99_fu_7406_p2(0) = '1') else 
        i_0_reg_6599;
    select_ln103_fu_7412_p3 <= 
        ap_const_lv13_0 when (icmp_ln99_fu_7406_p2(0) = '1') else 
        j_0_reg_6610;
    select_ln113_1_fu_7638_p3 <= 
        i_1_fu_7618_p2 when (icmp_ln109_fu_7624_p2(0) = '1') else 
        i9_0_reg_6632;
    select_ln113_fu_7630_p3 <= 
        ap_const_lv13_0 when (icmp_ln109_fu_7624_p2(0) = '1') else 
        j10_0_reg_6643;
    select_ln126_1_fu_7856_p3 <= 
        i_2_fu_7836_p2 when (icmp_ln122_fu_7842_p2(0) = '1') else 
        i12_0_reg_6665;
    select_ln126_fu_7848_p3 <= 
        ap_const_lv5_0 when (icmp_ln122_fu_7842_p2(0) = '1') else 
        j13_0_reg_6676;
    select_ln136_1_fu_8074_p3 <= 
        i_3_fu_8054_p2 when (icmp_ln132_fu_8060_p2(0) = '1') else 
        i15_0_reg_6698;
    select_ln136_fu_8066_p3 <= 
        ap_const_lv5_0 when (icmp_ln132_fu_8060_p2(0) = '1') else 
        j16_0_reg_6709;
    temp_last_V_fu_8829_p2 <= "1" when (i18_0_reg_6720 = ap_const_lv5_F) else "0";
    tmp_11_fu_7444_p4 <= select_ln103_fu_7412_p3(12 downto 6);
    tmp_12_fu_7878_p3 <= (zext_ln126_1_mid2_v_fu_7868_p4 & ap_const_lv4_0);
    tmp_13_fu_8096_p3 <= (zext_ln136_1_mid2_v_fu_8086_p4 & ap_const_lv4_0);
    tmp_14_fu_7662_p4 <= select_ln113_fu_7630_p3(12 downto 6);
    tmp_1_fu_7057_p4 <= ((ap_const_lv2_0 & phi_ln85_reg_6542) & tmp_fu_7047_p4);
    tmp_4_fu_7428_p3 <= (select_ln103_1_fu_7420_p3 & ap_const_lv6_0);
    tmp_7_fu_7646_p3 <= (select_ln113_1_fu_7638_p3 & ap_const_lv6_0);
    tmp_8_fu_7237_p3 <= (tmp_2_reg_8881 & phi_ln88_1_reg_6577);
    tmp_fu_7047_p4 <= phi_ln85_1_reg_6554(11 downto 6);
    tmp_last_V_1_fu_8835_p3 <= 
        temp_last_V_fu_8829_p2 when (icmp_ln155_reg_9149(0) = '1') else 
        tmp_last_V_fu_1370;
    trunc_ln1027_1_fu_7217_p1 <= phi_ln88_reg_6565(6 - 1 downto 0);
    trunc_ln1027_fu_7043_p1 <= phi_ln85_1_reg_6554(6 - 1 downto 0);
    trunc_ln103_fu_7440_p1 <= select_ln103_fu_7412_p3(6 - 1 downto 0);
    trunc_ln113_fu_7658_p1 <= select_ln113_fu_7630_p3(6 - 1 downto 0);
    trunc_ln126_fu_7864_p1 <= select_ln126_1_fu_7856_p3(6 - 1 downto 0);
    trunc_ln136_fu_8082_p1 <= select_ln136_1_fu_8074_p3(6 - 1 downto 0);
    trunc_ln147_fu_8760_p1 <= i18_0_reg_6720(4 - 1 downto 0);

    xmat_M_imag_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_0_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_0_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_0_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_0_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_0_address0;
        else 
            xmat_M_imag_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_0_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_0_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_0_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_0_ce0;
        else 
            xmat_M_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_0_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_0_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_0_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_0_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_0)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_0_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_10_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_10_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_10_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_10_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_10_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_10_address0;
        else 
            xmat_M_imag_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_10_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_10_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_10_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_10_ce0;
        else 
            xmat_M_imag_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_10_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_10_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_10_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_10_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_A)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_10_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_11_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_11_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_11_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_11_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_11_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_11_address0;
        else 
            xmat_M_imag_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_11_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_11_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_11_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_11_ce0;
        else 
            xmat_M_imag_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_11_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_11_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_11_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_11_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_B)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_11_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_12_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_12_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_12_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_12_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_12_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_12_address0;
        else 
            xmat_M_imag_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_12_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_12_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_12_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_12_ce0;
        else 
            xmat_M_imag_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_12_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_12_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_12_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_12_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_C)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_12_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_13_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_13_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_13_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_13_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_13_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_13_address0;
        else 
            xmat_M_imag_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_13_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_13_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_13_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_13_ce0;
        else 
            xmat_M_imag_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_13_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_13_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_13_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_13_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_D)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_13_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_14_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_14_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_14_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_14_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_14_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_14_address0;
        else 
            xmat_M_imag_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_14_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_14_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_14_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_14_ce0;
        else 
            xmat_M_imag_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_14_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_14_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_14_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_14_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_E)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_14_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_15_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_15_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_15_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_15_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_15_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_15_address0;
        else 
            xmat_M_imag_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_15_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_15_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_15_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_15_ce0;
        else 
            xmat_M_imag_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_15_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_15_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_15_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_15_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_F)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_15_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_16_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_16_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_16_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_16_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_16_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_16_address0;
        else 
            xmat_M_imag_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_16_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_16_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_16_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_16_ce0;
        else 
            xmat_M_imag_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_16_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_16_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_16_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_16_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_16_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_10)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_16_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_17_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_17_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_17_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_17_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_17_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_17_address0;
        else 
            xmat_M_imag_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_17_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_17_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_17_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_17_ce0;
        else 
            xmat_M_imag_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_17_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_17_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_17_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_17_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_17_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_11)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_17_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_18_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_18_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_18_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_18_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_18_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_18_address0;
        else 
            xmat_M_imag_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_18_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_18_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_18_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_18_ce0;
        else 
            xmat_M_imag_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_18_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_18_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_18_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_18_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_18_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_12)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_18_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_19_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_19_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_19_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_19_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_19_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_19_address0;
        else 
            xmat_M_imag_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_19_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_19_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_19_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_19_ce0;
        else 
            xmat_M_imag_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_19_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_19_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_19_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_19_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_19_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_13)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_19_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_1_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_1_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_1_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_1_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_1_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_1_address0;
        else 
            xmat_M_imag_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_1_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_1_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_1_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_1_ce0;
        else 
            xmat_M_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_1_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_1_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_1_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_1_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_1_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_20_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_20_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_20_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_20_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_20_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_20_address0;
        else 
            xmat_M_imag_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_20_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_20_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_20_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_20_ce0;
        else 
            xmat_M_imag_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_20_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_20_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_20_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_20_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_20_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_14)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_20_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_21_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_21_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_21_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_21_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_21_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_21_address0;
        else 
            xmat_M_imag_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_21_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_21_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_21_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_21_ce0;
        else 
            xmat_M_imag_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_21_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_21_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_21_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_21_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_21_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_15)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_21_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_22_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_22_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_22_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_22_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_22_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_22_address0;
        else 
            xmat_M_imag_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_22_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_22_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_22_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_22_ce0;
        else 
            xmat_M_imag_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_22_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_22_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_22_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_22_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_22_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_16)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_22_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_23_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_23_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_23_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_23_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_23_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_23_address0;
        else 
            xmat_M_imag_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_23_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_23_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_23_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_23_ce0;
        else 
            xmat_M_imag_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_23_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_23_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_23_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_23_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_23_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_17)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_23_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_24_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_24_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_24_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_24_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_24_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_24_address0;
        else 
            xmat_M_imag_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_24_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_24_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_24_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_24_ce0;
        else 
            xmat_M_imag_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_24_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_24_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_24_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_24_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_24_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_18)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_24_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_25_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_25_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_25_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_25_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_25_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_25_address0;
        else 
            xmat_M_imag_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_25_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_25_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_25_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_25_ce0;
        else 
            xmat_M_imag_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_25_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_25_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_25_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_25_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_25_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_19)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_25_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_26_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_26_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_26_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_26_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_26_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_26_address0;
        else 
            xmat_M_imag_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_26_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_26_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_26_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_26_ce0;
        else 
            xmat_M_imag_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_26_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_26_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_26_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_26_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_26_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1A)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_26_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_27_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_27_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_27_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_27_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_27_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_27_address0;
        else 
            xmat_M_imag_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_27_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_27_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_27_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_27_ce0;
        else 
            xmat_M_imag_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_27_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_27_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_27_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_27_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_27_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1B)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_27_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_28_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_28_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_28_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_28_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_28_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_28_address0;
        else 
            xmat_M_imag_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_28_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_28_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_28_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_28_ce0;
        else 
            xmat_M_imag_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_28_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_28_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_28_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_28_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_28_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1C)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_28_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_29_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_29_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_29_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_29_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_29_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_29_address0;
        else 
            xmat_M_imag_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_29_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_29_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_29_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_29_ce0;
        else 
            xmat_M_imag_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_29_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_29_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_29_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_29_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_29_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1D)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_29_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_2_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_2_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_2_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_2_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_2_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_2_address0;
        else 
            xmat_M_imag_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_2_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_2_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_2_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_2_ce0;
        else 
            xmat_M_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_2_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_2_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_2_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_2_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_2_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_30_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_30_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_30_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_30_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_30_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_30_address0;
        else 
            xmat_M_imag_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_30_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_30_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_30_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_30_ce0;
        else 
            xmat_M_imag_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_30_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_30_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_30_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_30_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_30_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1E)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_30_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_31_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_31_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_31_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_31_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_31_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_31_address0;
        else 
            xmat_M_imag_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_31_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_31_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_31_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_31_ce0;
        else 
            xmat_M_imag_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_31_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_31_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_31_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_31_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_31_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1F)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_1F) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_31_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_32_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_32_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_32_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_32_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_32_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_32_address0;
        else 
            xmat_M_imag_32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_32_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_32_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_32_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_32_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_32_ce0;
        else 
            xmat_M_imag_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_32_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_32_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_32_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_32_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_32_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_20)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_20) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_32_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_33_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_33_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_33_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_33_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_33_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_33_address0;
        else 
            xmat_M_imag_33_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_33_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_33_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_33_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_33_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_33_ce0;
        else 
            xmat_M_imag_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_33_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_33_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_33_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_33_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_33_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_21)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_21) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_33_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_34_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_34_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_34_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_34_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_34_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_34_address0;
        else 
            xmat_M_imag_34_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_34_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_34_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_34_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_34_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_34_ce0;
        else 
            xmat_M_imag_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_34_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_34_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_34_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_34_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_34_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_22)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_22) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_34_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_35_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_35_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_35_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_35_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_35_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_35_address0;
        else 
            xmat_M_imag_35_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_35_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_35_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_35_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_35_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_35_ce0;
        else 
            xmat_M_imag_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_35_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_35_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_35_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_35_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_35_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_23)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_23) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_35_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_36_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_36_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_36_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_36_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_36_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_36_address0;
        else 
            xmat_M_imag_36_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_36_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_36_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_36_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_36_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_36_ce0;
        else 
            xmat_M_imag_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_36_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_36_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_36_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_36_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_36_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_24)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_24) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_36_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_37_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_37_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_37_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_37_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_37_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_37_address0;
        else 
            xmat_M_imag_37_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_37_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_37_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_37_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_37_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_37_ce0;
        else 
            xmat_M_imag_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_37_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_37_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_37_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_37_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_37_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_25)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_25) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_37_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_38_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_38_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_38_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_38_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_38_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_38_address0;
        else 
            xmat_M_imag_38_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_38_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_38_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_38_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_38_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_38_ce0;
        else 
            xmat_M_imag_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_38_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_38_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_38_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_38_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_38_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_26)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_26) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_38_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_39_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_39_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_39_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_39_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_39_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_39_address0;
        else 
            xmat_M_imag_39_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_39_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_39_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_39_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_39_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_39_ce0;
        else 
            xmat_M_imag_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_39_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_39_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_39_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_39_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_39_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_27)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_27) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_39_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_3_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_3_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_3_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_3_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_3_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_3_address0;
        else 
            xmat_M_imag_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_3_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_3_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_3_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_3_ce0;
        else 
            xmat_M_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_3_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_3_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_3_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_3_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_3_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_40_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_40_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_40_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_40_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_40_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_40_address0;
        else 
            xmat_M_imag_40_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_40_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_40_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_40_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_40_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_40_ce0;
        else 
            xmat_M_imag_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_40_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_40_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_40_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_40_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_40_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_28)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_28) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_40_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_41_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_41_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_41_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_41_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_41_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_41_address0;
        else 
            xmat_M_imag_41_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_41_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_41_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_41_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_41_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_41_ce0;
        else 
            xmat_M_imag_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_41_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_41_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_41_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_41_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_41_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_29)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_29) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_41_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_42_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_42_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_42_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_42_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_42_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_42_address0;
        else 
            xmat_M_imag_42_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_42_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_42_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_42_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_42_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_42_ce0;
        else 
            xmat_M_imag_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_42_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_42_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_42_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_42_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_42_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2A)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_2A) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_42_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_43_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_43_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_43_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_43_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_43_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_43_address0;
        else 
            xmat_M_imag_43_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_43_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_43_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_43_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_43_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_43_ce0;
        else 
            xmat_M_imag_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_43_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_43_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_43_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_43_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_43_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2B)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_2B) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_43_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_44_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_44_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_44_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_44_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_44_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_44_address0;
        else 
            xmat_M_imag_44_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_44_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_44_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_44_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_44_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_44_ce0;
        else 
            xmat_M_imag_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_44_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_44_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_44_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_44_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_44_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2C)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_2C) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_44_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_45_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_45_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_45_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_45_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_45_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_45_address0;
        else 
            xmat_M_imag_45_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_45_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_45_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_45_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_45_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_45_ce0;
        else 
            xmat_M_imag_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_45_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_45_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_45_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_45_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_45_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2D)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_2D) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_45_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_46_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_46_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_46_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_46_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_46_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_46_address0;
        else 
            xmat_M_imag_46_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_46_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_46_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_46_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_46_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_46_ce0;
        else 
            xmat_M_imag_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_46_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_46_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_46_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_46_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_46_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2E)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_2E) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_46_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_47_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_47_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_47_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_47_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_47_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_47_address0;
        else 
            xmat_M_imag_47_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_47_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_47_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_47_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_47_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_47_ce0;
        else 
            xmat_M_imag_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_47_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_47_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_47_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_47_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_47_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2F)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_2F) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_47_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_48_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_48_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_48_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_48_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_48_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_48_address0;
        else 
            xmat_M_imag_48_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_48_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_48_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_48_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_48_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_48_ce0;
        else 
            xmat_M_imag_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_48_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_48_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_48_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_48_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_48_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_30)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_30) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_48_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_49_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_49_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_49_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_49_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_49_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_49_address0;
        else 
            xmat_M_imag_49_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_49_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_49_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_49_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_49_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_49_ce0;
        else 
            xmat_M_imag_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_49_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_49_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_49_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_49_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_49_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_31)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_31) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_49_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_4_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_4_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_4_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_4_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_4_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_4_address0;
        else 
            xmat_M_imag_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_4_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_4_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_4_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_4_ce0;
        else 
            xmat_M_imag_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_4_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_4_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_4_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_4_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_4)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_4_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_50_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_50_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_50_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_50_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_50_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_50_address0;
        else 
            xmat_M_imag_50_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_50_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_50_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_50_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_50_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_50_ce0;
        else 
            xmat_M_imag_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_50_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_50_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_50_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_50_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_50_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_32)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_32) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_50_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_51_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_51_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_51_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_51_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_51_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_51_address0;
        else 
            xmat_M_imag_51_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_51_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_51_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_51_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_51_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_51_ce0;
        else 
            xmat_M_imag_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_51_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_51_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_51_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_51_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_51_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_33)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_33) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_51_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_52_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_52_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_52_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_52_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_52_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_52_address0;
        else 
            xmat_M_imag_52_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_52_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_52_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_52_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_52_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_52_ce0;
        else 
            xmat_M_imag_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_52_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_52_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_52_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_52_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_52_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_34)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_34) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_52_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_53_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_53_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_53_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_53_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_53_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_53_address0;
        else 
            xmat_M_imag_53_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_53_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_53_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_53_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_53_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_53_ce0;
        else 
            xmat_M_imag_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_53_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_53_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_53_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_53_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_53_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_35)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_35) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_53_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_54_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_54_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_54_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_54_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_54_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_54_address0;
        else 
            xmat_M_imag_54_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_54_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_54_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_54_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_54_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_54_ce0;
        else 
            xmat_M_imag_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_54_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_54_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_54_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_54_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_54_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_36)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_36) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_54_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_55_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_55_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_55_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_55_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_55_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_55_address0;
        else 
            xmat_M_imag_55_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_55_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_55_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_55_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_55_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_55_ce0;
        else 
            xmat_M_imag_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_55_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_55_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_55_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_55_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_55_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_37)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_37) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_55_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_56_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_56_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_56_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_56_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_56_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_56_address0;
        else 
            xmat_M_imag_56_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_56_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_56_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_56_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_56_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_56_ce0;
        else 
            xmat_M_imag_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_56_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_56_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_56_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_56_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_56_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_38)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_38) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_56_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_57_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_57_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_57_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_57_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_57_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_57_address0;
        else 
            xmat_M_imag_57_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_57_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_57_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_57_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_57_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_57_ce0;
        else 
            xmat_M_imag_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_57_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_57_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_57_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_57_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_57_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_39)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_39) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_57_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_58_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_58_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_58_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_58_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_58_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_58_address0;
        else 
            xmat_M_imag_58_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_58_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_58_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_58_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_58_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_58_ce0;
        else 
            xmat_M_imag_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_58_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_58_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_58_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_58_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_58_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3A)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_3A) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_58_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_59_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_59_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_59_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_59_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_59_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_59_address0;
        else 
            xmat_M_imag_59_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_59_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_59_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_59_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_59_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_59_ce0;
        else 
            xmat_M_imag_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_59_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_59_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_59_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_59_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_59_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3B)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_3B) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_59_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_5_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_5_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_5_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_5_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_5_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_5_address0;
        else 
            xmat_M_imag_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_5_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_5_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_5_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_5_ce0;
        else 
            xmat_M_imag_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_5_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_5_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_5_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_5_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_5)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_5_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_60_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_60_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_60_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_60_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_60_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_60_address0;
        else 
            xmat_M_imag_60_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_60_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_60_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_60_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_60_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_60_ce0;
        else 
            xmat_M_imag_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_60_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_60_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_60_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_60_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_60_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3C)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_3C) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_60_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_61_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_61_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_61_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_61_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_61_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_61_address0;
        else 
            xmat_M_imag_61_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_61_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_61_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_61_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_61_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_61_ce0;
        else 
            xmat_M_imag_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_61_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_61_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_61_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_61_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_61_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3D)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_3D) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_61_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_62_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_62_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_62_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_62_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_62_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_62_address0;
        else 
            xmat_M_imag_62_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_62_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_62_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_62_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_62_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_62_ce0;
        else 
            xmat_M_imag_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_62_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_62_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_62_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_62_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_62_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3E)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_3E) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_62_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_63_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_63_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_63_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_63_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_63_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_63_address0;
        else 
            xmat_M_imag_63_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_63_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_63_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_63_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_63_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_63_ce0;
        else 
            xmat_M_imag_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_63_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_63_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_63_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_63_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_63_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3F)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_3F) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_63_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_6_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_6_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_6_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_6_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_6_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_6_address0;
        else 
            xmat_M_imag_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_6_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_6_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_6_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_6_ce0;
        else 
            xmat_M_imag_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_6_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_6_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_6_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_6_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_6)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_6_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_7_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_7_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_7_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_7_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_7_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_7_address0;
        else 
            xmat_M_imag_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_7_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_7_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_7_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_7_ce0;
        else 
            xmat_M_imag_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_7_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_7_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_7_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_7_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_7)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_7_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_8_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_8_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_8_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_8_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_8_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_8_address0;
        else 
            xmat_M_imag_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_8_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_8_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_8_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_8_ce0;
        else 
            xmat_M_imag_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_8_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_8_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_8_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_8_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_8)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_8_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_9_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_9_address0, zext_ln1027_1_fu_7244_p1, zext_ln136_1_fu_8118_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_9_address0 <= zext_ln136_1_fu_8118_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_9_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_9_address0 <= grp_kernel_mmult_fu_6731_b_M_imag_9_address0;
        else 
            xmat_M_imag_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_9_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_imag_9_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_imag_9_ce0 <= grp_kernel_mmult_fu_6731_b_M_imag_9_ce0;
        else 
            xmat_M_imag_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_9_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state5, bitcast_ln136_fu_8186_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            xmat_M_imag_9_d0 <= bitcast_ln136_fu_8186_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_9_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_9_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln136_fu_8082_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_9)) or (not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (trunc_ln136_fu_8082_p1 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            xmat_M_imag_9_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_0_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_0_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_0_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_0_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_0_address0 <= grp_kernel_mmult_fu_6731_b_M_real_0_address0;
        else 
            xmat_M_real_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_0_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_0_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_0_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_0_ce0;
        else 
            xmat_M_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_0_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_0_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_0_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_0_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_0)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_0_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_10_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_10_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_10_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_10_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_10_address0 <= grp_kernel_mmult_fu_6731_b_M_real_10_address0;
        else 
            xmat_M_real_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_10_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_10_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_10_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_10_ce0;
        else 
            xmat_M_real_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_10_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_10_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_10_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_10_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_A)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_10_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_11_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_11_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_11_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_11_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_11_address0 <= grp_kernel_mmult_fu_6731_b_M_real_11_address0;
        else 
            xmat_M_real_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_11_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_11_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_11_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_11_ce0;
        else 
            xmat_M_real_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_11_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_11_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_11_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_11_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_B)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_11_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_12_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_12_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_12_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_12_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_12_address0 <= grp_kernel_mmult_fu_6731_b_M_real_12_address0;
        else 
            xmat_M_real_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_12_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_12_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_12_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_12_ce0;
        else 
            xmat_M_real_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_12_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_12_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_12_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_12_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_C)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_12_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_13_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_13_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_13_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_13_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_13_address0 <= grp_kernel_mmult_fu_6731_b_M_real_13_address0;
        else 
            xmat_M_real_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_13_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_13_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_13_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_13_ce0;
        else 
            xmat_M_real_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_13_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_13_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_13_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_13_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_D)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_13_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_14_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_14_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_14_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_14_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_14_address0 <= grp_kernel_mmult_fu_6731_b_M_real_14_address0;
        else 
            xmat_M_real_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_14_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_14_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_14_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_14_ce0;
        else 
            xmat_M_real_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_14_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_14_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_14_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_14_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_E)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_14_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_15_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_15_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_15_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_15_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_15_address0 <= grp_kernel_mmult_fu_6731_b_M_real_15_address0;
        else 
            xmat_M_real_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_15_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_15_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_15_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_15_ce0;
        else 
            xmat_M_real_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_15_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_15_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_15_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_15_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_F)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_15_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_16_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_16_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_16_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_16_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_16_address0 <= grp_kernel_mmult_fu_6731_b_M_real_16_address0;
        else 
            xmat_M_real_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_16_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_16_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_16_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_16_ce0;
        else 
            xmat_M_real_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_16_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_16_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_16_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_16_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_16_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_10)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_16_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_17_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_17_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_17_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_17_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_17_address0 <= grp_kernel_mmult_fu_6731_b_M_real_17_address0;
        else 
            xmat_M_real_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_17_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_17_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_17_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_17_ce0;
        else 
            xmat_M_real_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_17_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_17_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_17_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_17_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_17_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_11)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_17_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_18_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_18_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_18_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_18_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_18_address0 <= grp_kernel_mmult_fu_6731_b_M_real_18_address0;
        else 
            xmat_M_real_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_18_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_18_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_18_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_18_ce0;
        else 
            xmat_M_real_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_18_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_18_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_18_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_18_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_18_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_12)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_18_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_19_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_19_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_19_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_19_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_19_address0 <= grp_kernel_mmult_fu_6731_b_M_real_19_address0;
        else 
            xmat_M_real_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_19_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_19_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_19_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_19_ce0;
        else 
            xmat_M_real_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_19_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_19_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_19_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_19_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_19_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_13)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_19_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_1_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_1_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_1_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_1_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_1_address0 <= grp_kernel_mmult_fu_6731_b_M_real_1_address0;
        else 
            xmat_M_real_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_1_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_1_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_1_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_1_ce0;
        else 
            xmat_M_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_1_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_1_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_1_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_1_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_1_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_20_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_20_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_20_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_20_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_20_address0 <= grp_kernel_mmult_fu_6731_b_M_real_20_address0;
        else 
            xmat_M_real_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_20_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_20_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_20_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_20_ce0;
        else 
            xmat_M_real_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_20_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_20_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_20_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_20_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_20_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_14)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_20_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_21_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_21_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_21_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_21_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_21_address0 <= grp_kernel_mmult_fu_6731_b_M_real_21_address0;
        else 
            xmat_M_real_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_21_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_21_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_21_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_21_ce0;
        else 
            xmat_M_real_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_21_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_21_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_21_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_21_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_21_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_15)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_21_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_22_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_22_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_22_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_22_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_22_address0 <= grp_kernel_mmult_fu_6731_b_M_real_22_address0;
        else 
            xmat_M_real_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_22_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_22_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_22_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_22_ce0;
        else 
            xmat_M_real_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_22_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_22_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_22_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_22_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_22_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_16)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_22_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_23_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_23_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_23_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_23_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_23_address0 <= grp_kernel_mmult_fu_6731_b_M_real_23_address0;
        else 
            xmat_M_real_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_23_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_23_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_23_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_23_ce0;
        else 
            xmat_M_real_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_23_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_23_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_23_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_23_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_23_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_17)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_23_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_24_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_24_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_24_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_24_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_24_address0 <= grp_kernel_mmult_fu_6731_b_M_real_24_address0;
        else 
            xmat_M_real_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_24_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_24_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_24_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_24_ce0;
        else 
            xmat_M_real_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_24_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_24_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_24_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_24_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_24_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_18)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_24_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_25_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_25_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_25_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_25_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_25_address0 <= grp_kernel_mmult_fu_6731_b_M_real_25_address0;
        else 
            xmat_M_real_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_25_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_25_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_25_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_25_ce0;
        else 
            xmat_M_real_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_25_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_25_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_25_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_25_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_25_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_19)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_25_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_26_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_26_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_26_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_26_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_26_address0 <= grp_kernel_mmult_fu_6731_b_M_real_26_address0;
        else 
            xmat_M_real_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_26_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_26_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_26_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_26_ce0;
        else 
            xmat_M_real_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_26_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_26_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_26_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_26_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_26_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1A)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_26_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_27_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_27_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_27_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_27_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_27_address0 <= grp_kernel_mmult_fu_6731_b_M_real_27_address0;
        else 
            xmat_M_real_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_27_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_27_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_27_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_27_ce0;
        else 
            xmat_M_real_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_27_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_27_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_27_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_27_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_27_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1B)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_27_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_28_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_28_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_28_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_28_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_28_address0 <= grp_kernel_mmult_fu_6731_b_M_real_28_address0;
        else 
            xmat_M_real_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_28_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_28_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_28_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_28_ce0;
        else 
            xmat_M_real_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_28_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_28_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_28_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_28_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_28_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1C)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_28_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_29_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_29_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_29_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_29_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_29_address0 <= grp_kernel_mmult_fu_6731_b_M_real_29_address0;
        else 
            xmat_M_real_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_29_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_29_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_29_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_29_ce0;
        else 
            xmat_M_real_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_29_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_29_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_29_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_29_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_29_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1D)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_29_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_2_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_2_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_2_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_2_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_2_address0 <= grp_kernel_mmult_fu_6731_b_M_real_2_address0;
        else 
            xmat_M_real_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_2_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_2_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_2_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_2_ce0;
        else 
            xmat_M_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_2_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_2_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_2_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_2_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_2_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_30_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_30_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_30_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_30_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_30_address0 <= grp_kernel_mmult_fu_6731_b_M_real_30_address0;
        else 
            xmat_M_real_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_30_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_30_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_30_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_30_ce0;
        else 
            xmat_M_real_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_30_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_30_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_30_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_30_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_30_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1E)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_30_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_31_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_31_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_31_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_31_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_31_address0 <= grp_kernel_mmult_fu_6731_b_M_real_31_address0;
        else 
            xmat_M_real_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_31_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_31_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_31_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_31_ce0;
        else 
            xmat_M_real_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_31_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_31_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_31_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_31_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_31_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_1F)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_1F) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_31_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_32_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_32_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_32_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_32_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_32_address0 <= grp_kernel_mmult_fu_6731_b_M_real_32_address0;
        else 
            xmat_M_real_32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_32_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_32_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_32_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_32_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_32_ce0;
        else 
            xmat_M_real_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_32_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_32_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_32_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_32_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_32_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_20)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_20) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_32_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_33_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_33_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_33_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_33_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_33_address0 <= grp_kernel_mmult_fu_6731_b_M_real_33_address0;
        else 
            xmat_M_real_33_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_33_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_33_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_33_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_33_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_33_ce0;
        else 
            xmat_M_real_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_33_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_33_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_33_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_33_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_33_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_21)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_21) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_33_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_34_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_34_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_34_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_34_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_34_address0 <= grp_kernel_mmult_fu_6731_b_M_real_34_address0;
        else 
            xmat_M_real_34_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_34_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_34_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_34_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_34_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_34_ce0;
        else 
            xmat_M_real_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_34_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_34_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_34_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_34_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_34_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_22)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_22) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_34_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_35_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_35_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_35_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_35_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_35_address0 <= grp_kernel_mmult_fu_6731_b_M_real_35_address0;
        else 
            xmat_M_real_35_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_35_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_35_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_35_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_35_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_35_ce0;
        else 
            xmat_M_real_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_35_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_35_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_35_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_35_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_35_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_23)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_23) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_35_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_36_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_36_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_36_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_36_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_36_address0 <= grp_kernel_mmult_fu_6731_b_M_real_36_address0;
        else 
            xmat_M_real_36_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_36_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_36_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_36_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_36_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_36_ce0;
        else 
            xmat_M_real_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_36_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_36_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_36_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_36_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_36_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_24)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_24) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_36_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_37_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_37_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_37_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_37_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_37_address0 <= grp_kernel_mmult_fu_6731_b_M_real_37_address0;
        else 
            xmat_M_real_37_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_37_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_37_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_37_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_37_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_37_ce0;
        else 
            xmat_M_real_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_37_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_37_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_37_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_37_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_37_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_25)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_25) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_37_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_38_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_38_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_38_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_38_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_38_address0 <= grp_kernel_mmult_fu_6731_b_M_real_38_address0;
        else 
            xmat_M_real_38_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_38_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_38_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_38_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_38_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_38_ce0;
        else 
            xmat_M_real_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_38_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_38_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_38_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_38_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_38_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_26)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_26) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_38_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_39_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_39_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_39_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_39_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_39_address0 <= grp_kernel_mmult_fu_6731_b_M_real_39_address0;
        else 
            xmat_M_real_39_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_39_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_39_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_39_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_39_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_39_ce0;
        else 
            xmat_M_real_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_39_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_39_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_39_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_39_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_39_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_27)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_27) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_39_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_3_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_3_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_3_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_3_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_3_address0 <= grp_kernel_mmult_fu_6731_b_M_real_3_address0;
        else 
            xmat_M_real_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_3_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_3_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_3_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_3_ce0;
        else 
            xmat_M_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_3_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_3_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_3_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_3_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_3_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_40_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_40_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_40_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_40_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_40_address0 <= grp_kernel_mmult_fu_6731_b_M_real_40_address0;
        else 
            xmat_M_real_40_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_40_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_40_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_40_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_40_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_40_ce0;
        else 
            xmat_M_real_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_40_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_40_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_40_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_40_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_40_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_28)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_28) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_40_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_41_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_41_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_41_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_41_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_41_address0 <= grp_kernel_mmult_fu_6731_b_M_real_41_address0;
        else 
            xmat_M_real_41_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_41_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_41_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_41_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_41_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_41_ce0;
        else 
            xmat_M_real_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_41_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_41_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_41_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_41_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_41_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_29)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_29) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_41_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_42_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_42_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_42_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_42_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_42_address0 <= grp_kernel_mmult_fu_6731_b_M_real_42_address0;
        else 
            xmat_M_real_42_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_42_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_42_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_42_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_42_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_42_ce0;
        else 
            xmat_M_real_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_42_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_42_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_42_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_42_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_42_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2A)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_2A) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_42_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_43_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_43_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_43_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_43_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_43_address0 <= grp_kernel_mmult_fu_6731_b_M_real_43_address0;
        else 
            xmat_M_real_43_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_43_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_43_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_43_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_43_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_43_ce0;
        else 
            xmat_M_real_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_43_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_43_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_43_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_43_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_43_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2B)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_2B) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_43_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_44_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_44_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_44_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_44_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_44_address0 <= grp_kernel_mmult_fu_6731_b_M_real_44_address0;
        else 
            xmat_M_real_44_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_44_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_44_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_44_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_44_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_44_ce0;
        else 
            xmat_M_real_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_44_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_44_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_44_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_44_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_44_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2C)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_2C) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_44_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_45_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_45_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_45_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_45_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_45_address0 <= grp_kernel_mmult_fu_6731_b_M_real_45_address0;
        else 
            xmat_M_real_45_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_45_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_45_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_45_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_45_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_45_ce0;
        else 
            xmat_M_real_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_45_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_45_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_45_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_45_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_45_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2D)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_2D) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_45_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_46_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_46_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_46_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_46_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_46_address0 <= grp_kernel_mmult_fu_6731_b_M_real_46_address0;
        else 
            xmat_M_real_46_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_46_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_46_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_46_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_46_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_46_ce0;
        else 
            xmat_M_real_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_46_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_46_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_46_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_46_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_46_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2E)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_2E) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_46_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_47_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_47_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_47_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_47_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_47_address0 <= grp_kernel_mmult_fu_6731_b_M_real_47_address0;
        else 
            xmat_M_real_47_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_47_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_47_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_47_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_47_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_47_ce0;
        else 
            xmat_M_real_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_47_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_47_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_47_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_47_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_47_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_2F)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_2F) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_47_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_48_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_48_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_48_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_48_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_48_address0 <= grp_kernel_mmult_fu_6731_b_M_real_48_address0;
        else 
            xmat_M_real_48_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_48_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_48_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_48_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_48_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_48_ce0;
        else 
            xmat_M_real_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_48_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_48_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_48_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_48_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_48_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_30)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_30) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_48_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_49_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_49_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_49_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_49_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_49_address0 <= grp_kernel_mmult_fu_6731_b_M_real_49_address0;
        else 
            xmat_M_real_49_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_49_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_49_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_49_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_49_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_49_ce0;
        else 
            xmat_M_real_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_49_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_49_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_49_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_49_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_49_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_31)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_31) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_49_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_4_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_4_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_4_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_4_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_4_address0 <= grp_kernel_mmult_fu_6731_b_M_real_4_address0;
        else 
            xmat_M_real_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_4_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_4_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_4_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_4_ce0;
        else 
            xmat_M_real_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_4_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_4_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_4_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_4_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_4)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_4_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_50_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_50_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_50_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_50_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_50_address0 <= grp_kernel_mmult_fu_6731_b_M_real_50_address0;
        else 
            xmat_M_real_50_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_50_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_50_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_50_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_50_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_50_ce0;
        else 
            xmat_M_real_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_50_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_50_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_50_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_50_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_50_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_32)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_32) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_50_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_51_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_51_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_51_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_51_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_51_address0 <= grp_kernel_mmult_fu_6731_b_M_real_51_address0;
        else 
            xmat_M_real_51_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_51_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_51_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_51_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_51_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_51_ce0;
        else 
            xmat_M_real_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_51_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_51_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_51_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_51_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_51_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_33)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_33) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_51_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_52_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_52_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_52_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_52_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_52_address0 <= grp_kernel_mmult_fu_6731_b_M_real_52_address0;
        else 
            xmat_M_real_52_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_52_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_52_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_52_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_52_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_52_ce0;
        else 
            xmat_M_real_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_52_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_52_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_52_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_52_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_52_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_34)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_34) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_52_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_53_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_53_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_53_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_53_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_53_address0 <= grp_kernel_mmult_fu_6731_b_M_real_53_address0;
        else 
            xmat_M_real_53_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_53_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_53_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_53_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_53_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_53_ce0;
        else 
            xmat_M_real_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_53_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_53_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_53_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_53_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_53_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_35)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_35) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_53_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_54_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_54_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_54_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_54_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_54_address0 <= grp_kernel_mmult_fu_6731_b_M_real_54_address0;
        else 
            xmat_M_real_54_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_54_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_54_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_54_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_54_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_54_ce0;
        else 
            xmat_M_real_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_54_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_54_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_54_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_54_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_54_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_36)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_36) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_54_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_55_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_55_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_55_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_55_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_55_address0 <= grp_kernel_mmult_fu_6731_b_M_real_55_address0;
        else 
            xmat_M_real_55_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_55_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_55_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_55_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_55_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_55_ce0;
        else 
            xmat_M_real_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_55_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_55_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_55_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_55_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_55_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_37)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_37) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_55_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_56_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_56_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_56_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_56_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_56_address0 <= grp_kernel_mmult_fu_6731_b_M_real_56_address0;
        else 
            xmat_M_real_56_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_56_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_56_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_56_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_56_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_56_ce0;
        else 
            xmat_M_real_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_56_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_56_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_56_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_56_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_56_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_38)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_38) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_56_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_57_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_57_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_57_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_57_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_57_address0 <= grp_kernel_mmult_fu_6731_b_M_real_57_address0;
        else 
            xmat_M_real_57_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_57_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_57_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_57_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_57_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_57_ce0;
        else 
            xmat_M_real_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_57_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_57_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_57_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_57_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_57_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_39)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_39) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_57_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_58_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_58_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_58_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_58_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_58_address0 <= grp_kernel_mmult_fu_6731_b_M_real_58_address0;
        else 
            xmat_M_real_58_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_58_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_58_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_58_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_58_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_58_ce0;
        else 
            xmat_M_real_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_58_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_58_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_58_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_58_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_58_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3A)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_3A) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_58_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_59_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_59_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_59_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_59_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_59_address0 <= grp_kernel_mmult_fu_6731_b_M_real_59_address0;
        else 
            xmat_M_real_59_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_59_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_59_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_59_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_59_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_59_ce0;
        else 
            xmat_M_real_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_59_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_59_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_59_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_59_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_59_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3B)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_3B) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_59_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_5_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_5_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_5_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_5_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_5_address0 <= grp_kernel_mmult_fu_6731_b_M_real_5_address0;
        else 
            xmat_M_real_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_5_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_5_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_5_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_5_ce0;
        else 
            xmat_M_real_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_5_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_5_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_5_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_5_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_5)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_5_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_60_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_60_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_60_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_60_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_60_address0 <= grp_kernel_mmult_fu_6731_b_M_real_60_address0;
        else 
            xmat_M_real_60_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_60_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_60_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_60_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_60_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_60_ce0;
        else 
            xmat_M_real_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_60_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_60_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_60_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_60_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_60_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3C)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_3C) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_60_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_61_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_61_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_61_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_61_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_61_address0 <= grp_kernel_mmult_fu_6731_b_M_real_61_address0;
        else 
            xmat_M_real_61_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_61_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_61_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_61_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_61_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_61_ce0;
        else 
            xmat_M_real_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_61_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_61_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_61_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_61_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_61_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3D)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_3D) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_61_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_62_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_62_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_62_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_62_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_62_address0 <= grp_kernel_mmult_fu_6731_b_M_real_62_address0;
        else 
            xmat_M_real_62_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_62_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_62_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_62_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_62_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_62_ce0;
        else 
            xmat_M_real_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_62_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_62_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_62_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_62_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_62_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3E)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_3E) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_62_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_63_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_63_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_63_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_63_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_63_address0 <= grp_kernel_mmult_fu_6731_b_M_real_63_address0;
        else 
            xmat_M_real_63_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_63_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_63_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_63_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_63_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_63_ce0;
        else 
            xmat_M_real_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_63_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_63_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_63_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_63_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_63_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_3F)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_3F) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_63_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_6_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_6_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_6_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_6_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_6_address0 <= grp_kernel_mmult_fu_6731_b_M_real_6_address0;
        else 
            xmat_M_real_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_6_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_6_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_6_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_6_ce0;
        else 
            xmat_M_real_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_6_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_6_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_6_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_6_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_6)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_6_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_7_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_7_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_7_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_7_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_7_address0 <= grp_kernel_mmult_fu_6731_b_M_real_7_address0;
        else 
            xmat_M_real_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_7_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_7_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_7_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_7_ce0;
        else 
            xmat_M_real_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_7_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_7_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_7_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_7_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_7)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_7_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_8_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_8_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_8_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_8_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_8_address0 <= grp_kernel_mmult_fu_6731_b_M_real_8_address0;
        else 
            xmat_M_real_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_8_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_8_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_8_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_8_ce0;
        else 
            xmat_M_real_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_8_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_8_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_8_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_8_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_8)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_8_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_9_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_9_address0, zext_ln1027_1_fu_7244_p1, zext_ln126_1_fu_7900_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_9_address0 <= zext_ln126_1_fu_7900_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_9_address0 <= zext_ln1027_1_fu_7244_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_9_address0 <= grp_kernel_mmult_fu_6731_b_M_real_9_address0;
        else 
            xmat_M_real_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_9_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state5, ap_CS_fsm_state14, grp_kernel_mmult_fu_6731_b_M_real_9_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            xmat_M_real_9_ce0 <= grp_kernel_mmult_fu_6731_b_M_real_9_ce0;
        else 
            xmat_M_real_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_9_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state5, bitcast_ln126_fu_7968_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            xmat_M_real_9_d0 <= bitcast_ln126_fu_7968_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_real_9_d0 <= ap_const_lv32_0;
        else 
            xmat_M_real_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_real_9_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, trunc_ln1027_1_reg_8877, ap_CS_fsm_state5, trunc_ln126_fu_7864_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln1027_1_reg_8877 = ap_const_lv6_9)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (trunc_ln126_fu_7864_p1 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_M_real_9_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_stream_TDATA_blk_n_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2)
    begin
        if ((((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_stream_TDATA_blk_n <= xmat_stream_TVALID;
        else 
            xmat_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    xmat_stream_TREADY_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln121_fu_7824_p2, ap_CS_fsm_state12, icmp_ln131_fu_8042_p2)
    begin
        if (((not(((icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln131_fu_8042_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or (not(((icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln121_fu_7824_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            xmat_stream_TREADY <= ap_const_logic_1;
        else 
            xmat_stream_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1027_1_fu_7244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_7237_p3),64));
    zext_ln1027_fu_7067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_7057_p4),64));
    zext_ln103_1_fu_7464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln103_fu_7458_p2),64));
    zext_ln103_fu_7454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_7444_p4),12));
    zext_ln109_fu_7654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_7646_p3),12));
    zext_ln113_1_fu_7682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln113_fu_7676_p2),64));
    zext_ln113_fu_7672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_7662_p4),12));
    zext_ln122_fu_7886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_7878_p3),12));
    zext_ln126_1_fu_7900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln126_fu_7894_p2),64));
    zext_ln126_1_mid2_v_fu_7868_p4 <= select_ln126_1_fu_7856_p3(12 downto 6);
    zext_ln126_fu_7890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln126_fu_7848_p3),12));
    zext_ln132_fu_8104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_8096_p3),12));
    zext_ln136_1_fu_8118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln136_fu_8112_p2),64));
    zext_ln136_1_mid2_v_fu_8086_p4 <= select_ln136_1_fu_8074_p3(12 downto 6);
    zext_ln136_fu_8108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln136_fu_8066_p3),12));
    zext_ln147_fu_8764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln147_fu_8760_p1),5));
    zext_ln99_fu_7436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_7428_p3),12));
end behav;
