

================================================================
== Vitis HLS Report for 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'
================================================================
* Date:           Fri Nov 18 11:16:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        yuv_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |        ?|        ?|        10|          1|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|    337|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     255|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     255|    423|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_18s_18_4_1_U46   |mac_muladd_8s_8s_18s_18_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_9ns_18s_18_4_1_U44  |mac_muladd_8s_9ns_18s_18_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_9s_18s_18_4_1_U45   |mac_muladd_8s_9s_18s_18_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_9ns_8ns_18_4_1_U43  |mac_muladd_9s_9ns_8ns_18_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |C_fu_337_p2              |         +|   0|  0|  14|           9|           6|
    |add_ln106_1_fu_393_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln106_fu_402_p2      |         +|   0|  0|  26|          19|          19|
    |add_ln93_fu_231_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln98_1_fu_318_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln98_fu_309_p2       |         +|   0|  0|  22|          22|          22|
    |x_4_fu_272_p2            |         +|   0|  0|  23|          16|           1|
    |y_2_fu_253_p2            |         +|   0|  0|  23|          16|           1|
    |icmp_ln104_fu_427_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln105_fu_524_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln106_fu_471_p2     |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln93_fu_226_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln96_fu_240_p2      |      icmp|   0|  0|  13|          16|          16|
    |or_ln104_fu_457_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_554_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln106_fu_500_p2       |        or|   0|  0|   2|           1|           1|
    |G_fu_560_p3              |    select|   0|  0|   8|           1|           8|
    |R_fu_463_p3              |    select|   0|  0|   8|           1|           8|
    |out_channels_ch3_d0      |    select|   0|  0|   8|           1|           8|
    |select_ln104_fu_449_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln105_fu_546_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln106_fu_492_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln76_1_fu_278_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln76_fu_245_p3    |    select|   0|  0|  16|           1|           1|
    |D_fu_361_p2              |       xor|   0|  0|   9|           8|           9|
    |E_fu_347_p2              |       xor|   0|  0|   9|           8|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 337|         237|         211|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten_fu_114    |   9|          2|   32|         64|
    |x_fu_110                 |   9|          2|   16|         32|
    |y_fu_106                 |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   67|        134|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |D_reg_696                         |   8|   0|    8|          0|
    |G_reg_734                         |   8|   0|    8|          0|
    |R_reg_724                         |   8|   0|    8|          0|
    |add_ln106_reg_713                 |  19|   0|   19|          0|
    |add_ln98_1_reg_652                |  22|   0|   22|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |icmp_ln96_reg_642                 |   1|   0|    1|          0|
    |indvar_flatten_fu_114             |  32|   0|   32|          0|
    |select_ln76_reg_647               |  16|   0|   16|          0|
    |tmp_6_reg_719                     |   3|   0|    3|          0|
    |x_fu_110                          |  16|   0|   16|          0|
    |y_fu_106                          |  16|   0|   16|          0|
    |zext_ln98_1_reg_657               |  22|   0|   64|         42|
    |zext_ln98_1_reg_657               |  64|  32|   64|         42|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 255|  32|  297|         84|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|bound                      |   in|   32|     ap_none|                                             bound|        scalar|
|p_read1                    |   in|   16|     ap_none|                                           p_read1|        scalar|
|in_channels_ch1_address0   |  out|   22|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch1_ce0        |  out|    1|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch1_q0         |   in|    8|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch2_address0   |  out|   22|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch2_ce0        |  out|    1|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch2_q0         |   in|    8|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch3_address0   |  out|   22|   ap_memory|                                   in_channels_ch3|         array|
|in_channels_ch3_ce0        |  out|    1|   ap_memory|                                   in_channels_ch3|         array|
|in_channels_ch3_q0         |   in|    8|   ap_memory|                                   in_channels_ch3|         array|
|out_channels_ch1_address0  |  out|   22|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_ce0       |  out|    1|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_we0       |  out|    1|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_d0        |  out|    8|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch2_address0  |  out|   22|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_ce0       |  out|    1|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_we0       |  out|    1|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_d0        |  out|    8|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch3_address0  |  out|   22|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_ce0       |  out|    1|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_we0       |  out|    1|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_d0        |  out|    8|   ap_memory|                                  out_channels_ch3|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+

