|Single_Cycle_CPU
cout <= ADDSUB16:inst1.cout
op[0] => opcode:inst4.op[0]
op[1] => opcode:inst4.op[1]
sel => mux:inst5.sel
a[0] => zero_extend:inst2.a[0]
a[1] => zero_extend:inst2.a[1]
Ra[0] => 16x16_register:inst.Ra[0]
Ra[1] => 16x16_register:inst.Ra[1]
Ra[2] => 16x16_register:inst.Ra[2]
Ra[3] => 16x16_register:inst.Ra[3]
Rb[0] => 16x16_register:inst.Rb[0]
Rb[1] => 16x16_register:inst.Rb[1]
Rb[2] => 16x16_register:inst.Rb[2]
Rb[3] => 16x16_register:inst.Rb[3]
Rw[0] => 16x16_register:inst.Rw[0]
Rw[1] => 16x16_register:inst.Rw[1]
Rw[2] => 16x16_register:inst.Rw[2]
Rw[3] => 16x16_register:inst.Rw[3]
overflow <= ADDSUB16:inst1.overflow
seg_a[0] <= Dec_7seg:inst3.seg_a[0]
seg_a[1] <= Dec_7seg:inst3.seg_a[1]
seg_a[2] <= Dec_7seg:inst3.seg_a[2]
seg_a[3] <= Dec_7seg:inst3.seg_a[3]
seg_b[0] <= Dec_7seg:inst3.seg_b[0]
seg_b[1] <= Dec_7seg:inst3.seg_b[1]
seg_b[2] <= Dec_7seg:inst3.seg_b[2]
seg_b[3] <= Dec_7seg:inst3.seg_b[3]
seg_c[0] <= Dec_7seg:inst3.seg_c[0]
seg_c[1] <= Dec_7seg:inst3.seg_c[1]
seg_c[2] <= Dec_7seg:inst3.seg_c[2]
seg_c[3] <= Dec_7seg:inst3.seg_c[3]
seg_d[0] <= Dec_7seg:inst3.seg_d[0]
seg_d[1] <= Dec_7seg:inst3.seg_d[1]
seg_d[2] <= Dec_7seg:inst3.seg_d[2]
seg_d[3] <= Dec_7seg:inst3.seg_d[3]
seg_e[0] <= Dec_7seg:inst3.seg_e[0]
seg_e[1] <= Dec_7seg:inst3.seg_e[1]
seg_e[2] <= Dec_7seg:inst3.seg_e[2]
seg_e[3] <= Dec_7seg:inst3.seg_e[3]
seg_f[0] <= Dec_7seg:inst3.seg_f[0]
seg_f[1] <= Dec_7seg:inst3.seg_f[1]
seg_f[2] <= Dec_7seg:inst3.seg_f[2]
seg_f[3] <= Dec_7seg:inst3.seg_f[3]
seg_g[0] <= Dec_7seg:inst3.seg_g[0]
seg_g[1] <= Dec_7seg:inst3.seg_g[1]
seg_g[2] <= Dec_7seg:inst3.seg_g[2]
seg_g[3] <= Dec_7seg:inst3.seg_g[3]


|Single_Cycle_CPU|ADDSUB16:inst1
a[0] => ADDER2:b_adder0.a0
a[1] => ADDER2:b_adder0.a1
a[2] => ADDER2:b_adder1.a0
a[3] => ADDER2:b_adder1.a1
a[4] => ADDER2:b_adder2.a0
a[5] => ADDER2:b_adder2.a1
a[6] => ADDER2:b_adder3.a0
a[7] => ADDER2:b_adder3.a1
a[8] => ADDER2:b_adder4.a0
a[9] => ADDER2:b_adder4.a1
a[10] => ADDER2:b_adder5.a0
a[11] => ADDER2:b_adder5.a1
a[12] => ADDER2:b_adder6.a0
a[13] => ADDER2:b_adder6.a1
a[14] => overflow~1.IN1
a[14] => ADDER2:b_adder7.a0
a[15] => ADDER2:b_adder7.a1
b[0] => MP[0].IN0
b[1] => MP[1].IN0
b[2] => MP[2].IN0
b[3] => MP[3].IN0
b[4] => MP[4].IN0
b[5] => MP[5].IN0
b[6] => MP[6].IN0
b[7] => MP[7].IN0
b[8] => MP[8].IN0
b[9] => MP[9].IN0
b[10] => MP[10].IN0
b[11] => MP[11].IN0
b[12] => MP[12].IN0
b[13] => MP[13].IN0
b[14] => MP[14].IN0
b[15] => MP[15].IN0
cin => MP[0].IN1
cin => MP[1].IN1
cin => MP[2].IN1
cin => MP[3].IN1
cin => MP[4].IN1
cin => MP[5].IN1
cin => MP[6].IN1
cin => MP[7].IN1
cin => MP[8].IN1
cin => MP[9].IN1
cin => MP[10].IN1
cin => MP[11].IN1
cin => MP[12].IN1
cin => MP[13].IN1
cin => MP[14].IN1
cin => MP[15].IN1
cin => ADDER2:b_adder0.cin
cin => cout~0.IN1
ans[0] <= ADDER2:b_adder0.ans0
ans[1] <= ADDER2:b_adder0.ans1
ans[2] <= ADDER2:b_adder1.ans0
ans[3] <= ADDER2:b_adder1.ans1
ans[4] <= ADDER2:b_adder2.ans0
ans[5] <= ADDER2:b_adder2.ans1
ans[6] <= ADDER2:b_adder3.ans0
ans[7] <= ADDER2:b_adder3.ans1
ans[8] <= ADDER2:b_adder4.ans0
ans[9] <= ADDER2:b_adder4.ans1
ans[10] <= ADDER2:b_adder5.ans0
ans[11] <= ADDER2:b_adder5.ans1
ans[12] <= ADDER2:b_adder6.ans0
ans[13] <= ADDER2:b_adder6.ans1
ans[14] <= ADDER2:b_adder7.ans0
ans[15] <= ADDER2:b_adder7.ans1
cout <= cout~0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~4.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder0
a0 => BIT_ADDER:b_adder0.a
a1 => BIT_ADDER:b_adder1.a
b0 => BIT_ADDER:b_adder0.b
b1 => BIT_ADDER:b_adder1.b
cin => BIT_ADDER:b_adder0.cin
ans0 <= BIT_ADDER:b_adder0.sum
ans1 <= BIT_ADDER:b_adder1.sum
cout <= BIT_ADDER:b_adder1.cout


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder1
a0 => BIT_ADDER:b_adder0.a
a1 => BIT_ADDER:b_adder1.a
b0 => BIT_ADDER:b_adder0.b
b1 => BIT_ADDER:b_adder1.b
cin => BIT_ADDER:b_adder0.cin
ans0 <= BIT_ADDER:b_adder0.sum
ans1 <= BIT_ADDER:b_adder1.sum
cout <= BIT_ADDER:b_adder1.cout


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder2
a0 => BIT_ADDER:b_adder0.a
a1 => BIT_ADDER:b_adder1.a
b0 => BIT_ADDER:b_adder0.b
b1 => BIT_ADDER:b_adder1.b
cin => BIT_ADDER:b_adder0.cin
ans0 <= BIT_ADDER:b_adder0.sum
ans1 <= BIT_ADDER:b_adder1.sum
cout <= BIT_ADDER:b_adder1.cout


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder3
a0 => BIT_ADDER:b_adder0.a
a1 => BIT_ADDER:b_adder1.a
b0 => BIT_ADDER:b_adder0.b
b1 => BIT_ADDER:b_adder1.b
cin => BIT_ADDER:b_adder0.cin
ans0 <= BIT_ADDER:b_adder0.sum
ans1 <= BIT_ADDER:b_adder1.sum
cout <= BIT_ADDER:b_adder1.cout


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder4
a0 => BIT_ADDER:b_adder0.a
a1 => BIT_ADDER:b_adder1.a
b0 => BIT_ADDER:b_adder0.b
b1 => BIT_ADDER:b_adder1.b
cin => BIT_ADDER:b_adder0.cin
ans0 <= BIT_ADDER:b_adder0.sum
ans1 <= BIT_ADDER:b_adder1.sum
cout <= BIT_ADDER:b_adder1.cout


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder5
a0 => BIT_ADDER:b_adder0.a
a1 => BIT_ADDER:b_adder1.a
b0 => BIT_ADDER:b_adder0.b
b1 => BIT_ADDER:b_adder1.b
cin => BIT_ADDER:b_adder0.cin
ans0 <= BIT_ADDER:b_adder0.sum
ans1 <= BIT_ADDER:b_adder1.sum
cout <= BIT_ADDER:b_adder1.cout


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder6
a0 => BIT_ADDER:b_adder0.a
a1 => BIT_ADDER:b_adder1.a
b0 => BIT_ADDER:b_adder0.b
b1 => BIT_ADDER:b_adder1.b
cin => BIT_ADDER:b_adder0.cin
ans0 <= BIT_ADDER:b_adder0.sum
ans1 <= BIT_ADDER:b_adder1.sum
cout <= BIT_ADDER:b_adder1.cout


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder7
a0 => BIT_ADDER:b_adder0.a
a1 => BIT_ADDER:b_adder1.a
b0 => BIT_ADDER:b_adder0.b
b1 => BIT_ADDER:b_adder1.b
cin => BIT_ADDER:b_adder0.cin
ans0 <= BIT_ADDER:b_adder0.sum
ans1 <= BIT_ADDER:b_adder1.sum
cout <= BIT_ADDER:b_adder1.cout


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder1
a => sum~0.IN0
a => cout~1.IN1
b => sum~0.IN1
b => cout~0.IN0
b => cout~2.IN0
cin => sum~1.IN1
cin => cout~0.IN1
cin => cout~2.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~3.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|opcode:inst4
op[0] => dec[0].DATAIN
op[1] => dec[1].DATAIN
dec[0] <= op[0].DB_MAX_OUTPUT_PORT_TYPE
dec[1] <= op[1].DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst
Q[0] <= Q~15.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q~14.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q~13.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q~12.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q~11.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q~10.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q~9.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q~8.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q~7.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q~6.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q~5.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q~4.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q~3.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q~2.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q~0.DB_MAX_OUTPUT_PORT_TYPE
Rw[0] => decode4to16:inst16.oct[0]
Rw[1] => decode4to16:inst16.oct[1]
Rw[2] => decode4to16:inst16.oct[2]
Rw[3] => decode4to16:inst16.oct[3]
Ra[0] => decode4to16:inst17.oct[0]
Ra[1] => decode4to16:inst17.oct[1]
Ra[2] => decode4to16:inst17.oct[2]
Ra[3] => decode4to16:inst17.oct[3]
Rb[0] => decode4to16:inst18.oct[0]
Rb[1] => decode4to16:inst18.oct[1]
Rb[2] => decode4to16:inst18.oct[2]
Rb[3] => decode4to16:inst18.oct[3]
WE => SRAM16:inst15.WE
WE => SRAM16:inst14.WE
WE => SRAM16:inst13.WE
WE => SRAM16:inst12.WE
WE => SRAM16:inst11.WE
WE => SRAM16:inst10.WE
WE => SRAM16:inst9.WE
WE => SRAM16:inst8.WE
WE => SRAM16:inst7.WE
WE => SRAM16:inst6.WE
WE => SRAM16:inst5.WE
WE => SRAM16:inst4.WE
WE => SRAM16:inst3.WE
WE => SRAM16:inst2.WE
WE => SRAM16:inst1.WE
WE => SRAM16:inst.WE
Din[0] => SRAM16:inst15.Din[0]
Din[0] => SRAM16:inst14.Din[0]
Din[0] => SRAM16:inst13.Din[0]
Din[0] => SRAM16:inst12.Din[0]
Din[0] => SRAM16:inst11.Din[0]
Din[0] => SRAM16:inst10.Din[0]
Din[0] => SRAM16:inst9.Din[0]
Din[0] => SRAM16:inst8.Din[0]
Din[0] => SRAM16:inst7.Din[0]
Din[0] => SRAM16:inst6.Din[0]
Din[0] => SRAM16:inst5.Din[0]
Din[0] => SRAM16:inst4.Din[0]
Din[0] => SRAM16:inst3.Din[0]
Din[0] => SRAM16:inst2.Din[0]
Din[0] => SRAM16:inst1.Din[0]
Din[0] => SRAM16:inst.Din[0]
Din[1] => SRAM16:inst15.Din[1]
Din[1] => SRAM16:inst14.Din[1]
Din[1] => SRAM16:inst13.Din[1]
Din[1] => SRAM16:inst12.Din[1]
Din[1] => SRAM16:inst11.Din[1]
Din[1] => SRAM16:inst10.Din[1]
Din[1] => SRAM16:inst9.Din[1]
Din[1] => SRAM16:inst8.Din[1]
Din[1] => SRAM16:inst7.Din[1]
Din[1] => SRAM16:inst6.Din[1]
Din[1] => SRAM16:inst5.Din[1]
Din[1] => SRAM16:inst4.Din[1]
Din[1] => SRAM16:inst3.Din[1]
Din[1] => SRAM16:inst2.Din[1]
Din[1] => SRAM16:inst1.Din[1]
Din[1] => SRAM16:inst.Din[1]
Din[2] => SRAM16:inst15.Din[2]
Din[2] => SRAM16:inst14.Din[2]
Din[2] => SRAM16:inst13.Din[2]
Din[2] => SRAM16:inst12.Din[2]
Din[2] => SRAM16:inst11.Din[2]
Din[2] => SRAM16:inst10.Din[2]
Din[2] => SRAM16:inst9.Din[2]
Din[2] => SRAM16:inst8.Din[2]
Din[2] => SRAM16:inst7.Din[2]
Din[2] => SRAM16:inst6.Din[2]
Din[2] => SRAM16:inst5.Din[2]
Din[2] => SRAM16:inst4.Din[2]
Din[2] => SRAM16:inst3.Din[2]
Din[2] => SRAM16:inst2.Din[2]
Din[2] => SRAM16:inst1.Din[2]
Din[2] => SRAM16:inst.Din[2]
Din[3] => SRAM16:inst15.Din[3]
Din[3] => SRAM16:inst14.Din[3]
Din[3] => SRAM16:inst13.Din[3]
Din[3] => SRAM16:inst12.Din[3]
Din[3] => SRAM16:inst11.Din[3]
Din[3] => SRAM16:inst10.Din[3]
Din[3] => SRAM16:inst9.Din[3]
Din[3] => SRAM16:inst8.Din[3]
Din[3] => SRAM16:inst7.Din[3]
Din[3] => SRAM16:inst6.Din[3]
Din[3] => SRAM16:inst5.Din[3]
Din[3] => SRAM16:inst4.Din[3]
Din[3] => SRAM16:inst3.Din[3]
Din[3] => SRAM16:inst2.Din[3]
Din[3] => SRAM16:inst1.Din[3]
Din[3] => SRAM16:inst.Din[3]
Din[4] => SRAM16:inst15.Din[4]
Din[4] => SRAM16:inst14.Din[4]
Din[4] => SRAM16:inst13.Din[4]
Din[4] => SRAM16:inst12.Din[4]
Din[4] => SRAM16:inst11.Din[4]
Din[4] => SRAM16:inst10.Din[4]
Din[4] => SRAM16:inst9.Din[4]
Din[4] => SRAM16:inst8.Din[4]
Din[4] => SRAM16:inst7.Din[4]
Din[4] => SRAM16:inst6.Din[4]
Din[4] => SRAM16:inst5.Din[4]
Din[4] => SRAM16:inst4.Din[4]
Din[4] => SRAM16:inst3.Din[4]
Din[4] => SRAM16:inst2.Din[4]
Din[4] => SRAM16:inst1.Din[4]
Din[4] => SRAM16:inst.Din[4]
Din[5] => SRAM16:inst15.Din[5]
Din[5] => SRAM16:inst14.Din[5]
Din[5] => SRAM16:inst13.Din[5]
Din[5] => SRAM16:inst12.Din[5]
Din[5] => SRAM16:inst11.Din[5]
Din[5] => SRAM16:inst10.Din[5]
Din[5] => SRAM16:inst9.Din[5]
Din[5] => SRAM16:inst8.Din[5]
Din[5] => SRAM16:inst7.Din[5]
Din[5] => SRAM16:inst6.Din[5]
Din[5] => SRAM16:inst5.Din[5]
Din[5] => SRAM16:inst4.Din[5]
Din[5] => SRAM16:inst3.Din[5]
Din[5] => SRAM16:inst2.Din[5]
Din[5] => SRAM16:inst1.Din[5]
Din[5] => SRAM16:inst.Din[5]
Din[6] => SRAM16:inst15.Din[6]
Din[6] => SRAM16:inst14.Din[6]
Din[6] => SRAM16:inst13.Din[6]
Din[6] => SRAM16:inst12.Din[6]
Din[6] => SRAM16:inst11.Din[6]
Din[6] => SRAM16:inst10.Din[6]
Din[6] => SRAM16:inst9.Din[6]
Din[6] => SRAM16:inst8.Din[6]
Din[6] => SRAM16:inst7.Din[6]
Din[6] => SRAM16:inst6.Din[6]
Din[6] => SRAM16:inst5.Din[6]
Din[6] => SRAM16:inst4.Din[6]
Din[6] => SRAM16:inst3.Din[6]
Din[6] => SRAM16:inst2.Din[6]
Din[6] => SRAM16:inst1.Din[6]
Din[6] => SRAM16:inst.Din[6]
Din[7] => SRAM16:inst15.Din[7]
Din[7] => SRAM16:inst14.Din[7]
Din[7] => SRAM16:inst13.Din[7]
Din[7] => SRAM16:inst12.Din[7]
Din[7] => SRAM16:inst11.Din[7]
Din[7] => SRAM16:inst10.Din[7]
Din[7] => SRAM16:inst9.Din[7]
Din[7] => SRAM16:inst8.Din[7]
Din[7] => SRAM16:inst7.Din[7]
Din[7] => SRAM16:inst6.Din[7]
Din[7] => SRAM16:inst5.Din[7]
Din[7] => SRAM16:inst4.Din[7]
Din[7] => SRAM16:inst3.Din[7]
Din[7] => SRAM16:inst2.Din[7]
Din[7] => SRAM16:inst1.Din[7]
Din[7] => SRAM16:inst.Din[7]
Din[8] => SRAM16:inst15.Din[8]
Din[8] => SRAM16:inst14.Din[8]
Din[8] => SRAM16:inst13.Din[8]
Din[8] => SRAM16:inst12.Din[8]
Din[8] => SRAM16:inst11.Din[8]
Din[8] => SRAM16:inst10.Din[8]
Din[8] => SRAM16:inst9.Din[8]
Din[8] => SRAM16:inst8.Din[8]
Din[8] => SRAM16:inst7.Din[8]
Din[8] => SRAM16:inst6.Din[8]
Din[8] => SRAM16:inst5.Din[8]
Din[8] => SRAM16:inst4.Din[8]
Din[8] => SRAM16:inst3.Din[8]
Din[8] => SRAM16:inst2.Din[8]
Din[8] => SRAM16:inst1.Din[8]
Din[8] => SRAM16:inst.Din[8]
Din[9] => SRAM16:inst15.Din[9]
Din[9] => SRAM16:inst14.Din[9]
Din[9] => SRAM16:inst13.Din[9]
Din[9] => SRAM16:inst12.Din[9]
Din[9] => SRAM16:inst11.Din[9]
Din[9] => SRAM16:inst10.Din[9]
Din[9] => SRAM16:inst9.Din[9]
Din[9] => SRAM16:inst8.Din[9]
Din[9] => SRAM16:inst7.Din[9]
Din[9] => SRAM16:inst6.Din[9]
Din[9] => SRAM16:inst5.Din[9]
Din[9] => SRAM16:inst4.Din[9]
Din[9] => SRAM16:inst3.Din[9]
Din[9] => SRAM16:inst2.Din[9]
Din[9] => SRAM16:inst1.Din[9]
Din[9] => SRAM16:inst.Din[9]
Din[10] => SRAM16:inst15.Din[10]
Din[10] => SRAM16:inst14.Din[10]
Din[10] => SRAM16:inst13.Din[10]
Din[10] => SRAM16:inst12.Din[10]
Din[10] => SRAM16:inst11.Din[10]
Din[10] => SRAM16:inst10.Din[10]
Din[10] => SRAM16:inst9.Din[10]
Din[10] => SRAM16:inst8.Din[10]
Din[10] => SRAM16:inst7.Din[10]
Din[10] => SRAM16:inst6.Din[10]
Din[10] => SRAM16:inst5.Din[10]
Din[10] => SRAM16:inst4.Din[10]
Din[10] => SRAM16:inst3.Din[10]
Din[10] => SRAM16:inst2.Din[10]
Din[10] => SRAM16:inst1.Din[10]
Din[10] => SRAM16:inst.Din[10]
Din[11] => SRAM16:inst15.Din[11]
Din[11] => SRAM16:inst14.Din[11]
Din[11] => SRAM16:inst13.Din[11]
Din[11] => SRAM16:inst12.Din[11]
Din[11] => SRAM16:inst11.Din[11]
Din[11] => SRAM16:inst10.Din[11]
Din[11] => SRAM16:inst9.Din[11]
Din[11] => SRAM16:inst8.Din[11]
Din[11] => SRAM16:inst7.Din[11]
Din[11] => SRAM16:inst6.Din[11]
Din[11] => SRAM16:inst5.Din[11]
Din[11] => SRAM16:inst4.Din[11]
Din[11] => SRAM16:inst3.Din[11]
Din[11] => SRAM16:inst2.Din[11]
Din[11] => SRAM16:inst1.Din[11]
Din[11] => SRAM16:inst.Din[11]
Din[12] => SRAM16:inst15.Din[12]
Din[12] => SRAM16:inst14.Din[12]
Din[12] => SRAM16:inst13.Din[12]
Din[12] => SRAM16:inst12.Din[12]
Din[12] => SRAM16:inst11.Din[12]
Din[12] => SRAM16:inst10.Din[12]
Din[12] => SRAM16:inst9.Din[12]
Din[12] => SRAM16:inst8.Din[12]
Din[12] => SRAM16:inst7.Din[12]
Din[12] => SRAM16:inst6.Din[12]
Din[12] => SRAM16:inst5.Din[12]
Din[12] => SRAM16:inst4.Din[12]
Din[12] => SRAM16:inst3.Din[12]
Din[12] => SRAM16:inst2.Din[12]
Din[12] => SRAM16:inst1.Din[12]
Din[12] => SRAM16:inst.Din[12]
Din[13] => SRAM16:inst15.Din[13]
Din[13] => SRAM16:inst14.Din[13]
Din[13] => SRAM16:inst13.Din[13]
Din[13] => SRAM16:inst12.Din[13]
Din[13] => SRAM16:inst11.Din[13]
Din[13] => SRAM16:inst10.Din[13]
Din[13] => SRAM16:inst9.Din[13]
Din[13] => SRAM16:inst8.Din[13]
Din[13] => SRAM16:inst7.Din[13]
Din[13] => SRAM16:inst6.Din[13]
Din[13] => SRAM16:inst5.Din[13]
Din[13] => SRAM16:inst4.Din[13]
Din[13] => SRAM16:inst3.Din[13]
Din[13] => SRAM16:inst2.Din[13]
Din[13] => SRAM16:inst1.Din[13]
Din[13] => SRAM16:inst.Din[13]
Din[14] => SRAM16:inst15.Din[14]
Din[14] => SRAM16:inst14.Din[14]
Din[14] => SRAM16:inst13.Din[14]
Din[14] => SRAM16:inst12.Din[14]
Din[14] => SRAM16:inst11.Din[14]
Din[14] => SRAM16:inst10.Din[14]
Din[14] => SRAM16:inst9.Din[14]
Din[14] => SRAM16:inst8.Din[14]
Din[14] => SRAM16:inst7.Din[14]
Din[14] => SRAM16:inst6.Din[14]
Din[14] => SRAM16:inst5.Din[14]
Din[14] => SRAM16:inst4.Din[14]
Din[14] => SRAM16:inst3.Din[14]
Din[14] => SRAM16:inst2.Din[14]
Din[14] => SRAM16:inst1.Din[14]
Din[14] => SRAM16:inst.Din[14]
Din[15] => SRAM16:inst15.Din[15]
Din[15] => SRAM16:inst14.Din[15]
Din[15] => SRAM16:inst13.Din[15]
Din[15] => SRAM16:inst12.Din[15]
Din[15] => SRAM16:inst11.Din[15]
Din[15] => SRAM16:inst10.Din[15]
Din[15] => SRAM16:inst9.Din[15]
Din[15] => SRAM16:inst8.Din[15]
Din[15] => SRAM16:inst7.Din[15]
Din[15] => SRAM16:inst6.Din[15]
Din[15] => SRAM16:inst5.Din[15]
Din[15] => SRAM16:inst4.Din[15]
Din[15] => SRAM16:inst3.Din[15]
Din[15] => SRAM16:inst2.Din[15]
Din[15] => SRAM16:inst1.Din[15]
Din[15] => SRAM16:inst.Din[15]
Qa[0] <= Qa~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb~0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|decode4to16:inst16
oct[0] => Mux0.IN19
oct[0] => Mux1.IN19
oct[0] => Mux2.IN19
oct[0] => Mux3.IN19
oct[0] => Mux4.IN19
oct[0] => Mux5.IN19
oct[0] => Mux6.IN19
oct[0] => Mux7.IN19
oct[0] => Mux8.IN19
oct[0] => Mux9.IN19
oct[0] => Mux10.IN19
oct[0] => Mux11.IN19
oct[0] => Mux12.IN19
oct[0] => Mux13.IN19
oct[0] => Mux14.IN19
oct[0] => Mux15.IN19
oct[1] => Mux0.IN18
oct[1] => Mux1.IN18
oct[1] => Mux2.IN18
oct[1] => Mux3.IN18
oct[1] => Mux4.IN18
oct[1] => Mux5.IN18
oct[1] => Mux6.IN18
oct[1] => Mux7.IN18
oct[1] => Mux8.IN18
oct[1] => Mux9.IN18
oct[1] => Mux10.IN18
oct[1] => Mux11.IN18
oct[1] => Mux12.IN18
oct[1] => Mux13.IN18
oct[1] => Mux14.IN18
oct[1] => Mux15.IN18
oct[2] => Mux0.IN17
oct[2] => Mux1.IN17
oct[2] => Mux2.IN17
oct[2] => Mux3.IN17
oct[2] => Mux4.IN17
oct[2] => Mux5.IN17
oct[2] => Mux6.IN17
oct[2] => Mux7.IN17
oct[2] => Mux8.IN17
oct[2] => Mux9.IN17
oct[2] => Mux10.IN17
oct[2] => Mux11.IN17
oct[2] => Mux12.IN17
oct[2] => Mux13.IN17
oct[2] => Mux14.IN17
oct[2] => Mux15.IN17
oct[3] => Mux0.IN16
oct[3] => Mux1.IN16
oct[3] => Mux2.IN16
oct[3] => Mux3.IN16
oct[3] => Mux4.IN16
oct[3] => Mux5.IN16
oct[3] => Mux6.IN16
oct[3] => Mux7.IN16
oct[3] => Mux8.IN16
oct[3] => Mux9.IN16
oct[3] => Mux10.IN16
oct[3] => Mux11.IN16
oct[3] => Mux12.IN16
oct[3] => Mux13.IN16
oct[3] => Mux14.IN16
oct[3] => Mux15.IN16
dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|decode4to16:inst17
oct[0] => Mux0.IN19
oct[0] => Mux1.IN19
oct[0] => Mux2.IN19
oct[0] => Mux3.IN19
oct[0] => Mux4.IN19
oct[0] => Mux5.IN19
oct[0] => Mux6.IN19
oct[0] => Mux7.IN19
oct[0] => Mux8.IN19
oct[0] => Mux9.IN19
oct[0] => Mux10.IN19
oct[0] => Mux11.IN19
oct[0] => Mux12.IN19
oct[0] => Mux13.IN19
oct[0] => Mux14.IN19
oct[0] => Mux15.IN19
oct[1] => Mux0.IN18
oct[1] => Mux1.IN18
oct[1] => Mux2.IN18
oct[1] => Mux3.IN18
oct[1] => Mux4.IN18
oct[1] => Mux5.IN18
oct[1] => Mux6.IN18
oct[1] => Mux7.IN18
oct[1] => Mux8.IN18
oct[1] => Mux9.IN18
oct[1] => Mux10.IN18
oct[1] => Mux11.IN18
oct[1] => Mux12.IN18
oct[1] => Mux13.IN18
oct[1] => Mux14.IN18
oct[1] => Mux15.IN18
oct[2] => Mux0.IN17
oct[2] => Mux1.IN17
oct[2] => Mux2.IN17
oct[2] => Mux3.IN17
oct[2] => Mux4.IN17
oct[2] => Mux5.IN17
oct[2] => Mux6.IN17
oct[2] => Mux7.IN17
oct[2] => Mux8.IN17
oct[2] => Mux9.IN17
oct[2] => Mux10.IN17
oct[2] => Mux11.IN17
oct[2] => Mux12.IN17
oct[2] => Mux13.IN17
oct[2] => Mux14.IN17
oct[2] => Mux15.IN17
oct[3] => Mux0.IN16
oct[3] => Mux1.IN16
oct[3] => Mux2.IN16
oct[3] => Mux3.IN16
oct[3] => Mux4.IN16
oct[3] => Mux5.IN16
oct[3] => Mux6.IN16
oct[3] => Mux7.IN16
oct[3] => Mux8.IN16
oct[3] => Mux9.IN16
oct[3] => Mux10.IN16
oct[3] => Mux11.IN16
oct[3] => Mux12.IN16
oct[3] => Mux13.IN16
oct[3] => Mux14.IN16
oct[3] => Mux15.IN16
dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|decode4to16:inst18
oct[0] => Mux0.IN19
oct[0] => Mux1.IN19
oct[0] => Mux2.IN19
oct[0] => Mux3.IN19
oct[0] => Mux4.IN19
oct[0] => Mux5.IN19
oct[0] => Mux6.IN19
oct[0] => Mux7.IN19
oct[0] => Mux8.IN19
oct[0] => Mux9.IN19
oct[0] => Mux10.IN19
oct[0] => Mux11.IN19
oct[0] => Mux12.IN19
oct[0] => Mux13.IN19
oct[0] => Mux14.IN19
oct[0] => Mux15.IN19
oct[1] => Mux0.IN18
oct[1] => Mux1.IN18
oct[1] => Mux2.IN18
oct[1] => Mux3.IN18
oct[1] => Mux4.IN18
oct[1] => Mux5.IN18
oct[1] => Mux6.IN18
oct[1] => Mux7.IN18
oct[1] => Mux8.IN18
oct[1] => Mux9.IN18
oct[1] => Mux10.IN18
oct[1] => Mux11.IN18
oct[1] => Mux12.IN18
oct[1] => Mux13.IN18
oct[1] => Mux14.IN18
oct[1] => Mux15.IN18
oct[2] => Mux0.IN17
oct[2] => Mux1.IN17
oct[2] => Mux2.IN17
oct[2] => Mux3.IN17
oct[2] => Mux4.IN17
oct[2] => Mux5.IN17
oct[2] => Mux6.IN17
oct[2] => Mux7.IN17
oct[2] => Mux8.IN17
oct[2] => Mux9.IN17
oct[2] => Mux10.IN17
oct[2] => Mux11.IN17
oct[2] => Mux12.IN17
oct[2] => Mux13.IN17
oct[2] => Mux14.IN17
oct[2] => Mux15.IN17
oct[3] => Mux0.IN16
oct[3] => Mux1.IN16
oct[3] => Mux2.IN16
oct[3] => Mux3.IN16
oct[3] => Mux4.IN16
oct[3] => Mux5.IN16
oct[3] => Mux6.IN16
oct[3] => Mux7.IN16
oct[3] => Mux8.IN16
oct[3] => Mux9.IN16
oct[3] => Mux10.IN16
oct[3] => Mux11.IN16
oct[3] => Mux12.IN16
oct[3] => Mux13.IN16
oct[3] => Mux14.IN16
oct[3] => Mux15.IN16
dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst
Din[0] => SRAM:s16_s0.Din
Din[1] => SRAM:s16_s1.Din
Din[2] => SRAM:s16_s2.Din
Din[3] => SRAM:s16_s3.Din
Din[4] => SRAM:s16_s4.Din
Din[5] => SRAM:s16_s5.Din
Din[6] => SRAM:s16_s6.Din
Din[7] => SRAM:s16_s7.Din
Din[8] => SRAM:s16_s8.Din
Din[9] => SRAM:s16_s9.Din
Din[10] => SRAM:s16_s10.Din
Din[11] => SRAM:s16_s11.Din
Din[12] => SRAM:s16_s12.Din
Din[13] => SRAM:s16_s13.Din
Din[14] => SRAM:s16_s14.Din
Din[15] => SRAM:s16_s15.Din
Rw => SRAM:s16_s0.CS
Rw => Q[0]~0.OE
Rw => Q[1]~1.OE
Rw => Q[2]~2.OE
Rw => Q[3]~3.OE
Rw => Q[4]~4.OE
Rw => Q[5]~5.OE
Rw => Q[6]~6.OE
Rw => Q[7]~7.OE
Rw => Q[8]~8.OE
Rw => Q[9]~9.OE
Rw => Q[10]~10.OE
Rw => Q[11]~11.OE
Rw => Q[12]~12.OE
Rw => Q[13]~13.OE
Rw => Q[14]~14.OE
Rw => Q[15]~15.OE
Rw => SRAM:s16_s1.CS
Rw => SRAM:s16_s2.CS
Rw => SRAM:s16_s3.CS
Rw => SRAM:s16_s4.CS
Rw => SRAM:s16_s5.CS
Rw => SRAM:s16_s6.CS
Rw => SRAM:s16_s7.CS
Rw => SRAM:s16_s8.CS
Rw => SRAM:s16_s9.CS
Rw => SRAM:s16_s10.CS
Rw => SRAM:s16_s11.CS
Rw => SRAM:s16_s12.CS
Rw => SRAM:s16_s13.CS
Rw => SRAM:s16_s14.CS
Rw => SRAM:s16_s15.CS
Ra => Qa[0]~0.OE
Ra => Qa[1]~1.OE
Ra => Qa[2]~2.OE
Ra => Qa[3]~3.OE
Ra => Qa[4]~4.OE
Ra => Qa[5]~5.OE
Ra => Qa[6]~6.OE
Ra => Qa[7]~7.OE
Ra => Qa[8]~8.OE
Ra => Qa[9]~9.OE
Ra => Qa[10]~10.OE
Ra => Qa[11]~11.OE
Ra => Qa[12]~12.OE
Ra => Qa[13]~13.OE
Ra => Qa[14]~14.OE
Ra => Qa[15]~15.OE
Rb => Qb[0]~0.OE
Rb => Qb[1]~1.OE
Rb => Qb[2]~2.OE
Rb => Qb[3]~3.OE
Rb => Qb[4]~4.OE
Rb => Qb[5]~5.OE
Rb => Qb[6]~6.OE
Rb => Qb[7]~7.OE
Rb => Qb[8]~8.OE
Rb => Qb[9]~9.OE
Rb => Qb[10]~10.OE
Rb => Qb[11]~11.OE
Rb => Qb[12]~12.OE
Rb => Qb[13]~13.OE
Rb => Qb[14]~14.OE
Rb => Qb[15]~15.OE
WE => SRAM:s16_s0.WE
WE => SRAM:s16_s1.WE
WE => SRAM:s16_s2.WE
WE => SRAM:s16_s3.WE
WE => SRAM:s16_s4.WE
WE => SRAM:s16_s5.WE
WE => SRAM:s16_s6.WE
WE => SRAM:s16_s7.WE
WE => SRAM:s16_s8.WE
WE => SRAM:s16_s9.WE
WE => SRAM:s16_s10.WE
WE => SRAM:s16_s11.WE
WE => SRAM:s16_s12.WE
WE => SRAM:s16_s13.WE
WE => SRAM:s16_s14.WE
WE => SRAM:s16_s15.WE
Q[0] <= Q[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qa[0] <= Qa[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15]~15.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0]~0.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1]~1.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2]~2.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3]~3.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4]~4.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5]~5.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6]~6.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7]~7.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9]~9.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10]~10.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11]~11.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12]~12.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13]~13.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14]~14.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s0
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s1
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s1|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s2
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s3
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s3|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s4
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s4|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s5
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s5|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s6
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s6|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s7
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s7|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s8
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s8|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s9
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s9|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s10
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s10|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s11
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s11|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s12
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s12|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s13
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s13|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s14
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s15
Din => Positive_Dff:s0.D
CS => Clk.IN0
WE => Clk.IN1
Q <= Positive_Dff:s0.Q


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0
D => D_latch:p_dff0.D
C => D_latch:p_dff1.C
C => D_latch:p_dff0.C
Q <= D_latch:p_dff1.Q
notQ <= D_latch:p_dff1.notQ


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1
D => Q$latch.DATAIN
D => notQ$latch.DATAIN
C => notQ$latch.LATCH_ENABLE
C => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|mux:inst5
a[0] => cout~15.DATAB
a[1] => cout~14.DATAB
a[2] => cout~13.DATAB
a[3] => cout~12.DATAB
a[4] => cout~11.DATAB
a[5] => cout~10.DATAB
a[6] => cout~9.DATAB
a[7] => cout~8.DATAB
a[8] => cout~7.DATAB
a[9] => cout~6.DATAB
a[10] => cout~5.DATAB
a[11] => cout~4.DATAB
a[12] => cout~3.DATAB
a[13] => cout~2.DATAB
a[14] => cout~1.DATAB
a[15] => cout~0.DATAB
b[0] => cout~15.DATAA
b[1] => cout~14.DATAA
b[2] => cout~13.DATAA
b[3] => cout~12.DATAA
b[4] => cout~11.DATAA
b[5] => cout~10.DATAA
b[6] => cout~9.DATAA
b[7] => cout~8.DATAA
b[8] => cout~7.DATAA
b[9] => cout~6.DATAA
b[10] => cout~5.DATAA
b[11] => cout~4.DATAA
b[12] => cout~3.DATAA
b[13] => cout~2.DATAA
b[14] => cout~1.DATAA
b[15] => cout~0.DATAA
sel => cout~0.OUTPUTSELECT
sel => cout~1.OUTPUTSELECT
sel => cout~2.OUTPUTSELECT
sel => cout~3.OUTPUTSELECT
sel => cout~4.OUTPUTSELECT
sel => cout~5.OUTPUTSELECT
sel => cout~6.OUTPUTSELECT
sel => cout~7.OUTPUTSELECT
sel => cout~8.OUTPUTSELECT
sel => cout~9.OUTPUTSELECT
sel => cout~10.OUTPUTSELECT
sel => cout~11.OUTPUTSELECT
sel => cout~12.OUTPUTSELECT
sel => cout~13.OUTPUTSELECT
sel => cout~14.OUTPUTSELECT
sel => cout~15.OUTPUTSELECT
cout[0] <= cout~15.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout~14.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout~13.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout~12.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout~11.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout~10.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout~9.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout~8.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout~7.DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout~6.DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout~5.DB_MAX_OUTPUT_PORT_TYPE
cout[11] <= cout~4.DB_MAX_OUTPUT_PORT_TYPE
cout[12] <= cout~3.DB_MAX_OUTPUT_PORT_TYPE
cout[13] <= cout~2.DB_MAX_OUTPUT_PORT_TYPE
cout[14] <= cout~1.DB_MAX_OUTPUT_PORT_TYPE
cout[15] <= cout~0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|zero_extend:inst2
a[0] => a_out[0].DATAIN
a[1] => a_out[1].DATAIN
a_out[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
a_out[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
a_out[2] <= <GND>
a_out[3] <= <GND>
a_out[4] <= <GND>
a_out[5] <= <GND>
a_out[6] <= <GND>
a_out[7] <= <GND>
a_out[8] <= <GND>
a_out[9] <= <GND>
a_out[10] <= <GND>
a_out[11] <= <GND>
a_out[12] <= <GND>
a_out[13] <= <GND>
a_out[14] <= <GND>
a_out[15] <= <GND>


|Single_Cycle_CPU|Dec_7seg:inst3
sum[0] => Mux0.IN19
sum[0] => Mux1.IN19
sum[0] => Mux2.IN19
sum[0] => Mux3.IN19
sum[0] => Mux4.IN19
sum[0] => Mux5.IN19
sum[0] => Mux6.IN19
sum[1] => Mux0.IN18
sum[1] => Mux1.IN18
sum[1] => Mux2.IN18
sum[1] => Mux3.IN18
sum[1] => Mux4.IN18
sum[1] => Mux5.IN18
sum[1] => Mux6.IN18
sum[2] => Mux0.IN17
sum[2] => Mux1.IN17
sum[2] => Mux2.IN17
sum[2] => Mux3.IN17
sum[2] => Mux4.IN17
sum[2] => Mux5.IN17
sum[2] => Mux6.IN17
sum[3] => Mux0.IN16
sum[3] => Mux1.IN16
sum[3] => Mux2.IN16
sum[3] => Mux3.IN16
sum[3] => Mux4.IN16
sum[3] => Mux5.IN16
sum[3] => Mux6.IN16
sum[4] => Mux7.IN19
sum[4] => Mux8.IN19
sum[4] => Mux9.IN19
sum[4] => Mux10.IN19
sum[4] => Mux11.IN19
sum[4] => Mux12.IN19
sum[4] => Mux13.IN19
sum[5] => Mux7.IN18
sum[5] => Mux8.IN18
sum[5] => Mux9.IN18
sum[5] => Mux10.IN18
sum[5] => Mux11.IN18
sum[5] => Mux12.IN18
sum[5] => Mux13.IN18
sum[6] => Mux7.IN17
sum[6] => Mux8.IN17
sum[6] => Mux9.IN17
sum[6] => Mux10.IN17
sum[6] => Mux11.IN17
sum[6] => Mux12.IN17
sum[6] => Mux13.IN17
sum[7] => Mux7.IN16
sum[7] => Mux8.IN16
sum[7] => Mux9.IN16
sum[7] => Mux10.IN16
sum[7] => Mux11.IN16
sum[7] => Mux12.IN16
sum[7] => Mux13.IN16
sum[8] => Mux14.IN19
sum[8] => Mux15.IN19
sum[8] => Mux16.IN19
sum[8] => Mux17.IN19
sum[8] => Mux18.IN19
sum[8] => Mux19.IN19
sum[8] => Mux20.IN19
sum[9] => Mux14.IN18
sum[9] => Mux15.IN18
sum[9] => Mux16.IN18
sum[9] => Mux17.IN18
sum[9] => Mux18.IN18
sum[9] => Mux19.IN18
sum[9] => Mux20.IN18
sum[10] => Mux14.IN17
sum[10] => Mux15.IN17
sum[10] => Mux16.IN17
sum[10] => Mux17.IN17
sum[10] => Mux18.IN17
sum[10] => Mux19.IN17
sum[10] => Mux20.IN17
sum[11] => Mux14.IN16
sum[11] => Mux15.IN16
sum[11] => Mux16.IN16
sum[11] => Mux17.IN16
sum[11] => Mux18.IN16
sum[11] => Mux19.IN16
sum[11] => Mux20.IN16
sum[12] => Mux21.IN19
sum[12] => Mux22.IN19
sum[12] => Mux23.IN19
sum[12] => Mux24.IN19
sum[12] => Mux25.IN19
sum[12] => Mux26.IN19
sum[12] => Mux27.IN19
sum[13] => Mux21.IN18
sum[13] => Mux22.IN18
sum[13] => Mux23.IN18
sum[13] => Mux24.IN18
sum[13] => Mux25.IN18
sum[13] => Mux26.IN18
sum[13] => Mux27.IN18
sum[14] => Mux21.IN17
sum[14] => Mux22.IN17
sum[14] => Mux23.IN17
sum[14] => Mux24.IN17
sum[14] => Mux25.IN17
sum[14] => Mux26.IN17
sum[14] => Mux27.IN17
sum[15] => Mux21.IN16
sum[15] => Mux22.IN16
sum[15] => Mux23.IN16
sum[15] => Mux24.IN16
sum[15] => Mux25.IN16
sum[15] => Mux26.IN16
sum[15] => Mux27.IN16
seg_a[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg_a[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
seg_a[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
seg_a[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
seg_b[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_b[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
seg_b[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
seg_b[3] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
seg_c[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_c[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
seg_c[2] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
seg_c[3] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
seg_d[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_d[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
seg_d[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
seg_d[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
seg_e[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_e[1] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
seg_e[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
seg_e[3] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
seg_f[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_f[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
seg_f[2] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
seg_f[3] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
seg_g[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_g[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
seg_g[2] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
seg_g[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE


