INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/fifo/fifo.srcs/sources_1/imports/chapter_6/matbi_sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matbi_sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/fifo/fifo.srcs/sources_1/imports/chapter_6/tb_matbi_sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_matbi_sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/fifo/fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
