/*
 * /drivers/video/av7100/av7100_regs.h
 *
 * Copyright (C) 2012 Renesas Mobile Corporation. 
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#ifndef __AV7100_REGS__H__
#define __AV7100_REGS__H__

/*
* Set value of __fld bit
* of __reg register
* by shifting bit __fld
* in __x to corresponding position of __fld bit
*/
#define AV7100_VAL2REG(__reg, __fld, __val) \
	(((__val) << __reg##_##__fld##_SHIFT) & __reg##_##__fld##_MASK)

/* 
* Get value of __fld bit
* of __reg register
* by shifting bit __fld
* in __x to LSB
*/
#define AV7100_REG2VAL(__reg, __fld, __val) \
	(((__val) & __reg##_##__fld##_MASK) >> __reg##_##__fld##_SHIFT)

/**********************************************************
* MACRO for standby register
***********************************************************/
/* Address of STANDBY register */
#define AV7100_STANDBY					0x00000000

/* STBY bit ********************/
#define AV7100_STANDBY_STBY_SHIFT			1
#define AV7100_STANDBY_STBY_MASK			0x00000002
#define AV7100_STANDBY_STBY_HIGH			1
#define AV7100_STANDBY_STBY_LOW				0

#define AV7100_STANDBY_STBY(__x)			\
	AV7100_VAL2REG(AV7100_STANDBY, STBY, __x)
#define AV7100_STANDBY_STBY_GET(__x)		\
	AV7100_REG2VAL(AV7100_STANDBY, STBY, __x)

/* HPDS bit ********************/
#define AV7100_STANDBY_HPDS_SHIFT			2
#define AV7100_STANDBY_HPDS_MASK			0x00000004
#define AV7100_STANDBY_HPDS_HIGH			1
#define AV7100_STANDBY_HPDS_LOW				0


#define AV7100_STANDBY_HPDS_GET(__x)		\
	AV7100_REG2VAL(AV7100_STANDBY, HPDS, __x)

/* MCLKRNG bits ****************/
#define AV7100_STANDBY_MCLKRNG_SHIFT				4
#define AV7100_STANDBY_MCLKRNG_MASK					0x000000F0
#define AV7100_STANDBY_MCLKRNG_17_5_TO_22_5_MHZ		0x0
#define AV7100_STANDBY_MCLKRNG_22_5_TO_27_5_MHZ		0x1
#define AV7100_STANDBY_MCLKRNG_27_TO_33_MHZ			0x2
#define AV7100_STANDBY_MCLKRNG_31_TO_38_5_MHZ		0x3
#define AV7100_STANDBY_MCLKRNG_36_TO_44_MHZ			0x4
#define AV7100_STANDBY_MCLKRNG_40_5_TO_49_5_MHZ		0x5
#define AV7100_STANDBY_MCLKRNG_45_TO_55_MHZ			0x6
#define AV7100_STANDBY_MCLKRNG_49_5_TO_60_5_MHZ		0x7
#define AV7100_STANDBY_MCLKRNG_54_TO_66_MHZ			0x8
#define AV7100_STANDBY_MCLKRNG_58_5_TO_71_5_MHZ		0x9
#define AV7100_STANDBY_MCLKRNG_63_TO_77_MHZ			0xA
#define AV7100_STANDBY_MCLKRNG_67_5_TO_82_5_MHZ		0xB
#define AV7100_STANDBY_MCLKRNG_72_TO_88_MHZ			0xC
#define AV7100_STANDBY_MCLKRNG_76_5_TO_93_5_MHZ		0xD
#define AV7100_STANDBY_MCLKRNG_85_5_TO_104_5_MHZ	0xE
#define AV7100_STANDBY_MCLKRNG_94_5_TO_115_5_MHZ	0xF

#define AV7100_STANDBY_MCLKRNG(__x)				\
	AV7100_VAL2REG(AV7100_STANDBY, MCLKRNG, __x)
#define AV7100_STANDBY_MCLKRNG_GET(__x) 		\
	AV7100_REG2VAL(AV7100_STANDBY, MCLKRNG, __x)

/**********************************************************
* MACRO for HDMI 5 VOLT TIME register
***********************************************************/
/* Address of HDMI 5 VOLT TIME register */
#define AV7100_HDMI_5_VOLT_TIME						0x00000001

/* SU_OFF_TIME bits ************/
#define AV7100_HDMI_5_VOLT_TIME_SU_OFF_TIME_SHIFT	2
#define AV7100_HDMI_5_VOLT_TIME_SU_OFF_TIME_MASK	0x0000001C
#define AV7100_HDMI_OFF_TIME_0MS			0
#define AV7100_HDMI_OFF_TIME_14MS			1
#define AV7100_HDMI_OFF_TIME_23MS			2
#define AV7100_HDMI_OFF_TIME_32MS			3
#define AV7100_HDMI_OFF_TIME_41MS			4
#define AV7100_HDMI_OFF_TIME_50MS			5
#define AV7100_HDMI_OFF_TIME_59MS			6
#define AV7100_HDMI_OFF_TIME_65MS			7

#define AV7100_HDMI_5_VOLT_TIME_SU_OFF_TIME(__x) 		\
	AV7100_VAL2REG(AV7100_HDMI_5_VOLT_TIME, SU_OFF_TIME, __x)
#define AV7100_HDMI_5_VOLT_TIME_SU_OFF_TIME_GET(__x) 	\
	AV7100_REG2VAL(AV7100_HDMI_5_VOLT_TIME, SU_OFF_TIME, __x)

/* SU_ON_TIME bits ************/
#define AV7100_HDMI_5_VOLT_TIME_SU_ON_TIME_SHIFT	5
#define AV7100_HDMI_5_VOLT_TIME_SU_ON_TIME_MASK		0x000000E0
#define AV7100_HDMI_ON_TIME_0MS				0
#define AV7100_HDMI_ON_TIME_150MS			1
#define AV7100_HDMI_ON_TIME_290MS			2
#define AV7100_HDMI_ON_TIME_430MS			3
#define AV7100_HDMI_ON_TIME_570MS			4
#define AV7100_HDMI_ON_TIME_710MS			5
#define AV7100_HDMI_ON_TIME_850MS			6
#define AV7100_HDMI_ON_TIME_990MS			7

#define AV7100_HDMI_5_VOLT_TIME_SU_ON_TIME(__x)		\
	AV7100_VAL2REG(AV7100_HDMI_5_VOLT_TIME, SU_ON_TIME, __x)
#define AV7100_HDMI_5_VOLT_TIME_SU_ON_TIME_GET(__x)	\
	AV7100_REG2VAL(AV7100_HDMI_5_VOLT_TIME, SU_ON_TIME, __x)

/**********************************************************
* MACRO for STANDBY INTERRUPT MASK register
***********************************************************/
/* Address of STANDBY INTERRUPT MASK register */
#define AV7100_STANDBY_INTERRUPT_MASK					0x00000002

/* HPDM bit ********************/
#define AV7100_STANDBY_INTERRUPT_MASK_HPDM_SHIFT		0
#define AV7100_STANDBY_INTERRUPT_MASK_HPDM_MASK			0x00000001
#define AV7100_STANDBY_INTERRUPT_MASK_HPDM_HIGH			1
#define AV7100_STANDBY_INTERRUPT_MASK_HPDM_LOW			0

#define AV7100_STANDBY_INTERRUPT_MASK_HPDM(__x)			\
	AV7100_VAL2REG(AV7100_STANDBY_INTERRUPT_MASK, HPDM, __x)
#define AV7100_STANDBY_INTERRUPT_MASK_HPDM_GET(__x)		\
	AV7100_REG2VAL(AV7100_STANDBY_INTERRUPT_MASK, HPDM, __x)

/* ONM bit ********************/
#define AV7100_STANDBY_INTERRUPT_MASK_ONM_SHIFT			2
#define AV7100_STANDBY_INTERRUPT_MASK_ONM_MASK			0x00000004
#define AV7100_STANDBY_INTERRUPT_MASK_ONM_HIGH			1
#define AV7100_STANDBY_INTERRUPT_MASK_ONM_LOW			0

#define AV7100_STANDBY_INTERRUPT_MASK_ONM(__x)			\
	AV7100_VAL2REG(AV7100_STANDBY_INTERRUPT_MASK, ONM, __x)
#define AV7100_STANDBY_INTERRUPT_MASK_ONM_GET(__x)		\
	AV7100_REG2VAL(AV7100_STANDBY_INTERRUPT_MASK, ONM, __x)

/* CCM bit ********************/
#define AV7100_STANDBY_INTERRUPT_MASK_CCM_SHIFT			3
#define AV7100_STANDBY_INTERRUPT_MASK_CCM_MASK			0x00000008
#define AV7100_STANDBY_INTERRUPT_MASK_CCM_HIGH			1
#define AV7100_STANDBY_INTERRUPT_MASK_CCM_LOW			0

#define AV7100_STANDBY_INTERRUPT_MASK_CCM(__x)			\
	AV7100_VAL2REG(AV7100_STANDBY_INTERRUPT_MASK, CCM, __x)
#define AV7100_STANDBY_INTERRUPT_MASK_CCM_GET(__x)		\
	AV7100_REG2VAL(AV7100_STANDBY_INTERRUPT_MASK, CCM, __x)

/* STBYGPIOCFG bits ********************/
#define AV7100_STANDBY_INTERRUPT_MASK_STBYGPIOCFG_SHIFT		4
#define AV7100_STANDBY_INTERRUPT_MASK_STBYGPIOCFG_MASK		0x00000030
#define AV7100_STANDBY_INTERRUPT_MASK_STBYGPIOCFG_INPUT		0x00
#define AV7100_STANDBY_INTERRUPT_MASK_STBYGPIOCFG_ALT		0x01
#define AV7100_STANDBY_INTERRUPT_MASK_STBYGPIOCFG_OUTPUT0	0x02
#define AV7100_STANDBY_INTERRUPT_MASK_STBYGPIOCFG_OUTPUT1	0x03

#define AV7100_STANDBY_INTERRUPT_MASK_STBYGPIOCFG(__x)		\
	AV7100_VAL2REG(AV7100_STANDBY_INTERRUPT_MASK, STBYGPIOCFG, __x)
#define AV7100_STANDBY_INTERRUPT_MASK_STBYGPIOCFG_GET(__x)	\
	AV7100_REG2VAL(AV7100_STANDBY_INTERRUPT_MASK, STBYGPIOCFG, __x)
	
/* IPOL bits ********************/	
#define AV7100_STANDBY_INTERRUPT_MASK_IPOL_SHIFT		7
#define AV7100_STANDBY_INTERRUPT_MASK_IPOL_MASK			0x00000080
#define AV7100_STANDBY_INTERRUPT_MASK_IPOL_HIGH			1
#define AV7100_STANDBY_INTERRUPT_MASK_IPOL_LOW			0

#define AV7100_STANDBY_INTERRUPT_MASK_IPOL(__x)			\
	AV7100_VAL2REG(AV7100_STANDBY_INTERRUPT_MASK, IPOL, __x)
#define AV7100_STANDBY_INTERRUPT_MASK_IPOL_GET(__x)		\
	AV7100_REG2VAL(AV7100_STANDBY_INTERRUPT_MASK, IPOL, __x)

/**********************************************************
* MACRO for STANDBY PENDING INTERRUPT register
***********************************************************/
/* Address of STANDBY PENDING INTERRUPT register */	
#define AV7100_STANDBY_PENDING_INTERRUPT				0x00000003

/* HPDI bit *********************/
#define AV7100_STANDBY_PENDING_INTERRUPT_HPDI_SHIFT		0
#define AV7100_STANDBY_PENDING_INTERRUPT_HPDI_MASK		0x00000001
#define AV7100_STANDBY_PENDING_INTERRUPT_HPDI_HIGH		1
#define AV7100_STANDBY_PENDING_INTERRUPT_HPDI_LOW		0

#define AV7100_STANDBY_PENDING_INTERRUPT_HPDI(__x)		\
	AV7100_VAL2REG(AV7100_STANDBY_PENDING_INTERRUPT, HPDI, __x)
#define AV7100_STANDBY_PENDING_INTERRUPT_HPDI_GET(__x)		\
	AV7100_REG2VAL(AV7100_STANDBY_PENDING_INTERRUPT, HPDI, __x)

/* ONI bit *********************/
#define AV7100_STANDBY_PENDING_INTERRUPT_ONI_SHIFT		2
#define AV7100_STANDBY_PENDING_INTERRUPT_ONI_MASK		0x00000004
#define AV7100_STANDBY_PENDING_INTERRUPT_ONI_HIGH		1
#define AV7100_STANDBY_PENDING_INTERRUPT_ONI_LOW		0

#define AV7100_STANDBY_PENDING_INTERRUPT_ONI(__x)		\
	AV7100_VAL2REG(AV7100_STANDBY_PENDING_INTERRUPT, ONI, __x)
#define AV7100_STANDBY_PENDING_INTERRUPT_ONI_GET(__x)		\
	AV7100_REG2VAL(AV7100_STANDBY_PENDING_INTERRUPT, ONI, __x)

/* CCI bit *********************/
#define AV7100_STANDBY_PENDING_INTERRUPT_CCI_SHIFT		3
#define AV7100_STANDBY_PENDING_INTERRUPT_CCI_MASK		0x00000008
#define AV7100_STANDBY_PENDING_INTERRUPT_CCI_HIGH		1
#define AV7100_STANDBY_PENDING_INTERRUPT_CCI_LOW		0

#define AV7100_STANDBY_PENDING_INTERRUPT_CCI(__x)		\
	AV7100_VAL2REG(AV7100_STANDBY_PENDING_INTERRUPT, CCI, __x)
#define AV7100_STANDBY_PENDING_INTERRUPT_CCI_GET(__x)		\
	AV7100_REG2VAL(AV7100_STANDBY_PENDING_INTERRUPT, CCI, __x)

/* CCRST bit *********************/
#define AV7100_STANDBY_PENDING_INTERRUPT_CCRST_SHIFT	5
#define AV7100_STANDBY_PENDING_INTERRUPT_CCRST_MASK		0x00000020
#define AV7100_STANDBY_PENDING_INTERRUPT_CCRST_HIGH		1
#define AV7100_STANDBY_PENDING_INTERRUPT_CCRST_LOW		0

#define AV7100_STANDBY_PENDING_INTERRUPT_CCRST(__x)		\
	AV7100_VAL2REG(AV7100_STANDBY_PENDING_INTERRUPT, CCRST, __x)
#define AV7100_STANDBY_PENDING_INTERRUPT_CCRST_GET(__x)		\
	AV7100_REG2VAL(AV7100_STANDBY_PENDING_INTERRUPT, CCRST, __x)

/**********************************************************
* MACRO for GENERAL INTERRUPT MASK register
***********************************************************/
/* Address of GENERAL INTERRUPT MASK register */
#define AV7100_GENERAL_INTERRUPT_MASK					0x00000004

/* EOCM **********************************/
#define AV7100_GENERAL_INTERRUPT_MASK_EOCM_SHIFT		0
#define AV7100_GENERAL_INTERRUPT_MASK_EOCM_MASK			0x00000001
#define AV7100_GENERAL_INTERRUPT_MASK_EOCM_HIGH			1
#define AV7100_GENERAL_INTERRUPT_MASK_EOCM_LOW			0

#define AV7100_GENERAL_INTERRUPT_MASK_EOCM(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_INTERRUPT_MASK, EOCM, __x)
#define AV7100_GENERAL_INTERRUPT_MASK_EOCM_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_INTERRUPT_MASK, EOCM, __x)

/* VSIM **********************************/
#define AV7100_GENERAL_INTERRUPT_MASK_VSIM_SHIFT		1
#define AV7100_GENERAL_INTERRUPT_MASK_VSIM_MASK			0x00000002
#define AV7100_GENERAL_INTERRUPT_MASK_VSIM_HIGH			1
#define AV7100_GENERAL_INTERRUPT_MASK_VSIM_LOW			0

#define AV7100_GENERAL_INTERRUPT_MASK_VSIM(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_INTERRUPT_MASK, VSIM, __x)
#define AV7100_GENERAL_INTERRUPT_MASK_VSIM_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_INTERRUPT_MASK, VSIM, __x)

/* VSOM **********************************/
#define AV7100_GENERAL_INTERRUPT_MASK_VSOM_SHIFT		2
#define AV7100_GENERAL_INTERRUPT_MASK_VSOM_MASK			0x00000004
#define AV7100_GENERAL_INTERRUPT_MASK_VSOM_HIGH			1
#define AV7100_GENERAL_INTERRUPT_MASK_VSOM_LOW			0

#define AV7100_GENERAL_INTERRUPT_MASK_VSOM(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_INTERRUPT_MASK, VSOM, __x)
#define AV7100_GENERAL_INTERRUPT_MASK_VSOM_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_INTERRUPT_MASK, VSOM, __x)

/* CECM **********************************/
#define AV7100_GENERAL_INTERRUPT_MASK_CECM_SHIFT		3
#define AV7100_GENERAL_INTERRUPT_MASK_CECM_MASK			0x00000008
#define AV7100_GENERAL_INTERRUPT_MASK_CECM_HIGH			1
#define AV7100_GENERAL_INTERRUPT_MASK_CECM_LOW			0

#define AV7100_GENERAL_INTERRUPT_MASK_CECM(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_INTERRUPT_MASK, CECM, __x)
#define AV7100_GENERAL_INTERRUPT_MASK_CECM_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_INTERRUPT_MASK, CECM, __x)

/* HDCPM **********************************/
#define AV7100_GENERAL_INTERRUPT_MASK_HDCPM_SHIFT		4
#define AV7100_GENERAL_INTERRUPT_MASK_HDCPM_MASK		0x00000010
#define AV7100_GENERAL_INTERRUPT_MASK_HDCPM_HIGH		1
#define AV7100_GENERAL_INTERRUPT_MASK_HDCPM_LOW			0

#define AV7100_GENERAL_INTERRUPT_MASK_HDCPM(__x)		\
	AV7100_VAL2REG(AV7100_GENERAL_INTERRUPT_MASK, HDCPM, __x)
#define AV7100_GENERAL_INTERRUPT_MASK_HDCPM_GET(__x)	\
	AV7100_REG2VAL(AV7100_GENERAL_INTERRUPT_MASK, HDCPM, __x)

/* UOVBM **********************************/
#define AV7100_GENERAL_INTERRUPT_MASK_UOVBM_SHIFT		5
#define AV7100_GENERAL_INTERRUPT_MASK_UOVBM_MASK		0x00000020
#define AV7100_GENERAL_INTERRUPT_MASK_UOVBM_HIGH		1
#define AV7100_GENERAL_INTERRUPT_MASK_UOVBM_LOW			0

#define AV7100_GENERAL_INTERRUPT_MASK_UOVBM(__x)		\
	AV7100_VAL2REG(AV7100_GENERAL_INTERRUPT_MASK, UOVBM, __x)
#define AV7100_GENERAL_INTERRUPT_MASK_UOVBM_GET(__x)	\
	AV7100_REG2VAL(AV7100_GENERAL_INTERRUPT_MASK, UOVBM, __x)

/**********************************************************
* MACRO for GENERAL INTERRUPT register
***********************************************************/
/* Address of GENERAL INTERRUPT register */
#define AV7100_GENERAL_INTERRUPT					0x00000005

/* EOCI ************************/
#define AV7100_GENERAL_INTERRUPT_EOCI_SHIFT			0
#define AV7100_GENERAL_INTERRUPT_EOCI_MASK			0x00000001
#define AV7100_GENERAL_INTERRUPT_EOCI_HIGH			1
#define AV7100_GENERAL_INTERRUPT_EOCI_LOW			0

#define AV7100_GENERAL_INTERRUPT_EOCI(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_INTERRUPT, EOCI, __x)
#define AV7100_GENERAL_INTERRUPT_EOCI_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_INTERRUPT, EOCI, __x)

/* VSII ************************/
#define AV7100_GENERAL_INTERRUPT_VSII_SHIFT			1
#define AV7100_GENERAL_INTERRUPT_VSII_MASK			0x00000002
#define AV7100_GENERAL_INTERRUPT_VSII_HIGH			1
#define AV7100_GENERAL_INTERRUPT_VSII_LOW			0

#define AV7100_GENERAL_INTERRUPT_VSII(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_INTERRUPT, VSII, __x)
#define AV7100_GENERAL_INTERRUPT_VSII_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_INTERRUPT, VSII, __x)

/* VSOI ************************/
#define AV7100_GENERAL_INTERRUPT_VSOI_SHIFT			2
#define AV7100_GENERAL_INTERRUPT_VSOI_MASK			0x00000004
#define AV7100_GENERAL_INTERRUPT_VSOI_HIGH			1
#define AV7100_GENERAL_INTERRUPT_VSOI_LOW			0

#define AV7100_GENERAL_INTERRUPT_VSOI(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_INTERRUPT, VSOI, __x)
#define AV7100_GENERAL_INTERRUPT_VSOI_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_INTERRUPT, VSOI, __x)

/* CECI ************************/
#define AV7100_GENERAL_INTERRUPT_CECI_SHIFT			3
#define AV7100_GENERAL_INTERRUPT_CECI_MASK			0x00000008
#define AV7100_GENERAL_INTERRUPT_CECI_HIGH			1
#define AV7100_GENERAL_INTERRUPT_CECI_LOW			0

#define AV7100_GENERAL_INTERRUPT_CECI(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_INTERRUPT, CECI, __x)
#define AV7100_GENERAL_INTERRUPT_CECI_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_INTERRUPT, CECI, __x)

/* HDCPI ************************/
#define AV7100_GENERAL_INTERRUPT_HDCPI_SHIFT		4
#define AV7100_GENERAL_INTERRUPT_HDCPI_MASK			0x00000010
#define AV7100_GENERAL_INTERRUPT_HDCPI_HIGH			1
#define AV7100_GENERAL_INTERRUPT_HDCPI_LOW			0

#define AV7100_GENERAL_INTERRUPT_HDCPI(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_INTERRUPT, HDCPI, __x)
#define AV7100_GENERAL_INTERRUPT_HDCPI_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_INTERRUPT, HDCPI, __x)

/* UOVBI ************************/
#define AV7100_GENERAL_INTERRUPT_UOVBI_SHIFT		5
#define AV7100_GENERAL_INTERRUPT_UOVBI_MASK			0x00000020
#define AV7100_GENERAL_INTERRUPT_UOVBI_HIGH			1
#define AV7100_GENERAL_INTERRUPT_UOVBI_LOW			0

#define AV7100_GENERAL_INTERRUPT_UOVBI(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_INTERRUPT, UOVBI, __x)
#define AV7100_GENERAL_INTERRUPT_UOVBI_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_INTERRUPT, UOVBI, __x)

/**********************************************************
* MACRO for GENERAL STATUS register
***********************************************************/
/* Address of GENERAL STATUS register */
#define AV7100_GENERAL_STATUS					0x00000006

/* CECTXE ************************/
#define AV7100_GENERAL_STATUS_CECTXE_SHIFT		0
#define AV7100_GENERAL_STATUS_CECTXE_MASK		0x00000001
#define AV7100_GENERAL_STATUS_CECTXE_LOW		0
#define AV7100_GENERAL_STATUS_CECTXE_HIGH		1

#define AV7100_GENERAL_STATUS_CECTXE_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_STATUS, CECTXE, __x)

/* CECRX ************************/
#define AV7100_GENERAL_STATUS_CECRX_SHIFT		1
#define AV7100_GENERAL_STATUS_CECRX_MASK		0x00000002
#define AV7100_GENERAL_STATUS_CECRX_LOW			0
#define AV7100_GENERAL_STATUS_CECRX_HIGH		1

#define AV7100_GENERAL_STATUS_CECRX_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_STATUS, CECRX, __x)

/* CECTX ************************/
#define AV7100_GENERAL_STATUS_CECTX_SHIFT		2
#define AV7100_GENERAL_STATUS_CECTX_MASK		0x00000004
#define AV7100_GENERAL_STATUS_CECTX_LOW			0
#define AV7100_GENERAL_STATUS_CECTX_HIGH		1

#define AV7100_GENERAL_STATUS_CECTX_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_STATUS, CECTX, __x)

/* UC ************************/
#define AV7100_GENERAL_STATUS_UC_SHIFT			3
#define AV7100_GENERAL_STATUS_UC_MASK			0x00000008
#define AV7100_GENERAL_STATUS_UC_LOW			0
#define AV7100_GENERAL_STATUS_UC_HIGH			1

#define AV7100_GENERAL_STATUS_UC_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_STATUS, UC, __x)

/* ONUVB ************************/
#define AV7100_GENERAL_STATUS_ONUVB_SHIFT		4
#define AV7100_GENERAL_STATUS_ONUVB_MASK		0x00000010
#define AV7100_GENERAL_STATUS_ONUVB_LOW			0
#define AV7100_GENERAL_STATUS_ONUVB_HIGH		1

#define AV7100_GENERAL_STATUS_ONUVB_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_STATUS, ONUVB, __x)

/* HDCP ************************/
#define AV7100_GENERAL_STATUS_HDCPS_SHIFT		5
#define AV7100_GENERAL_STATUS_HDCPS_MASK			0x000000E0
#define HDMI_HDCP_NO_RECEIVER					0
#define HDMI_HDCP_RECEIVER_CONNECTED			1
#define HDMI_HDCP_NO_HDCP_RECEIVER				2
#define HDMI_HDCP_NO_ENCRYPTION					3
#define HDMI_HDCP_AUTHENTICATION_ON_GOING		4
#define HDMI_HDCP_AUTHENTICATION_FAIL			5
#define HDMI_HDCP_AUTHENTICATION_SUCCEED			6
#define HDMI_HDCP_ENCRYPTION_ON_GOING			7

#define AV7100_GENERAL_STATUS_HDCPS_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_STATUS, HDCPS, __x)

/**********************************************************
* MACRO for GPIO configuration register
***********************************************************/
/* Address of GPIO configuration register */
#define AV7100_GPIO_CONFIGURATION			0x00000007

/* DAT3DIR bit ********************/
#define AV7100_GPIO_CONFIGURATION_DAT3DIR_SHIFT		0
#define AV7100_GPIO_CONFIGURATION_DAT3DIR_MASK		0x00000001
#define AV7100_GPIO_CONFIGURATION_DAT3DIR_HIGHT		1
#define AV7100_GPIO_CONFIGURATION_DAT3DIR_LOW		0


#define AV7100_GPIO_CONFIGURATION_DAT3DIR(__x)		\
	AV7100_VAL2REG(AV7100_GPIO_CONFIGURATION, DAT3DIR, __x)
#define AV7100_GPIO_CONFIGURATION_DAT3DIR_GET(__x)	\
	AV7100_REG2VAL(AV7100_GPIO_CONFIGURATION, DAT3DIR, __x)
	
/* DAT3VAL bit ********************/
#define AV7100_GPIO_CONFIGURATION_DAT3VAL_SHIFT		1
#define AV7100_GPIO_CONFIGURATION_DAT3VAL_MASK		0x00000002
#define AV7100_GPIO_CONFIGURATION_DAT3VAL_HIGH		1
#define AV7100_GPIO_CONFIGURATION_DAT3VAL_LOW		0


#define AV7100_GPIO_CONFIGURATION_DAT3VAL(__x)		\
	AV7100_VAL2REG(AV7100_GPIO_CONFIGURATION, DAT3VAL, __x)
#define AV7100_GPIO_CONFIGURATION_DAT3VAL_GET(__x)	\
	AV7100_REG2VAL(AV7100_GPIO_CONFIGURATION, DAT3VAL, __x)

/* DAT2DIR bit ********************/
#define AV7100_GPIO_CONFIGURATION_DAT2DIR_SHIFT		2
#define AV7100_GPIO_CONFIGURATION_DAT2DIR_MASK		0x00000004
#define AV7100_GPIO_CONFIGURATION_DAT2DIR_LOW		0
#define AV7100_GPIO_CONFIGURATION_DAT2DIR_HIGH		1

#define AV7100_GPIO_CONFIGURATION_DAT2DIR(__x)		\
	AV7100_VAL2REG(AV7100_GPIO_CONFIGURATION, DAT2DIR, __x)
#define AV7100_GPIO_CONFIGURATION_DAT2DIR_GET(__x)	\
	AV7100_REG2VAL(AV7100_GPIO_CONFIGURATION, DAT2DIR, __x)

/* DAT2VAL bit ********************/
#define AV7100_GPIO_CONFIGURATION_DAT2VAL_SHIFT		3
#define AV7100_GPIO_CONFIGURATION_DAT2VAL_MASK		0x00000008
#define AV7100_GPIO_CONFIGURATION_DAT2VAL_HIGH		1
#define AV7100_GPIO_CONFIGURATION_DAT2VAL_LOW		0


#define AV7100_GPIO_CONFIGURATION_DAT2VAL(__x)		\
	AV7100_VAL2REG(AV7100_GPIO_CONFIGURATION, DAT2VAL, __x)
#define AV7100_GPIO_CONFIGURATION_DAT2VAL_GET(__x)	\
	AV7100_REG2VAL(AV7100_GPIO_CONFIGURATION, DAT2VAL, __x)

/* DAT1DIR bit ********************/
#define AV7100_GPIO_CONFIGURATION_DAT1DIR_SHIFT		4
#define AV7100_GPIO_CONFIGURATION_DAT1DIR_MASK		0x00000010
#define AV7100_GPIO_CONFIGURATION_DAT1DIR_HIGH		1
#define AV7100_GPIO_CONFIGURATION_DAT1DIR_LOW		0


#define AV7100_GPIO_CONFIGURATION_DAT1DIR(__x)		\
	AV7100_VAL2REG(AV7100_GPIO_CONFIGURATION, DAT1DIR, __x)
#define AV7100_GPIO_CONFIGURATION_DAT1DIR_GET(__x)	\
	AV7100_REG2VAL(AV7100_GPIO_CONFIGURATION, DAT1DIR, __x)
	
/* DAT1VAL bit ********************/
#define AV7100_GPIO_CONFIGURATION_DAT1VAL_SHIFT		5
#define AV7100_GPIO_CONFIGURATION_DAT1VAL_MASK		0x00000020
#define AV7100_GPIO_CONFIGURATION_DAT1VAL_HIGH		1
#define AV7100_GPIO_CONFIGURATION_DAT1VAl_LOW		0

#define AV7100_GPIO_CONFIGURATION_DAT1VAL(__x)		\
	AV7100_VAL2REG(AV7100_GPIO_CONFIGURATION, DAT1VAL, __x)
#define AV7100_GPIO_CONFIGURATION_DAT1VAL_GET(__x)	\
	AV7100_REG2VAL(AV7100_GPIO_CONFIGURATION, DAT1VAL, __x)

/**********************************************************
* MACRO for general control register
***********************************************************/
/* Address of general control register */
#define AV7100_GENERAL_CONTROL 0x00000008

/* FDL bit ********************/
#define AV7100_GENERAL_CONTROL_FDL_SHIFT		4
#define AV7100_GENERAL_CONTROL_FDL_MASK			0x00000010
#define AV7100_GENERAL_CONTROL_FDL_HIGH			1
#define AV7100_GENERAL_CONTROL_FDL_LOW			0

#define AV7100_GENERAL_CONTROL_FDL(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_CONTROL, FDL, __x)
#define AV7100_GENERAL_CONTROL_FDL_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_CONTROL, FDL, __x)

/* FDL bit ********************/
#define AV7100_GENERAL_CONTROL_HLD_SHIFT		5
#define AV7100_GENERAL_CONTROL_HLD_MASK			0x00000020
#define AV7100_GENERAL_CONTROL_HLD_HIGH			1
#define AV7100_GENERAL_CONTROL_HLD_LOW			0

#define AV7100_GENERAL_CONTROL_HLD(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_CONTROL, HLD, __x)
#define AV7100_GENERAL_CONTROL_HLD_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_CONTROL, HLD, __x)
	
/* WA bit ********************/
#define AV7100_GENERAL_CONTROL_WA_SHIFT			6
#define AV7100_GENERAL_CONTROL_WA_MASK			0x00000040
#define AV7100_GENERAL_CONTROL_WA_HIGH			1
#define AV7100_GENERAL_CONTROL_WA_LOW			0
#define AV7100_GENERAL_CONTROL_WA(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_CONTROL, WA, __x)
#define AV7100_GENERAL_CONTROL_WA_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_CONTROL, WA, __x)
	
/* RA bit ********************/
#define AV7100_GENERAL_CONTROL_RA_SHIFT			7
#define AV7100_GENERAL_CONTROL_RA_MASK			0x00000080
#define AV7100_GENERAL_CONTROL_RA_HIGH			1
#define AV7100_GENERAL_CONTROL_RA_LOW			0
#define AV7100_GENERAL_CONTROL_RA(__x)			\
	AV7100_VAL2REG(AV7100_GENERAL_CONTROL, RA, __x)
#define AV7100_GENERAL_CONTROL_RA_GET(__x)		\
	AV7100_REG2VAL(AV7100_GENERAL_CONTROL, RA, __x)

/**********************************************************
* MACRO for firmware download entry register
***********************************************************/
#define AV7100_FIRMWARE_DOWNLOAD_ENTRY 							0x0000000F
#define AV7100_FIRMWARE_DOWNLOAD_ENTRY_MBYTE_CODE_ENTRY_SHIFT 	0
#define AV7100_FIRMWARE_DOWNLOAD_ENTRY_MBYTE_CODE_ENTRY_MASK 	0x000000FF

#define AV7100_FIRMWARE_DOWNLOAD_ENTRY_MBYTE_CODE_ENTRY(__x) 	\
	AV7100_VAL2REG(AV7100_FIRMWARE_DOWNLOAD_ENTRY, MBYTE_CODE_ENTRY, __x)
#define AV7100_FIRMWARE_DOWNLOAD_ENTRY_MBYTE_CODE_ENTRY_GET(__x) \
	AV7100_REG2VAL(AV7100_FIRMWARE_DOWNLOAD_ENTRY, MBYTE_CODE_ENTRY, __x)	

	
#endif