\begin{NxSSBox}[breakable][CISC (Complex Instruction Set Computing)]
	\begin{NxIDBox}
		CISC architectures feature \textbf{multi-step instructions} that can execute \textbf{complex operations} in fewer cycles. They often incorporate \textbf{microcode}, variable instruction lengths, and advanced addressing modes.
	\end{NxIDBox}
	\begin{NxIDBoxL}
		\nxTopicD{8-bit CISC Architectures} Early \textbf{8-bit CPUs} like the \nxGID{z80} and \nxGID{intel8080}, known for variable-length instructions and rich instruction sets.
		\nxTopicD{x86} The \textbf{dominant CISC architecture} in modern consumer and enterprise computing.
		\nxTopicD{x86-64} The \textbf{64-bit extension of x86}, enabling larger memory spaces and additional registers.
		%\nxTopicD{VAX (DEC)} A \textbf{highly versatile, early CISC architecture} used in Digital Equipment Corporation (DEC) systems.
		%\nxTopicD{HCS12} A \textbf{microcontroller-oriented CISC architecture} designed for embedded systems.
		%\nxTopicD{16-bit CISC Architectures} Processors such as \nxGID{intel8086} and \nxGID{mos68000}, featuring \nxGID{advanced addressing modes} and \nxGID{expanded registers} for improved computational power.
	\end{NxIDBoxL}
\end{NxSSBox}

%\input{./contents/nex-c/instruction.d/cisc.d/vax.tex}
%\input{./contents/nex-c/instruction.d/cisc.d/hcs12.tex}
\input{./contents/nex-c/instruction.d/cisc.d/8bit.tex}
%\input{./contents/nex-c/instruction.d/cisc.d/16bit.tex}
\input{./contents/nex-c/instruction.d/cisc.d/x86.tex}
\input{./contents/nex-c/instruction.d/cisc.d/x86_64.tex}

