mips_core
r32_reg_clr_cls
ctl_FSM
pc_gen_ctl_reg_clr_cls
rf_stage
ext
ext_ctl_reg_clr_cls
mips_dvc
mips_sys
pc
pc_gen
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/stmt_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ext_ctl_reg_clr_cls/always_1/if_1
ext_ctl_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext/input_ctl
mips_core/wire_BUS117
pipelinedregs/input_ext_ctl_i
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
ctl_FSM/always_4
r32_reg_clr_cls/reg_r32_o
pipelinedregs/input_id2ra_ctl_cls
ctl_FSM/always_6/block_1/case_1/block_1
ext/reg_res
pipelinedregs/wire_ext_ctl
mips_core/inst_decoder_pipe
rf_stage/inst_i_ext
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1
pc_gen_ctl_reg_clr_cls/always_1
mips_core/wire_zz_pc_o
mips_core/inst_iRF_stage
pc/input_pc_i
rf_stage/inst_i_pc_gen
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
ctl_FSM/always_4/if_1/if_1
mips_sys/inst_i_mips_core
pipelinedregs/input_pc_gen_ctl_i
decode_pipe/input_id2ra_ctl_cls
mips_dvc/always_5
mips_core/inst_new_pc
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
pc_gen/assign_1_br_addr
rf_stage/inst_ins_reg
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
rf_stage/wire_BUS1013
ctl_FSM/always_6/block_1/case_1/block_3/stmt_6
ctl_FSM/reg_CurrState
ctl_FSM/always_4/if_1/if_1/stmt_1
ext_ctl_reg_clr_cls/input_clr
r32_reg_clr_cls/always_1/if_1
ctl_FSM/always_5
ctl_FSM/reg_NextState
r32_reg_clr_cls/always_1/if_1/if_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_6/block_1/case_1/block_8
rf_stage/wire_BUS2085
decode_pipe/input_pause
pc_gen/input_imm
ext_ctl_reg_clr_cls/input_cls
ext/always_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1
mips_dvc/reg_cmd
mips_dvc/always_5/if_1/block_2
rf_stage/input_irq_i
mips_core/wire_BUS27031
ctl_FSM/always_5/block_1
pipelinedregs/inst_U4
rf_stage/input_pause
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1
ext/always_1/case_1
mips_core/wire_BUS271
mips_dvc/always_5/if_1/block_2/if_1
mips_dvc/reg_irq_req_o
mips_core/input_irq_i
r32_reg_clr_cls/always_1/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_6
pc_gen/input_pc_prectl
rf_stage/wire_ext_o
rf_stage/input_pc_i
pc_gen/always_1
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
r32_reg_clr_cls/input_r32_i
rf_stage/inst_MAIN_FSM
ctl_FSM/always_6/block_1/case_1
decode_pipe/wire_BUS2102
ext/input_ins_i
ctl_FSM/reg_pc_prectl
pc_gen/always_1/if_1/block_1/if_1/block_2
pc_gen/always_1/if_1/block_1
ctl_FSM/input_irq
pc_gen/always_1/if_1/block_1/if_1
rf_stage/wire_pc_next
ctl_FSM/always_4/if_1
pc_gen_ctl_reg_clr_cls/always_1/if_1
pipelinedregs/input_pause
pipelinedregs/wire_pc_gen_ctl_o
rf_stage/input_ext_ctl_i
decode_pipe/wire_ext_ctl_o
ext/wire_instr25_0
pc_gen/always_1/if_1/block_1/if_1/block_1
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1
r32_reg_clr_cls/always_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
decode_pipe/wire_pc_gen_ctl_o
rf_stage/input_ins_i
mips_dvc/always_5/if_1
mips_sys/inst_imips_dvc
pc/inst_pc_latch
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1
pc_gen/input_ctl
ctl_FSM/always_6/block_1/case_1/block_1/stmt_6
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2
pc_gen/input_pc
ctl_FSM/reg_id2ra_ctl_cls
pc_gen_ctl_reg_clr_cls/input_cls
ext/always_1/case_1/stmt_3
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_core/wire_NET1572
mips_dvc/always_6
mips_sys/wire_w_irq
pc/wire_pc_o
ctl_FSM/always_6/block_1/case_1/block_3
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_2
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
ext/always_1/case_1/stmt_4
mips_dvc/always_6/stmt_1
mips_sys/wire_zz_pc_o
ctl_FSM/always_6/block_1
pc_gen/always_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4
pc_gen/reg_pc_next
decode_pipe/wire_BUS2072
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
ext/assign_1_instr25_0
pc_gen/wire_br_addr
rf_stage/wire_id2ra_ctl_cls_o
pipelinedregs/inst_U8
rf_stage/input_pc_gen_ctl
r32_reg_clr_cls/input_cls
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/cond
ext/always_1/case_1/cond
pipelinedregs/inst_U8/expr_1
mips_dvc/always_6/stmt_1/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/cond
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs
decode_pipe
decode_pipe/inst_idecoder
decode_pipe/inst_pipereg
mips_sys/constraint_zz_pc_o
