Analysis & Synthesis report for game
Sat Dec 22 15:00:06 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga_fonts:get_fonts|altsyncram:altsyncram_component|altsyncram_egg1:auto_generated
 17. Parameter Settings for User Entity Instance: clkgen:my_vgaclk
 18. Parameter Settings for User Entity Instance: vga_ctrl:my_ctr
 19. Parameter Settings for User Entity Instance: vga_fonts:get_fonts|altsyncram:altsyncram_component
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "vga_fonts:get_fonts"
 24. Port Connectivity Checks: "clkgen:my_vgaclk"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 22 15:00:06 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; game                                        ;
; Top-level Entity Name           ; game                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 77                                          ;
; Total pins                      ; 168                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 24,576                                      ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; game               ; game               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; vga_ctrl.v                       ; yes             ; User Verilog HDL File                  ; D:/final_verilog/vga_ctrl.v                                                           ;         ;
; clkgen.v                         ; yes             ; User Verilog HDL File                  ; D:/final_verilog/clkgen.v                                                             ;         ;
; vga_fonts.v                      ; yes             ; User Wizard-Generated File             ; D:/final_verilog/vga_fonts.v                                                          ;         ;
; getsec.v                         ; yes             ; User Verilog HDL File                  ; D:/final_verilog/getsec.v                                                             ;         ;
; game.v                           ; yes             ; Auto-Found Verilog HDL File            ; D:/final_verilog/game.v                                                               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_egg1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/final_verilog/db/altsyncram_egg1.tdf                                               ;         ;
; vga_font.hex                     ; yes             ; Auto-Found Memory Initialization File  ; D:/final_verilog/vga_font.hex                                                         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_h3m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/final_verilog/db/lpm_divide_h3m.tdf                                                ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/final_verilog/db/sign_div_unsign_klh.tdf                                           ;         ;
; db/alt_u_div_eve.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/final_verilog/db/alt_u_div_eve.tdf                                                 ;         ;
; db/lpm_divide_u3m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/final_verilog/db/lpm_divide_u3m.tdf                                                ;         ;
; db/sign_div_unsign_1mh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/final_verilog/db/sign_div_unsign_1mh.tdf                                           ;         ;
; db/alt_u_div_80f.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/final_verilog/db/alt_u_div_80f.tdf                                                 ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 234            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 435            ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 28             ;
;     -- 5 input functions                    ; 34             ;
;     -- 4 input functions                    ; 75             ;
;     -- <=3 input functions                  ; 297            ;
;                                             ;                ;
; Dedicated logic registers                   ; 77             ;
;                                             ;                ;
; I/O pins                                    ; 168            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 24576          ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 69             ;
; Total fan-out                               ; 1914           ;
; Average fan-out                             ; 2.16           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |game                                     ; 435 (38)            ; 77 (24)                   ; 24576             ; 1          ; 168  ; 0            ; |game                                                                                                 ; game                ; work         ;
;    |clkgen:my_vgaclk|                     ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |game|clkgen:my_vgaclk                                                                                ; clkgen              ; work         ;
;    |lpm_divide:Mod0|                      ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_h3m:auto_generated|     ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                   ; lpm_divide_h3m      ; work         ;
;          |sign_div_unsign_klh:divider|    ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_eve:divider|       ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider ; alt_u_div_eve       ; work         ;
;    |lpm_divide:Mod1|                      ; 225 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_u3m:auto_generated|     ; 225 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|lpm_divide:Mod1|lpm_divide_u3m:auto_generated                                                   ; lpm_divide_u3m      ; work         ;
;          |sign_div_unsign_1mh:divider|    ; 225 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|lpm_divide:Mod1|lpm_divide_u3m:auto_generated|sign_div_unsign_1mh:divider                       ; sign_div_unsign_1mh ; work         ;
;             |alt_u_div_80f:divider|       ; 225 (225)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|lpm_divide:Mod1|lpm_divide_u3m:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_80f:divider ; alt_u_div_80f       ; work         ;
;    |vga_ctrl:my_ctr|                      ; 60 (60)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |game|vga_ctrl:my_ctr                                                                                 ; vga_ctrl            ; work         ;
;    |vga_fonts:get_fonts|                  ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |game|vga_fonts:get_fonts                                                                             ; vga_fonts           ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |game|vga_fonts:get_fonts|altsyncram:altsyncram_component                                             ; altsyncram          ; work         ;
;          |altsyncram_egg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |game|vga_fonts:get_fonts|altsyncram:altsyncram_component|altsyncram_egg1:auto_generated              ; altsyncram_egg1     ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------+
; vga_fonts:get_fonts|altsyncram:altsyncram_component|altsyncram_egg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 12           ; --           ; --           ; 49152 ; vga_font.hex ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |game|vga_fonts:get_fonts ; vga_fonts.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; getsec:sec_timer|countclk[0..7]        ; Stuck at GND due to stuck port clock ;
; getsec:sec_timer|clk_ls                ; Stuck at GND due to stuck port clock ;
; getsec:sec_timer|countclk[8..24]       ; Stuck at GND due to stuck port clock ;
; dis_cnt[0..9]                          ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 36 ;                                      ;
+----------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------+
; Register name           ; Reason for Removal      ; Registers Removed due to This Register                                                          ;
+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------+
; getsec:sec_timer|clk_ls ; Stuck at GND            ; dis_cnt[9], dis_cnt[8], dis_cnt[7], dis_cnt[6], dis_cnt[5], dis_cnt[4], dis_cnt[3], dis_cnt[2], ;
;                         ; due to stuck port clock ; dis_cnt[1], dis_cnt[0]                                                                          ;
+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 77    ;
; Number of registers using Synchronous Clear  ; 50    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_ctrl:my_ctr|x_cnt[0]               ; 8       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |game|clkgen:my_vgaclk|clkcount[28] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |game|vga_ctrl:my_ctr|y_cnt[8]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fonts:get_fonts|altsyncram:altsyncram_component|altsyncram_egg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:my_vgaclk ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                    ;
; countlimit     ; 1        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:my_ctr ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; h_frontporch   ; 96    ; Signed Integer                      ;
; h_active       ; 144   ; Signed Integer                      ;
; h_backporch    ; 784   ; Signed Integer                      ;
; h_total        ; 800   ; Signed Integer                      ;
; v_frontporch   ; 2     ; Signed Integer                      ;
; v_active       ; 35    ; Signed Integer                      ;
; v_backporch    ; 515   ; Signed Integer                      ;
; v_total        ; 525   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fonts:get_fonts|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 12                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; vga_font.hex         ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_egg1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                ;
; LPM_WIDTHD             ; 9              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_u3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 1                                                   ;
; Entity Instance                           ; vga_fonts:get_fonts|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 12                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_fonts:get_fonts"                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "clkgen:my_vgaclk" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; clken ; Input ; Info     ; Stuck at VCC      ;
+-------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 77                          ;
;     CLR               ; 1                           ;
;     CLR SCLR          ; 9                           ;
;     ENA SCLR          ; 9                           ;
;     SCLR              ; 32                          ;
;     plain             ; 26                          ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 437                         ;
;     arith             ; 239                         ;
;         0 data inputs ; 27                          ;
;         1 data inputs ; 92                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 55                          ;
;         5 data inputs ; 10                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 187                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 20                          ;
;         5 data inputs ; 24                          ;
;         6 data inputs ; 28                          ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 168                         ;
; stratixv_ram_block    ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 28.20                       ;
; Average LUT depth     ; 18.32                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Dec 22 14:59:26 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: D:/final_verilog/vga_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: D:/final_verilog/clkgen.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ramdomchar.v
    Info (12023): Found entity 1: ramdomchar File: D:/final_verilog/ramdomchar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_fonts.v
    Info (12023): Found entity 1: vga_fonts File: D:/final_verilog/vga_fonts.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file getsec.v
    Info (12023): Found entity 1: getsec File: D:/final_verilog/getsec.v Line: 1
Warning (12125): Using design file game.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: game File: D:/final_verilog/game.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at game.v(129): created implicit net for "CLK_50" File: D:/final_verilog/game.v Line: 129
Info (12127): Elaborating entity "game" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at game.v(103): object "vd16" assigned a value but never read File: D:/final_verilog/game.v Line: 103
Warning (10036): Verilog HDL or VHDL warning at game.v(104): object "hd9" assigned a value but never read File: D:/final_verilog/game.v Line: 104
Warning (10230): Verilog HDL assignment warning at game.v(111): truncated value with size 32 to match size of target (10) File: D:/final_verilog/game.v Line: 111
Warning (10230): Verilog HDL assignment warning at game.v(112): truncated value with size 32 to match size of target (10) File: D:/final_verilog/game.v Line: 112
Warning (10230): Verilog HDL assignment warning at game.v(113): truncated value with size 32 to match size of target (10) File: D:/final_verilog/game.v Line: 113
Warning (10230): Verilog HDL assignment warning at game.v(114): truncated value with size 32 to match size of target (10) File: D:/final_verilog/game.v Line: 114
Warning (10230): Verilog HDL assignment warning at game.v(115): truncated value with size 32 to match size of target (10) File: D:/final_verilog/game.v Line: 115
Warning (10230): Verilog HDL assignment warning at game.v(159): truncated value with size 32 to match size of target (10) File: D:/final_verilog/game.v Line: 159
Warning (10235): Verilog HDL Always Construct warning at game.v(165): variable "av_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/final_verilog/game.v Line: 165
Warning (10034): Output port "LEDR" at game.v(21) has no driver File: D:/final_verilog/game.v Line: 21
Warning (10034): Output port "HEX2" at game.v(26) has no driver File: D:/final_verilog/game.v Line: 26
Warning (10034): Output port "HEX3" at game.v(27) has no driver File: D:/final_verilog/game.v Line: 27
Warning (10034): Output port "HEX4" at game.v(28) has no driver File: D:/final_verilog/game.v Line: 28
Warning (10034): Output port "HEX5" at game.v(29) has no driver File: D:/final_verilog/game.v Line: 29
Warning (10034): Output port "DRAM_ADDR" at game.v(32) has no driver File: D:/final_verilog/game.v Line: 32
Warning (10034): Output port "DRAM_BA" at game.v(33) has no driver File: D:/final_verilog/game.v Line: 33
Warning (10034): Output port "DRAM_CAS_N" at game.v(34) has no driver File: D:/final_verilog/game.v Line: 34
Warning (10034): Output port "DRAM_CKE" at game.v(35) has no driver File: D:/final_verilog/game.v Line: 35
Warning (10034): Output port "DRAM_CLK" at game.v(36) has no driver File: D:/final_verilog/game.v Line: 36
Warning (10034): Output port "DRAM_CS_N" at game.v(37) has no driver File: D:/final_verilog/game.v Line: 37
Warning (10034): Output port "DRAM_LDQM" at game.v(39) has no driver File: D:/final_verilog/game.v Line: 39
Warning (10034): Output port "DRAM_RAS_N" at game.v(40) has no driver File: D:/final_verilog/game.v Line: 40
Warning (10034): Output port "DRAM_UDQM" at game.v(41) has no driver File: D:/final_verilog/game.v Line: 41
Warning (10034): Output port "DRAM_WE_N" at game.v(42) has no driver File: D:/final_verilog/game.v Line: 42
Warning (10034): Output port "TD_RESET_N" at game.v(48) has no driver File: D:/final_verilog/game.v Line: 48
Warning (10034): Output port "AUD_DACDAT" at game.v(65) has no driver File: D:/final_verilog/game.v Line: 65
Warning (10034): Output port "AUD_XCK" at game.v(67) has no driver File: D:/final_verilog/game.v Line: 67
Warning (10034): Output port "ADC_CONVST" at game.v(76) has no driver File: D:/final_verilog/game.v Line: 76
Warning (10034): Output port "ADC_DIN" at game.v(77) has no driver File: D:/final_verilog/game.v Line: 77
Warning (10034): Output port "ADC_SCLK" at game.v(79) has no driver File: D:/final_verilog/game.v Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at game.v(82) has no driver File: D:/final_verilog/game.v Line: 82
Warning (10034): Output port "IRDA_TXD" at game.v(88) has no driver File: D:/final_verilog/game.v Line: 88
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:my_vgaclk" File: D:/final_verilog/game.v Line: 125
Info (12128): Elaborating entity "getsec" for hierarchy "getsec:sec_timer" File: D:/final_verilog/game.v Line: 131
Warning (10230): Verilog HDL assignment warning at getsec.v(21): truncated value with size 32 to match size of target (25) File: D:/final_verilog/getsec.v Line: 21
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:my_ctr" File: D:/final_verilog/game.v Line: 146
Info (12128): Elaborating entity "vga_fonts" for hierarchy "vga_fonts:get_fonts" File: D:/final_verilog/game.v Line: 152
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_fonts:get_fonts|altsyncram:altsyncram_component" File: D:/final_verilog/vga_fonts.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_fonts:get_fonts|altsyncram:altsyncram_component" File: D:/final_verilog/vga_fonts.v Line: 81
Info (12133): Instantiated megafunction "vga_fonts:get_fonts|altsyncram:altsyncram_component" with the following parameter: File: D:/final_verilog/vga_fonts.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "vga_font.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_egg1.tdf
    Info (12023): Found entity 1: altsyncram_egg1 File: D:/final_verilog/db/altsyncram_egg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_egg1" for hierarchy "vga_fonts:get_fonts|altsyncram:altsyncram_component|altsyncram_egg1:auto_generated" File: d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: D:/final_verilog/game.v Line: 114
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: D:/final_verilog/game.v Line: 115
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: D:/final_verilog/game.v Line: 114
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: D:/final_verilog/game.v Line: 114
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: D:/final_verilog/db/lpm_divide_h3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: D:/final_verilog/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: D:/final_verilog/db/alt_u_div_eve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: D:/final_verilog/game.v Line: 115
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: D:/final_verilog/game.v Line: 115
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_u3m.tdf
    Info (12023): Found entity 1: lpm_divide_u3m File: D:/final_verilog/db/lpm_divide_u3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1mh File: D:/final_verilog/db/sign_div_unsign_1mh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_80f.tdf
    Info (12023): Found entity 1: alt_u_div_80f File: D:/final_verilog/db/alt_u_div_80f.tdf Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/final_verilog/game.v Line: 38
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: D:/final_verilog/game.v Line: 63
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: D:/final_verilog/game.v Line: 64
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: D:/final_verilog/game.v Line: 66
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: D:/final_verilog/game.v Line: 70
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: D:/final_verilog/game.v Line: 71
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: D:/final_verilog/game.v Line: 72
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: D:/final_verilog/game.v Line: 73
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: D:/final_verilog/game.v Line: 83
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/final_verilog/game.v Line: 21
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/final_verilog/game.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/final_verilog/game.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/final_verilog/game.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/final_verilog/game.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/final_verilog/game.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/final_verilog/game.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/final_verilog/game.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/final_verilog/game.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/final_verilog/game.v Line: 21
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/final_verilog/game.v Line: 24
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/final_verilog/game.v Line: 24
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/final_verilog/game.v Line: 24
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/final_verilog/game.v Line: 24
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/final_verilog/game.v Line: 24
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/final_verilog/game.v Line: 24
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: D:/final_verilog/game.v Line: 24
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/final_verilog/game.v Line: 25
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/final_verilog/game.v Line: 25
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/final_verilog/game.v Line: 25
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/final_verilog/game.v Line: 25
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/final_verilog/game.v Line: 25
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/final_verilog/game.v Line: 25
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: D:/final_verilog/game.v Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/final_verilog/game.v Line: 26
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/final_verilog/game.v Line: 26
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/final_verilog/game.v Line: 26
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/final_verilog/game.v Line: 26
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/final_verilog/game.v Line: 26
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/final_verilog/game.v Line: 26
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: D:/final_verilog/game.v Line: 26
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/final_verilog/game.v Line: 27
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/final_verilog/game.v Line: 27
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/final_verilog/game.v Line: 27
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/final_verilog/game.v Line: 27
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/final_verilog/game.v Line: 27
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/final_verilog/game.v Line: 27
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: D:/final_verilog/game.v Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/final_verilog/game.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/final_verilog/game.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/final_verilog/game.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/final_verilog/game.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/final_verilog/game.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/final_verilog/game.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/final_verilog/game.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/final_verilog/game.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/final_verilog/game.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/final_verilog/game.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/final_verilog/game.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/final_verilog/game.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/final_verilog/game.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/final_verilog/game.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/final_verilog/game.v Line: 32
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/final_verilog/game.v Line: 33
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/final_verilog/game.v Line: 33
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/final_verilog/game.v Line: 34
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/final_verilog/game.v Line: 35
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/final_verilog/game.v Line: 36
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/final_verilog/game.v Line: 37
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/final_verilog/game.v Line: 39
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/final_verilog/game.v Line: 40
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/final_verilog/game.v Line: 41
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/final_verilog/game.v Line: 42
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: D:/final_verilog/game.v Line: 48
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/final_verilog/game.v Line: 58
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: D:/final_verilog/game.v Line: 65
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: D:/final_verilog/game.v Line: 67
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: D:/final_verilog/game.v Line: 76
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: D:/final_verilog/game.v Line: 77
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/final_verilog/game.v Line: 79
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: D:/final_verilog/game.v Line: 82
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: D:/final_verilog/game.v Line: 88
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "vga_fonts:get_fonts|altsyncram:altsyncram_component|altsyncram_egg1:auto_generated|ALTSYNCRAM" File: D:/final_verilog/db/altsyncram_egg1.tdf Line: 31
Info (144001): Generated suppressed messages file D:/final_verilog/game.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 29 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/final_verilog/game.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/final_verilog/game.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/final_verilog/game.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/final_verilog/game.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/final_verilog/game.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/final_verilog/game.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/final_verilog/game.v Line: 15
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/final_verilog/game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/final_verilog/game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/final_verilog/game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/final_verilog/game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/final_verilog/game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/final_verilog/game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/final_verilog/game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/final_verilog/game.v Line: 18
    Warning (15610): No output dependent on input pin "TD_CLK27" File: D:/final_verilog/game.v Line: 45
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: D:/final_verilog/game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: D:/final_verilog/game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: D:/final_verilog/game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: D:/final_verilog/game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: D:/final_verilog/game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: D:/final_verilog/game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: D:/final_verilog/game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: D:/final_verilog/game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_HS" File: D:/final_verilog/game.v Line: 47
    Warning (15610): No output dependent on input pin "TD_VS" File: D:/final_verilog/game.v Line: 49
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/final_verilog/game.v Line: 62
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: D:/final_verilog/game.v Line: 78
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: D:/final_verilog/game.v Line: 86
Info (21057): Implemented 672 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 112 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 491 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 177 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Sat Dec 22 15:00:06 2018
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/final_verilog/game.map.smsg.


