Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tob_tb_behav xil_defaultlib.tob_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=5,COUNT_TO=...
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=6,COUNT_TO=...
Compiling module xil_defaultlib.sequential_enable(NUM_EN=3)
Compiling module xil_defaultlib.count_to(COUNT_TO=9)
Compiling module xil_defaultlib.count_to(COUNT_TO=5)
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=5,COUNT_TO=...
Compiling module xil_defaultlib.increment_driver
Compiling module xil_defaultlib.hours_to_bcd_encoder
Compiling module xil_defaultlib.clock_counter
Compiling module xil_defaultlib.master_controller
Compiling module xil_defaultlib.display_mux
Compiling module xil_defaultlib.seg_driver(NUM_SEG=4)
Compiling module xil_defaultlib.alarm_driver
Compiling module xil_defaultlib.top(tb=1)
Compiling module xil_defaultlib.tob_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tob_tb_behav
