#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00582D60 .scope module, "Exemplo0041" "Exemplo0041" 2 24;
 .timescale 0 0;
v00587060_0 .net "clk", 0 0, v00587008_0; 1 drivers
S_00583338 .scope module, "CLK1" "clock" 2 27, 2 8, S_00582D60;
 .timescale 0 0;
v00587008_0 .var "clk", 0 0;
S_00583118 .scope module, "Exercicio02" "Exercicio02" 3 25;
 .timescale 0 0;
v005909C0_0 .net "clk", 0 0, v00590E38_0; 1 drivers
v00590C28_0 .var "clr", 0 0;
v00590A18_0 .var "data", 0 0;
RS_0059619C/0/0 .resolv tri, L_005C36F8, L_005C38B0, L_005C3A68, L_005C3540;
RS_0059619C/0/4 .resolv tri, L_005C3648, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_0059619C .resolv tri, RS_0059619C/0/0, RS_0059619C/0/4, C4<zzzzz>, C4<zzzzz>;
v00590F98_0 .net8 "s", 4 0, RS_0059619C; 5 drivers
S_00583558 .scope module, "Clock1" "clock" 3 30, 2 8, S_00583118;
 .timescale 0 0;
v00590E38_0 .var "clk", 0 0;
S_00583778 .scope module, "CONT" "contador" 3 32, 3 11, S_00583118;
 .timescale 0 0;
v00590D88_0 .alias "clk", 0 0, v005909C0_0;
v00590BD0_0 .net "clr", 0 0, v00590C28_0; 1 drivers
v00590FF0_0 .net "data", 0 0, v00590A18_0; 1 drivers
RS_00596184/0/0 .resolv tri, L_005C3858, L_005C3438, L_005C3178, L_005C34E8;
RS_00596184/0/4 .resolv tri, L_005C3598, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_00596184 .resolv tri, RS_00596184/0/0, RS_00596184/0/4, C4<zzzzz>, C4<zzzzz>;
v00590F40_0 .net8 "q", 4 0, RS_00596184; 5 drivers
v00590968_0 .alias "s", 4 0, v00590F98_0;
L_005C3858 .part/pv v00590E90_0, 0, 1, 5;
L_005C36F8 .part/pv v00590D30_0, 0, 1, 5;
L_005C3438 .part/pv v00590C80_0, 1, 1, 5;
L_005C38B0 .part/pv v00590DE0_0, 1, 1, 5;
L_005C3490 .part RS_00596184, 0, 1;
L_005C3178 .part/pv v0032C708_0, 2, 1, 5;
L_005C3A68 .part/pv v0032C760_0, 2, 1, 5;
L_005C31D0 .part RS_00596184, 1, 1;
L_005C34E8 .part/pv v00322738_0, 3, 1, 5;
L_005C3540 .part/pv v0032D400_0, 3, 1, 5;
L_005C3A10 .part RS_00596184, 2, 1;
L_005C3598 .part/pv v00593058_0, 4, 1, 5;
L_005C3648 .part/pv v005930B0_0, 4, 1, 5;
L_005C3908 .part RS_00596184, 3, 1;
S_005835E0 .scope module, "JK0" "jkff" 3 16, 4 79, S_00583778;
 .timescale 0 0;
v005908B8_0 .alias "clk", 0 0, v005909C0_0;
v00590CD8_0 .alias "j", 0 0, v00590FF0_0;
v00590B78_0 .alias "k", 0 0, v00590FF0_0;
v00590E90_0 .var "q", 0 0;
v00590D30_0 .var "qnot", 0 0;
E_00587F00 .event posedge, v005908B8_0;
S_005833C0 .scope module, "JK1" "jkff" 3 17, 4 79, S_00583778;
 .timescale 0 0;
v00590EE8_0 .net "clk", 0 0, L_005C3490; 1 drivers
v00590910_0 .alias "j", 0 0, v00590FF0_0;
v00590AC8_0 .alias "k", 0 0, v00590FF0_0;
v00590C80_0 .var "q", 0 0;
v00590DE0_0 .var "qnot", 0 0;
E_00587F40 .event posedge, v00590EE8_0;
S_00583448 .scope module, "JK2" "jkff" 3 18, 4 79, S_00583778;
 .timescale 0 0;
v0032D458_0 .net "clk", 0 0, L_005C31D0; 1 drivers
v0032D4B0_0 .alias "j", 0 0, v00590FF0_0;
v0032C6B0_0 .alias "k", 0 0, v00590FF0_0;
v0032C708_0 .var "q", 0 0;
v0032C760_0 .var "qnot", 0 0;
E_00587D60 .event posedge, v0032D458_0;
S_00582C50 .scope module, "JK3" "jkff" 3 19, 4 79, S_00583778;
 .timescale 0 0;
v00593108_0 .net "clk", 0 0, L_005C3A10; 1 drivers
v00322688_0 .alias "j", 0 0, v00590FF0_0;
v003226E0_0 .alias "k", 0 0, v00590FF0_0;
v00322738_0 .var "q", 0 0;
v0032D400_0 .var "qnot", 0 0;
E_00587FC0 .event posedge, v00593108_0;
S_005829A8 .scope module, "JK4" "jkff" 3 20, 4 79, S_00583778;
 .timescale 0 0;
v00322FE0_0 .net "clk", 0 0, L_005C3908; 1 drivers
v00323038_0 .alias "j", 0 0, v00590FF0_0;
v00323090_0 .alias "k", 0 0, v00590FF0_0;
v00593058_0 .var "q", 0 0;
v005930B0_0 .var "qnot", 0 0;
E_00587F20 .event posedge, v00322FE0_0;
S_00583228 .scope module, "dff" "dff" 4 10;
 .timescale 0 0;
v00590A70_0 .net "clk", 0 0, C4<z>; 0 drivers
v00590B20_0 .net "d", 0 0, C4<z>; 0 drivers
v005C37A8_0 .var "q", 0 0;
v005C3800_0 .var "qnot", 0 0;
E_00587F60 .event posedge, v00590A70_0;
S_00582A30 .scope module, "srff" "srff" 4 52;
 .timescale 0 0;
v005C32D8_0 .net "clk", 0 0, C4<z>; 0 drivers
v005C39B8_0 .var "q", 0 0;
v005C3330_0 .var "qnot", 0 0;
v005C3280_0 .net "r", 0 0, C4<z>; 0 drivers
v005C3960_0 .net "s", 0 0, C4<z>; 0 drivers
E_00587EA0 .event posedge, v005C32D8_0;
S_005834D0 .scope module, "tff" "tff" 4 23;
 .timescale 0 0;
v005C3AC0_0 .net "clear", 0 0, C4<z>; 0 drivers
v005C30C8_0 .net "clk", 0 0, C4<z>; 0 drivers
v005C3388_0 .net "preset", 0 0, C4<z>; 0 drivers
v005C36A0_0 .var "q", 0 0;
v005C33E0_0 .var "qnot", 0 0;
v005C3750_0 .net "t", 0 0, C4<z>; 0 drivers
E_00588060 .event posedge, v005C30C8_0;
    .scope S_00583338;
T_0 ;
    %set/v v00587008_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00583338;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00587008_0, 1;
    %inv 8, 1;
    %set/v v00587008_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00582D60;
T_2 ;
    %vpi_call 2 30 "$dumpfile", "clock.vcd";
    %vpi_call 2 31 "$dumpvars";
    %delay 120, 0;
    %vpi_call 2 33 "$finish";
    %end;
    .thread T_2;
    .scope S_00583558;
T_3 ;
    %set/v v00590E38_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00583558;
T_4 ;
    %delay 12, 0;
    %load/v 8, v00590E38_0, 1;
    %inv 8, 1;
    %set/v v00590E38_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_005835E0;
T_5 ;
    %wait E_00587F00;
    %load/v 8, v00590CD8_0, 1;
    %load/v 9, v00590B78_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00590E90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00590D30_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00590CD8_0, 1;
    %inv 8, 1;
    %load/v 9, v00590B78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00590E90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00590D30_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v00590CD8_0, 1;
    %load/v 9, v00590B78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v00590E90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00590E90_0, 0, 8;
    %load/v 8, v00590D30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00590D30_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_005833C0;
T_6 ;
    %wait E_00587F40;
    %load/v 8, v00590910_0, 1;
    %load/v 9, v00590AC8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00590C80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00590DE0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00590910_0, 1;
    %inv 8, 1;
    %load/v 9, v00590AC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00590C80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00590DE0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00590910_0, 1;
    %load/v 9, v00590AC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v00590C80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00590C80_0, 0, 8;
    %load/v 8, v00590DE0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00590DE0_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00583448;
T_7 ;
    %wait E_00587D60;
    %load/v 8, v0032D4B0_0, 1;
    %load/v 9, v0032C6B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C708_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C760_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0032D4B0_0, 1;
    %inv 8, 1;
    %load/v 9, v0032C6B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C708_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C760_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0032D4B0_0, 1;
    %load/v 9, v0032C6B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v0032C708_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C708_0, 0, 8;
    %load/v 8, v0032C760_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C760_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00582C50;
T_8 ;
    %wait E_00587FC0;
    %load/v 8, v00322688_0, 1;
    %load/v 9, v003226E0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00322738_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032D400_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00322688_0, 1;
    %inv 8, 1;
    %load/v 9, v003226E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00322738_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0032D400_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v00322688_0, 1;
    %load/v 9, v003226E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v00322738_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00322738_0, 0, 8;
    %load/v 8, v0032D400_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032D400_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_005829A8;
T_9 ;
    %wait E_00587F20;
    %load/v 8, v00323038_0, 1;
    %load/v 9, v00323090_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00593058_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005930B0_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00323038_0, 1;
    %inv 8, 1;
    %load/v 9, v00323090_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00593058_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005930B0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v00323038_0, 1;
    %load/v 9, v00323090_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v00593058_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00593058_0, 0, 8;
    %load/v 8, v005930B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005930B0_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00583118;
T_10 ;
    %delay 1, 0;
    %set/v v00590A18_0, 1, 1;
    %delay 1, 0;
    %set/v v00590C28_0, 0, 1;
    %vpi_call 3 38 "$display", "Exercicio02 - Jenifer Henrique - 427420\012";
    %vpi_call 3 39 "$display", "Data Clear Clock Saida";
    %vpi_call 3 40 "$monitor", "%1b  %1b  %1b  %4b", v00590A18_0, v00590C28_0, v005909C0_0, v00590F98_0;
    %delay 100, 0;
    %vpi_call 3 42 "$finish";
    %end;
    .thread T_10;
    .scope S_00583228;
T_11 ;
    %wait E_00587F60;
    %load/v 8, v00590B20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C37A8_0, 0, 8;
    %load/v 8, v005C37A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C3800_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_00582A30;
T_12 ;
    %wait E_00587EA0;
    %load/v 8, v005C3960_0, 1;
    %load/v 9, v005C3280_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005C39B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C3330_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v005C3960_0, 1;
    %inv 8, 1;
    %load/v 9, v005C3280_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005C39B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005C3330_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v005C3960_0, 1;
    %load/v 9, v005C3280_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005C39B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005C3330_0, 0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_005834D0;
T_13 ;
    %wait E_00588060;
    %load/v 8, v005C3AC0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005C36A0_0, 0, 0;
    %load/v 8, v005C36A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C33E0_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v005C3388_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005C36A0_0, 0, 1;
    %load/v 8, v005C36A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C33E0_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v005C3750_0, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v005C36A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C36A0_0, 0, 8;
    %load/v 8, v005C36A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C33E0_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./clock.v";
    "Exercicio02.v";
    "./flipflops.v";
