LISTING FOR LOGIC DESCRIPTION FILE: IDE-RTC.pld                      Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sat Jan 04 08:11:22 2020

  1:Name     IDE-RTC ;
  2:PartNo   01 ;
  3:Date     9/18/2019 ;
  4:Revision 01 ;
  5:Designer KM ;
  6:Company  Analogue Technologies ;
  7:Assembly SBC2 ;
  8:Location  ;
  9:Device   g16v8 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN 1    = CLK                       ; /*                                 */
 13:PIN 2    = A0                        ; /*                                 */
 14:PIN 3    = A1                        ; /*                                 */
 15:PIN 4    = A2                        ; /*                                 */
 16:PIN 5    = A3                        ; /*                                 */
 17:PIN 6    = A4                        ; /*                                 */
 18:PIN 7    = !MRD                      ; /*                                 */
 19:PIN 8    = !MWR                      ; /*                                 */
 20:PIN 9    = !SEL                      ; /*                                 */
 21:PIN 11   = !OC                       ; /*                                 */
 22:
 23:/* *************** OUTPUT PINS *********************/
 24:PIN 12   = !UBWE                     ; /*                                 */
 25:PIN 13   = !UBRE                     ; /*                                 */
 26:PIN 14   = UBWL                      ; /*                                 */
 27:PIN 15   = UBRL                      ; /*                                 */
 28:PIN 16   = !CS0                      ; /*                                 */
 29:PIN 17   = !CS1                      ; /*                                 */
 30:PIN 18   = !RTC                      ; /*                                 */
 31:PIN 19   = !HBT                      ; /*                                 */
 32:
 33:/** Declarations and Intermediate Variables Definitions **/
 34:FIELD ADDRESS = [A4..0];
 35:
 36:!RTC = SEL & ADDRESS:['h'00..13];
 37:HBT = SEL & ADDRESS:['h'14..15];
 38:CS1 = SEL & ADDRESS:['h'16..17];
 39:CS0 = SEL & ADDRESS:['h'18..1F];
 40:
 41:/** Logic Equations **/
 42:
 43:UBWE = MWR & SEL & ADDRESS:['h'18..18];
 44:UBRE = MRD & SEL & ADDRESS:['h'14..14];
 45:UBWL = MWR & SEL & ADDRESS:['h'15..15];
 46:UBRL = MRD & SEL & ADDRESS:['h'18..18];
 47:
 48:



Jedec Fuse Checksum       (2de2)
Jedec Transmit Checksum   (bca6)
