<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="sdram_controller" device="LCMXO2-4000HC-4BG332C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="write_data_tb" top="sdram_controller"/>
        <Source name="impl1/source/sdram_controller.v" type="Verilog" type_short="Verilog">
            <Options top_module="sdram_controller"/>
        </Source>
        <Source name="impl1/source/init_and_refresh_cycle_tb.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="impl1/source/write_data_tb.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="impl1/source/read_data_tb.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="sdram_controller.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="simulation/simulation.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="sdram_controller1.sty"/>
</BaliProject>
