// Seed: 2884008809
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13 = id_7;
  wire id_14;
  wire id_15;
  ;
endmodule
module module_0 #(
    parameter id_3 = 32'd56
) (
    id_1,
    id_2,
    module_1,
    id_4
);
  input wire id_4;
  inout wire _id_3;
  input wire id_2;
  input wire id_1;
  always @(1) begin : LABEL_0
    if (1) begin : LABEL_1
      id_3 += -1;
    end
  end
  wor id_5;
  parameter id_6 = "";
  logic [7:0][id_3 : -1] id_7;
  assign id_7[-1] = id_5++;
  wire id_8;
  wire id_9 = ~id_1;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_6,
      id_5,
      id_8,
      id_6,
      id_2,
      id_8,
      id_5,
      id_5,
      id_5,
      id_9
  );
endmodule
