

================================================================
== Vitis HLS Report for 'vadd'
================================================================
* Date:           Wed Nov 18 16:45:04 2020

* Version:        2020.2 (Build 3058579 on Mon Nov  9 16:10:39 MST 2020)
* Project:        vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      289|   278689|  0.963 us|  0.929 ms|  290|  278690|     none|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_1   |      288|   278688|  18 ~ 17418|          -|          -|    16|        no|
        | + VITIS_LOOP_99_2  |       16|    17416|    4 ~ 4354|          -|          -|     4|        no|
        |  ++ read1          |     1025|     1025|           3|          1|          1|  1024|       yes|
        |  ++ read2          |     1025|     1025|           3|          1|          1|  1024|       yes|
        |  ++ vadd           |     1025|     1025|           3|          1|          1|  1024|       yes|
        |  ++ write          |     1025|     1025|           3|          1|          1|  1024|       yes|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 264
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 111 112 113 }
  Pipeline-1 : II = 1, D = 3, States = { 185 186 187 }
  Pipeline-2 : II = 1, D = 3, States = { 189 190 191 }
  Pipeline-3 : II = 1, D = 3, States = { 194 195 196 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 39 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 264 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 114 112 
112 --> 113 
113 --> 111 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 188 186 
186 --> 187 
187 --> 185 
188 --> 189 
189 --> 192 190 
190 --> 191 
191 --> 189 
192 --> 193 
193 --> 194 
194 --> 197 195 
195 --> 196 
196 --> 194 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 265 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 266 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_8, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty_1, void @empty_19, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 269 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_2, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_7, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_2, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_16, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_7, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_6, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_7, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 276 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_2, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_18, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_7, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_times"   --->   Operation 279 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_times, void @empty_2, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, void @empty, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_times, void @empty_7, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %addRandom"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %addRandom, void @empty_2, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %addRandom, void @empty_7, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (1.00ns)   --->   "%addRandom_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %addRandom"   --->   Operation 286 'read' 'addRandom_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 287 [1/1] (1.00ns)   --->   "%num_times_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %num_times"   --->   Operation 287 'read' 'num_times_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 288 [1/1] (1.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size"   --->   Operation 288 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 289 [1/1] (1.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %out_r"   --->   Operation 289 'read' 'out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 290 [1/1] (1.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in2"   --->   Operation 290 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 291 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in1"   --->   Operation 291 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%v1_buffer = alloca i64 1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:87]   --->   Operation 292 'alloca' 'v1_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%v2_buffer = alloca i64 1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:88]   --->   Operation 293 'alloca' 'v2_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%vout_buffer = alloca i64 1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:89]   --->   Operation 294 'alloca' 'vout_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 295 [1/1] (0.21ns)   --->   "%xor_ln95 = xor i32 %size_read, i32 4294967295" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 295 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.38ns)   --->   "%store_ln95 = store i32 2147492051, i32 %p_Val2_s" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 296 'store' 'store_ln95' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 297 [1/1] (0.38ns)   --->   "%br_ln95 = br void" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 297 'br' 'br_ln95' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%count = phi i32 0, void %_Z7minRandji.exit, i32 %count_1, void %._crit_edge22.loopexit"   --->   Operation 298 'phi' 'count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.88ns)   --->   "%count_1 = add i32 %count, i32 1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 299 'add' 'count_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.85ns)   --->   "%icmp_ln95 = icmp_eq  i32 %count, i32 %num_times_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 300 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.split11, void %._crit_edge27.loopexit" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 301 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 302 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 303 'specloopname' 'specloopname_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %size_read, i32 31" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 304 'bitselect' 'tmp' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.88ns)   --->   "%add_ln99 = add i32 %size_read, i32 1023" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 305 'add' 'add_ln99' <Predicate = (!icmp_ln95)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln99, i32 31" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 306 'bitselect' 'tmp_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.88ns)   --->   "%sub_ln99 = sub i32 4294966273, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 307 'sub' 'sub_ln99' <Predicate = (!icmp_ln95)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%p_lshr = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %sub_ln99, i32 10, i32 31" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 308 'partselect' 'p_lshr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.82ns)   --->   "%sub_ln99_1 = sub i22 0, i22 %p_lshr" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 309 'sub' 'sub_ln99_1' <Predicate = (!icmp_ln95)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_1)   --->   "%tmp_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %add_ln99, i32 10, i32 31" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 310 'partselect' 'tmp_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_1)   --->   "%select_ln99 = select i1 %tmp_1, i22 %sub_ln99_1, i22 %tmp_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 311 'select' 'select_ln99' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln99_1 = select i1 %tmp, i22 0, i22 %select_ln99" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 312 'select' 'select_ln99_1' <Predicate = (!icmp_ln95)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %select_ln99_1, i10 0" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 313 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.38ns)   --->   "%br_ln99 = br void %_Z7minRandji.exit47" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 314 'br' 'br_ln99' <Predicate = (!icmp_ln95)> <Delay = 0.38>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%ret_ln136 = ret" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:136]   --->   Operation 315 'ret' 'ret_ln136' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %.split11, i32 %i_1, void %._crit_edge17"   --->   Operation 316 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.85ns)   --->   "%icmp_ln99 = icmp_eq  i32 %i, i32 %tmp_3" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 317 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %_Z7minRandji.exit47.split, void %._crit_edge22.loopexit" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 318 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 319 'load' 'p_Val2_load' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%trunc_ln99 = trunc i32 %p_Val2_load" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 320 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:91]   --->   Operation 321 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:91]   --->   Operation 322 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 10" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 323 'bitselect' 'tmp_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 30" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 324 'bitselect' 'tmp_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%xor_ln61 = xor i1 %trunc_ln99, i1 %tmp_5" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 325 'xor' 'xor_ln61' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%xor_ln61_1 = xor i1 %xor_ln61, i1 %tmp_4" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 326 'xor' 'xor_ln61_1' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 31" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 327 'bitselect' 'tmp_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.12ns) (out node of the LUT)   --->   "%new_bit = xor i1 %xor_ln61_1, i1 %tmp_6" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 328 'xor' 'new_bit' <Predicate = (!icmp_ln99)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%r = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_Val2_load, i32 1, i32 31"   --->   Operation 329 'partselect' 'r' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %new_bit, i31 %r"   --->   Operation 330 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.38ns)   --->   "%br_ln103 = br i1 %addRandom_read, void %_Z7minRandji.exit47.split._crit_edge, void" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 331 'br' 'br_ln103' <Predicate = (!icmp_ln99)> <Delay = 0.38>
ST_3 : Operation 332 [36/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 332 'urem' 'urem_ln103' <Predicate = (!icmp_ln99 & addRandom_read)> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 333 'br' 'br_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.17>
ST_4 : Operation 334 [35/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 334 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.17>
ST_5 : Operation 335 [34/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 335 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.17>
ST_6 : Operation 336 [33/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 336 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.17>
ST_7 : Operation 337 [32/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 337 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.17>
ST_8 : Operation 338 [31/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 338 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.17>
ST_9 : Operation 339 [30/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 339 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.17>
ST_10 : Operation 340 [29/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 340 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.17>
ST_11 : Operation 341 [28/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 341 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.17>
ST_12 : Operation 342 [27/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 342 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.17>
ST_13 : Operation 343 [26/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 343 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.17>
ST_14 : Operation 344 [25/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 344 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.17>
ST_15 : Operation 345 [24/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 345 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.17>
ST_16 : Operation 346 [23/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 346 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.17>
ST_17 : Operation 347 [22/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 347 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.17>
ST_18 : Operation 348 [21/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 348 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.17>
ST_19 : Operation 349 [20/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 349 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.17>
ST_20 : Operation 350 [19/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 350 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.17>
ST_21 : Operation 351 [18/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 351 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.17>
ST_22 : Operation 352 [17/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 352 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.17>
ST_23 : Operation 353 [16/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 353 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.17>
ST_24 : Operation 354 [15/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 354 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.17>
ST_25 : Operation 355 [14/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 355 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.17>
ST_26 : Operation 356 [13/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 356 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.17>
ST_27 : Operation 357 [12/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 357 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.17>
ST_28 : Operation 358 [11/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 358 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.17>
ST_29 : Operation 359 [10/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 359 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.17>
ST_30 : Operation 360 [9/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 360 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.17>
ST_31 : Operation 361 [8/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 361 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.17>
ST_32 : Operation 362 [7/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 362 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.17>
ST_33 : Operation 363 [6/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 363 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.17>
ST_34 : Operation 364 [5/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 364 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.17>
ST_35 : Operation 365 [4/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 365 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.17>
ST_36 : Operation 366 [3/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 366 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.17>
ST_37 : Operation 367 [2/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 367 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.17>
ST_38 : Operation 368 [1/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 368 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 369 [1/1] (0.38ns)   --->   "%br_ln103 = br void %_Z7minRandji.exit47.split._crit_edge" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 369 'br' 'br_ln103' <Predicate = true> <Delay = 0.38>

State 39 <SV = 38> <Delay = 1.96>
ST_39 : Operation 370 [1/1] (0.00ns)   --->   "%in_index = phi i32 %urem_ln103, void, i32 %i, void %_Z7minRandji.exit47.split"   --->   Operation 370 'phi' 'in_index' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 371 [1/1] (0.88ns)   --->   "%add_ln106 = add i32 %in_index, i32 1024" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:106]   --->   Operation 371 'add' 'add_ln106' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 372 [1/1] (0.85ns)   --->   "%icmp_ln106 = icmp_sgt  i32 %add_ln106, i32 %size_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:106]   --->   Operation 372 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 373 [1/1] (0.88ns)   --->   "%sub_ln106 = sub i32 %size_read, i32 %in_index" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:106]   --->   Operation 373 'sub' 'sub_ln106' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 374 [1/1] (0.22ns)   --->   "%chunk_size = select i1 %icmp_ln106, i32 %sub_ln106, i32 1024" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:106]   --->   Operation 374 'select' 'chunk_size' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.14>
ST_40 : Operation 375 [1/1] (0.85ns)   --->   "%icmp_ln109 = icmp_sgt  i32 %chunk_size, i32 0" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 375 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %._crit_edge17, void %.lr.ph" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 376 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %in_index, i2 0" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 377 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_40 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i34 %shl_ln" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 378 'sext' 'sext_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_40 : Operation 379 [1/1] (1.14ns)   --->   "%add_ln109 = add i64 %sext_ln109, i64 %in1_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 379 'add' 'add_ln109' <Predicate = (icmp_ln109)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln109, i32 2, i32 63" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 380 'partselect' 'trunc_ln2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_40 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i62 %trunc_ln2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 381 'sext' 'sext_ln109_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_40 : Operation 382 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln109_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 382 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_40 : Operation 383 [1/1] (0.88ns)   --->   "%sub_ln109 = sub i32 4294966271, i32 %in_index" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 383 'sub' 'sub_ln109' <Predicate = (icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 384 [70/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 384 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node sub_ln109_1)   --->   "%xor_ln109 = xor i32 %in_index, i32 4294967295" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 385 'xor' 'xor_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 386 [1/1] (0.85ns)   --->   "%empty_27 = icmp_slt  i32 %sub_ln109, i32 %xor_ln95" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 386 'icmp' 'empty_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node sub_ln109_1)   --->   "%smax7 = select i1 %empty_27, i32 %xor_ln95, i32 %sub_ln109" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 387 'select' 'smax7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 388 [1/1] (0.88ns) (out node of the LUT)   --->   "%sub_ln109_1 = sub i32 %xor_ln109, i32 %smax7" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 388 'sub' 'sub_ln109_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 389 [69/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 389 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 390 [68/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 390 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 391 [67/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 391 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 392 [66/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 392 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 393 [65/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 393 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 394 [64/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 394 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 395 [63/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 395 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 396 [62/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 396 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 397 [61/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 397 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 398 [60/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 398 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 399 [59/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 399 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 400 [58/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 400 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 401 [57/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 401 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 402 [56/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 402 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 403 [55/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 403 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 404 [54/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 404 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 405 [53/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 405 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 406 [52/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 406 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 407 [51/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 407 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 408 [50/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 408 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 409 [49/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 409 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 410 [48/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 410 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 411 [47/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 411 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 412 [46/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 412 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 413 [45/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 413 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 414 [44/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 414 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 415 [43/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 415 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 416 [42/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 416 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 417 [41/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 417 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 418 [40/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 418 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 419 [39/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 419 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 420 [38/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 420 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 421 [37/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 421 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 422 [36/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 422 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 2.43>
ST_76 : Operation 423 [35/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 423 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.43>
ST_77 : Operation 424 [34/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 424 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 2.43>
ST_78 : Operation 425 [33/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 425 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 2.43>
ST_79 : Operation 426 [32/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 426 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 2.43>
ST_80 : Operation 427 [31/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 427 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 2.43>
ST_81 : Operation 428 [30/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 428 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 2.43>
ST_82 : Operation 429 [29/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 429 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 2.43>
ST_83 : Operation 430 [28/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 430 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 2.43>
ST_84 : Operation 431 [27/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 431 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 2.43>
ST_85 : Operation 432 [26/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 432 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 2.43>
ST_86 : Operation 433 [25/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 433 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 2.43>
ST_87 : Operation 434 [24/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 434 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 2.43>
ST_88 : Operation 435 [23/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 435 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 2.43>
ST_89 : Operation 436 [22/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 436 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 2.43>
ST_90 : Operation 437 [21/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 437 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 2.43>
ST_91 : Operation 438 [20/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 438 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 2.43>
ST_92 : Operation 439 [19/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 439 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 2.43>
ST_93 : Operation 440 [18/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 440 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 2.43>
ST_94 : Operation 441 [17/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 441 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 2.43>
ST_95 : Operation 442 [16/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 442 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 2.43>
ST_96 : Operation 443 [15/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 443 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 2.43>
ST_97 : Operation 444 [14/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 444 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 2.43>
ST_98 : Operation 445 [13/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 445 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 2.43>
ST_99 : Operation 446 [12/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 446 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 2.43>
ST_100 : Operation 447 [11/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 447 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 2.43>
ST_101 : Operation 448 [10/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 448 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 2.43>
ST_102 : Operation 449 [9/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 449 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 2.43>
ST_103 : Operation 450 [8/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 450 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 2.43>
ST_104 : Operation 451 [7/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 451 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 2.43>
ST_105 : Operation 452 [6/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 452 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 2.43>
ST_106 : Operation 453 [5/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 453 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 2.43>
ST_107 : Operation 454 [4/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 454 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 2.43>
ST_108 : Operation 455 [3/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 455 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 2.43>
ST_109 : Operation 456 [2/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 456 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 2.43>
ST_110 : Operation 457 [1/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 457 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 458 [1/1] (0.38ns)   --->   "%br_ln109 = br void" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 458 'br' 'br_ln109' <Predicate = true> <Delay = 0.38>

State 111 <SV = 110> <Delay = 0.85>
ST_111 : Operation 459 [1/1] (0.00ns)   --->   "%j = phi i11 %add_ln109_1, void %.split, i11 0, void %.lr.ph" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 459 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 460 [1/1] (0.73ns)   --->   "%add_ln109_1 = add i11 %j, i11 1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 460 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i11 %j" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 461 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 462 [1/1] (0.85ns)   --->   "%icmp_ln109_1 = icmp_eq  i32 %zext_ln109, i32 %sub_ln109_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 462 'icmp' 'icmp_ln109_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109_1, void %.split, void %.lr.ph6" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 463 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 112 <SV = 111> <Delay = 2.43>
ST_112 : Operation 464 [1/1] (2.43ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:112]   --->   Operation 464 'read' 'gmem_addr_read' <Predicate = (!icmp_ln109_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 1.20>
ST_113 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i11 %j" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 465 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 466 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 466 'specpipeline' 'specpipeline_ln109' <Predicate = (!icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 467 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 467 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (!icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 468 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 468 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 469 [1/1] (0.00ns)   --->   "%v1_buffer_addr = getelementptr i32 %v1_buffer, i64 0, i64 %zext_ln109_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:112]   --->   Operation 469 'getelementptr' 'v1_buffer_addr' <Predicate = (!icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 470 [1/1] (1.20ns)   --->   "%store_ln112 = store i32 %gmem_addr_read, i10 %v1_buffer_addr" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:112]   --->   Operation 470 'store' 'store_ln112' <Predicate = (!icmp_ln109_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 471 'br' 'br_ln0' <Predicate = (!icmp_ln109_1)> <Delay = 0.00>

State 114 <SV = 111> <Delay = 1.14>
ST_114 : Operation 472 [1/1] (1.14ns)   --->   "%add_ln114 = add i64 %sext_ln109, i64 %in2_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 472 'add' 'add_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 473 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln3" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 474 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 475 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln114" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 475 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 115 <SV = 112> <Delay = 2.43>
ST_115 : Operation 476 [70/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 476 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 113> <Delay = 2.43>
ST_116 : Operation 477 [69/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 477 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 114> <Delay = 2.43>
ST_117 : Operation 478 [68/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 478 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 115> <Delay = 2.43>
ST_118 : Operation 479 [67/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 479 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 116> <Delay = 2.43>
ST_119 : Operation 480 [66/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 480 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 117> <Delay = 2.43>
ST_120 : Operation 481 [65/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 481 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 118> <Delay = 2.43>
ST_121 : Operation 482 [64/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 482 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 119> <Delay = 2.43>
ST_122 : Operation 483 [63/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 483 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 120> <Delay = 2.43>
ST_123 : Operation 484 [62/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 484 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 121> <Delay = 2.43>
ST_124 : Operation 485 [61/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 485 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 122> <Delay = 2.43>
ST_125 : Operation 486 [60/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 486 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 123> <Delay = 2.43>
ST_126 : Operation 487 [59/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 487 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 124> <Delay = 2.43>
ST_127 : Operation 488 [58/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 488 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 125> <Delay = 2.43>
ST_128 : Operation 489 [57/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 489 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 126> <Delay = 2.43>
ST_129 : Operation 490 [56/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 490 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 127> <Delay = 2.43>
ST_130 : Operation 491 [55/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 491 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 128> <Delay = 2.43>
ST_131 : Operation 492 [54/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 492 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 129> <Delay = 2.43>
ST_132 : Operation 493 [53/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 493 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 130> <Delay = 2.43>
ST_133 : Operation 494 [52/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 494 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 131> <Delay = 2.43>
ST_134 : Operation 495 [51/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 495 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 132> <Delay = 2.43>
ST_135 : Operation 496 [50/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 496 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 133> <Delay = 2.43>
ST_136 : Operation 497 [49/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 497 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 134> <Delay = 2.43>
ST_137 : Operation 498 [48/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 498 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 135> <Delay = 2.43>
ST_138 : Operation 499 [47/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 499 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 136> <Delay = 2.43>
ST_139 : Operation 500 [46/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 500 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 137> <Delay = 2.43>
ST_140 : Operation 501 [45/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 501 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 138> <Delay = 2.43>
ST_141 : Operation 502 [44/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 502 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 139> <Delay = 2.43>
ST_142 : Operation 503 [43/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 503 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 140> <Delay = 2.43>
ST_143 : Operation 504 [42/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 504 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 141> <Delay = 2.43>
ST_144 : Operation 505 [41/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 505 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 142> <Delay = 2.43>
ST_145 : Operation 506 [40/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 506 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 143> <Delay = 2.43>
ST_146 : Operation 507 [39/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 507 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 144> <Delay = 2.43>
ST_147 : Operation 508 [38/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 508 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 145> <Delay = 2.43>
ST_148 : Operation 509 [37/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 509 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 146> <Delay = 2.43>
ST_149 : Operation 510 [36/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 510 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 147> <Delay = 2.43>
ST_150 : Operation 511 [35/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 511 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 148> <Delay = 2.43>
ST_151 : Operation 512 [34/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 512 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 149> <Delay = 2.43>
ST_152 : Operation 513 [33/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 513 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 150> <Delay = 2.43>
ST_153 : Operation 514 [32/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 514 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 151> <Delay = 2.43>
ST_154 : Operation 515 [31/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 515 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 152> <Delay = 2.43>
ST_155 : Operation 516 [30/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 516 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 153> <Delay = 2.43>
ST_156 : Operation 517 [29/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 517 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 154> <Delay = 2.43>
ST_157 : Operation 518 [28/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 518 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 155> <Delay = 2.43>
ST_158 : Operation 519 [27/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 519 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 156> <Delay = 2.43>
ST_159 : Operation 520 [26/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 520 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 157> <Delay = 2.43>
ST_160 : Operation 521 [25/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 521 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 158> <Delay = 2.43>
ST_161 : Operation 522 [24/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 522 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 159> <Delay = 2.43>
ST_162 : Operation 523 [23/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 523 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 160> <Delay = 2.43>
ST_163 : Operation 524 [22/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 524 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 161> <Delay = 2.43>
ST_164 : Operation 525 [21/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 525 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 162> <Delay = 2.43>
ST_165 : Operation 526 [20/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 526 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 163> <Delay = 2.43>
ST_166 : Operation 527 [19/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 527 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 164> <Delay = 2.43>
ST_167 : Operation 528 [18/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 528 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 165> <Delay = 2.43>
ST_168 : Operation 529 [17/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 529 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 166> <Delay = 2.43>
ST_169 : Operation 530 [16/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 530 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 167> <Delay = 2.43>
ST_170 : Operation 531 [15/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 531 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 168> <Delay = 2.43>
ST_171 : Operation 532 [14/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 532 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 169> <Delay = 2.43>
ST_172 : Operation 533 [13/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 533 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 170> <Delay = 2.43>
ST_173 : Operation 534 [12/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 534 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 171> <Delay = 2.43>
ST_174 : Operation 535 [11/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 535 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 172> <Delay = 2.43>
ST_175 : Operation 536 [10/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 536 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 173> <Delay = 2.43>
ST_176 : Operation 537 [9/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 537 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 174> <Delay = 2.43>
ST_177 : Operation 538 [8/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 538 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 175> <Delay = 2.43>
ST_178 : Operation 539 [7/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 539 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 176> <Delay = 2.43>
ST_179 : Operation 540 [6/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 540 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 177> <Delay = 2.43>
ST_180 : Operation 541 [5/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 541 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 178> <Delay = 2.43>
ST_181 : Operation 542 [4/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 542 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 179> <Delay = 2.43>
ST_182 : Operation 543 [3/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 543 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 180> <Delay = 2.43>
ST_183 : Operation 544 [2/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 544 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 181> <Delay = 2.43>
ST_184 : Operation 545 [1/70] (2.43ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 545 'readreq' 'empty_28' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 546 [1/1] (0.38ns)   --->   "%br_ln114 = br void" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 546 'br' 'br_ln114' <Predicate = true> <Delay = 0.38>

State 185 <SV = 182> <Delay = 0.85>
ST_185 : Operation 547 [1/1] (0.00ns)   --->   "%j_1 = phi i11 %add_ln114_1, void %.split4, i11 0, void %.lr.ph6" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 547 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 548 [1/1] (0.73ns)   --->   "%add_ln114_1 = add i11 %j_1, i11 1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 548 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i11 %j_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 549 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 550 [1/1] (0.85ns)   --->   "%icmp_ln114 = icmp_eq  i32 %zext_ln114_1, i32 %sub_ln109_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 550 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %.split4, void %.lr.ph11.preheader" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 551 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 186 <SV = 183> <Delay = 2.43>
ST_186 : Operation 552 [1/1] (2.43ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:117]   --->   Operation 552 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln114)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 184> <Delay = 1.20>
ST_187 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i11 %j_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 553 'zext' 'zext_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_187 : Operation 554 [1/1] (0.00ns)   --->   "%specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 554 'specpipeline' 'specpipeline_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_187 : Operation 555 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 555 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_187 : Operation 556 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 556 'specloopname' 'specloopname_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_187 : Operation 557 [1/1] (0.00ns)   --->   "%v2_buffer_addr = getelementptr i32 %v2_buffer, i64 0, i64 %zext_ln114" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:117]   --->   Operation 557 'getelementptr' 'v2_buffer_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_187 : Operation 558 [1/1] (1.20ns)   --->   "%store_ln117 = store i32 %gmem_addr_1_read, i10 %v2_buffer_addr" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:117]   --->   Operation 558 'store' 'store_ln117' <Predicate = (!icmp_ln114)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 559 'br' 'br_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 188 <SV = 183> <Delay = 0.38>
ST_188 : Operation 560 [1/1] (0.38ns)   --->   "%br_ln122 = br void %.lr.ph11" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 560 'br' 'br_ln122' <Predicate = true> <Delay = 0.38>

State 189 <SV = 184> <Delay = 1.20>
ST_189 : Operation 561 [1/1] (0.00ns)   --->   "%j_2 = phi i11 %add_ln122, void %.split6, i11 0, void %.lr.ph11.preheader" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 561 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 562 [1/1] (0.73ns)   --->   "%add_ln122 = add i11 %j_2, i11 1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 562 'add' 'add_ln122' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i11 %j_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 563 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 564 [1/1] (0.85ns)   --->   "%icmp_ln122 = icmp_eq  i32 %zext_ln122_1, i32 %sub_ln109_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 564 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %.split6, void %.lr.ph16" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 565 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i11 %j_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 566 'zext' 'zext_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_189 : Operation 567 [1/1] (0.00ns)   --->   "%v1_buffer_addr_1 = getelementptr i32 %v1_buffer, i64 0, i64 %zext_ln122" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 567 'getelementptr' 'v1_buffer_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_189 : Operation 568 [2/2] (1.20ns)   --->   "%v1_buffer_load = load i10 %v1_buffer_addr_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 568 'load' 'v1_buffer_load' <Predicate = (!icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 569 [1/1] (0.00ns)   --->   "%v2_buffer_addr_1 = getelementptr i32 %v2_buffer, i64 0, i64 %zext_ln122" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 569 'getelementptr' 'v2_buffer_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_189 : Operation 570 [2/2] (1.20ns)   --->   "%v2_buffer_load = load i10 %v2_buffer_addr_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 570 'load' 'v2_buffer_load' <Predicate = (!icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 190 <SV = 185> <Delay = 2.08>
ST_190 : Operation 571 [1/2] (1.20ns)   --->   "%v1_buffer_load = load i10 %v1_buffer_addr_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 571 'load' 'v1_buffer_load' <Predicate = (!icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 572 [1/2] (1.20ns)   --->   "%v2_buffer_load = load i10 %v2_buffer_addr_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 572 'load' 'v2_buffer_load' <Predicate = (!icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 573 [1/1] (0.88ns)   --->   "%add_ln126 = add i32 %v2_buffer_load, i32 %v1_buffer_load" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 573 'add' 'add_ln126' <Predicate = (!icmp_ln122)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 186> <Delay = 1.20>
ST_191 : Operation 574 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 574 'specpipeline' 'specpipeline_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_191 : Operation 575 [1/1] (0.00ns)   --->   "%speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 575 'speclooptripcount' 'speclooptripcount_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_191 : Operation 576 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 576 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_191 : Operation 577 [1/1] (0.00ns)   --->   "%vout_buffer_addr = getelementptr i32 %vout_buffer, i64 0, i64 %zext_ln122" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 577 'getelementptr' 'vout_buffer_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_191 : Operation 578 [1/1] (1.20ns)   --->   "%store_ln126 = store i32 %add_ln126, i10 %vout_buffer_addr" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 578 'store' 'store_ln126' <Predicate = (!icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph11"   --->   Operation 579 'br' 'br_ln0' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 192 <SV = 185> <Delay = 1.14>
ST_192 : Operation 580 [1/1] (1.14ns)   --->   "%add_ln129 = add i64 %sext_ln109, i64 %out_read" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 580 'add' 'add_ln129' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln129, i32 2, i32 63" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 581 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i62 %trunc_ln4" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 582 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 583 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln129" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 583 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>

State 193 <SV = 186> <Delay = 2.43>
ST_193 : Operation 584 [1/1] (2.43ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %chunk_size" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 584 'writereq' 'empty_29' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 585 [1/1] (0.38ns)   --->   "%br_ln129 = br void" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 585 'br' 'br_ln129' <Predicate = true> <Delay = 0.38>

State 194 <SV = 187> <Delay = 1.20>
ST_194 : Operation 586 [1/1] (0.00ns)   --->   "%j_3 = phi i11 %add_ln129_1, void %.split8, i11 0, void %.lr.ph16" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 586 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 587 [1/1] (0.73ns)   --->   "%add_ln129_1 = add i11 %j_3, i11 1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 587 'add' 'add_ln129_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i11 %j_3" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 588 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 589 [1/1] (0.85ns)   --->   "%icmp_ln129 = icmp_eq  i32 %zext_ln129_1, i32 %sub_ln109_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 589 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %.split8, void %._crit_edge17.loopexit" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 590 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i11 %j_3" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 591 'zext' 'zext_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_194 : Operation 592 [1/1] (0.00ns)   --->   "%vout_buffer_addr_1 = getelementptr i32 %vout_buffer, i64 0, i64 %zext_ln129" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:132]   --->   Operation 592 'getelementptr' 'vout_buffer_addr_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_194 : Operation 593 [2/2] (1.20ns)   --->   "%vout_buffer_load = load i10 %vout_buffer_addr_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:132]   --->   Operation 593 'load' 'vout_buffer_load' <Predicate = (!icmp_ln129)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 195 <SV = 188> <Delay = 1.20>
ST_195 : Operation 594 [1/2] (1.20ns)   --->   "%vout_buffer_load = load i10 %vout_buffer_addr_1" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:132]   --->   Operation 594 'load' 'vout_buffer_load' <Predicate = (!icmp_ln129)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 196 <SV = 189> <Delay = 2.43>
ST_196 : Operation 595 [1/1] (0.00ns)   --->   "%specpipeline_ln129 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 595 'specpipeline' 'specpipeline_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_196 : Operation 596 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 596 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_196 : Operation 597 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 597 'specloopname' 'specloopname_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_196 : Operation 598 [1/1] (2.43ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %vout_buffer_load, i4 15" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:132]   --->   Operation 598 'write' 'write_ln132' <Predicate = (!icmp_ln129)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 599 'br' 'br_ln0' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 197 <SV = 188> <Delay = 2.43>
ST_197 : Operation 600 [68/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 600 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 189> <Delay = 2.43>
ST_198 : Operation 601 [67/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 601 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 190> <Delay = 2.43>
ST_199 : Operation 602 [66/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 602 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 191> <Delay = 2.43>
ST_200 : Operation 603 [65/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 603 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 192> <Delay = 2.43>
ST_201 : Operation 604 [64/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 604 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 193> <Delay = 2.43>
ST_202 : Operation 605 [63/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 605 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 194> <Delay = 2.43>
ST_203 : Operation 606 [62/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 606 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 195> <Delay = 2.43>
ST_204 : Operation 607 [61/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 607 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 196> <Delay = 2.43>
ST_205 : Operation 608 [60/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 608 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 197> <Delay = 2.43>
ST_206 : Operation 609 [59/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 609 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 198> <Delay = 2.43>
ST_207 : Operation 610 [58/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 610 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 199> <Delay = 2.43>
ST_208 : Operation 611 [57/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 611 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 200> <Delay = 2.43>
ST_209 : Operation 612 [56/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 612 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 201> <Delay = 2.43>
ST_210 : Operation 613 [55/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 613 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 202> <Delay = 2.43>
ST_211 : Operation 614 [54/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 614 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 203> <Delay = 2.43>
ST_212 : Operation 615 [53/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 615 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 204> <Delay = 2.43>
ST_213 : Operation 616 [52/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 616 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 205> <Delay = 2.43>
ST_214 : Operation 617 [51/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 617 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 206> <Delay = 2.43>
ST_215 : Operation 618 [50/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 618 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 207> <Delay = 2.43>
ST_216 : Operation 619 [49/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 619 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 208> <Delay = 2.43>
ST_217 : Operation 620 [48/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 620 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 209> <Delay = 2.43>
ST_218 : Operation 621 [47/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 621 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 210> <Delay = 2.43>
ST_219 : Operation 622 [46/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 622 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 211> <Delay = 2.43>
ST_220 : Operation 623 [45/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 623 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 212> <Delay = 2.43>
ST_221 : Operation 624 [44/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 624 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 213> <Delay = 2.43>
ST_222 : Operation 625 [43/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 625 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 214> <Delay = 2.43>
ST_223 : Operation 626 [42/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 626 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 215> <Delay = 2.43>
ST_224 : Operation 627 [41/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 627 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 216> <Delay = 2.43>
ST_225 : Operation 628 [40/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 628 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 217> <Delay = 2.43>
ST_226 : Operation 629 [39/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 629 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 218> <Delay = 2.43>
ST_227 : Operation 630 [38/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 630 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 219> <Delay = 2.43>
ST_228 : Operation 631 [37/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 631 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 220> <Delay = 2.43>
ST_229 : Operation 632 [36/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 632 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 221> <Delay = 2.43>
ST_230 : Operation 633 [35/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 633 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 222> <Delay = 2.43>
ST_231 : Operation 634 [34/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 634 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 223> <Delay = 2.43>
ST_232 : Operation 635 [33/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 635 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 224> <Delay = 2.43>
ST_233 : Operation 636 [32/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 636 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 225> <Delay = 2.43>
ST_234 : Operation 637 [31/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 637 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 226> <Delay = 2.43>
ST_235 : Operation 638 [30/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 638 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 227> <Delay = 2.43>
ST_236 : Operation 639 [29/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 639 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 228> <Delay = 2.43>
ST_237 : Operation 640 [28/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 640 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 229> <Delay = 2.43>
ST_238 : Operation 641 [27/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 641 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 230> <Delay = 2.43>
ST_239 : Operation 642 [26/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 642 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 231> <Delay = 2.43>
ST_240 : Operation 643 [25/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 643 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 232> <Delay = 2.43>
ST_241 : Operation 644 [24/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 644 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 233> <Delay = 2.43>
ST_242 : Operation 645 [23/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 645 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 234> <Delay = 2.43>
ST_243 : Operation 646 [22/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 646 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 235> <Delay = 2.43>
ST_244 : Operation 647 [21/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 647 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 236> <Delay = 2.43>
ST_245 : Operation 648 [20/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 648 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 237> <Delay = 2.43>
ST_246 : Operation 649 [19/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 649 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 238> <Delay = 2.43>
ST_247 : Operation 650 [18/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 650 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 239> <Delay = 2.43>
ST_248 : Operation 651 [17/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 651 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 240> <Delay = 2.43>
ST_249 : Operation 652 [16/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 652 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 241> <Delay = 2.43>
ST_250 : Operation 653 [15/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 653 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 242> <Delay = 2.43>
ST_251 : Operation 654 [14/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 654 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 243> <Delay = 2.43>
ST_252 : Operation 655 [13/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 655 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 244> <Delay = 2.43>
ST_253 : Operation 656 [12/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 656 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 245> <Delay = 2.43>
ST_254 : Operation 657 [11/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 657 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 246> <Delay = 2.43>
ST_255 : Operation 658 [10/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 658 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 247> <Delay = 2.43>
ST_256 : Operation 659 [9/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 659 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 248> <Delay = 2.43>
ST_257 : Operation 660 [8/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 660 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 249> <Delay = 2.43>
ST_258 : Operation 661 [7/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 661 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 250> <Delay = 2.43>
ST_259 : Operation 662 [6/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 662 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 251> <Delay = 2.43>
ST_260 : Operation 663 [5/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 663 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 252> <Delay = 2.43>
ST_261 : Operation 664 [4/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 664 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 253> <Delay = 2.43>
ST_262 : Operation 665 [3/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 665 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 254> <Delay = 2.43>
ST_263 : Operation 666 [2/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 666 'writeresp' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 255> <Delay = 2.43>
ST_264 : Operation 667 [1/68] (2.43ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 667 'writeresp' 'empty_30' <Predicate = (icmp_ln109)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 668 [1/1] (0.00ns)   --->   "%br_ln99 = br void %._crit_edge17" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 668 'br' 'br_ln99' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_264 : Operation 669 [1/1] (0.88ns)   --->   "%i_1 = add i32 %i, i32 1024" [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 669 'add' 'i_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 670 [1/1] (0.38ns)   --->   "%store_ln669 = store i32 %p_Result_s, i32 %p_Val2_s"   --->   Operation 670 'store' 'store_ln669' <Predicate = true> <Delay = 0.38>
ST_264 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z7minRandji.exit47"   --->   Operation 671 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.21ns
The critical path consists of the following:
	wire read on port 'size' [31]  (1 ns)
	'xor' operation ('xor_ln95', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:95) [38]  (0.21 ns)

 <State 2>: 2.05ns
The critical path consists of the following:
	'sub' operation ('sub_ln99', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [52]  (0.88 ns)
	'sub' operation ('sub_ln99_1', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [54]  (0.821 ns)
	'select' operation ('select_ln99', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [56]  (0 ns)
	'select' operation ('select_ln99_1', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [57]  (0.353 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'load' operation ('p_Val2_load', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:61) on local variable '__Val2__' [65]  (0 ns)
	'xor' operation ('xor_ln61_1', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:61) [72]  (0 ns)
	'xor' operation ('new_bit', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:61) [74]  (0.122 ns)
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 4>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 5>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 6>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 7>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 8>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 9>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 10>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 11>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 12>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 13>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 14>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 15>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 16>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 17>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 18>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 19>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 20>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 21>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 22>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 23>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 24>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 25>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 26>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 27>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 28>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 29>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 30>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 31>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 32>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 33>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 34>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 35>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 36>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 37>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 38>: 1.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) [79]  (1.18 ns)

 <State 39>: 1.97ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('urem_ln103', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:103) ('i', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [82]  (0 ns)
	'add' operation ('add_ln106', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:106) [83]  (0.88 ns)
	'icmp' operation ('icmp_ln106', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:106) [84]  (0.859 ns)
	'select' operation ('chunk_size', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:106) [86]  (0.227 ns)

 <State 40>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln109', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [92]  (1.15 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 78>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 79>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 80>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 81>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 82>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 83>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 84>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 85>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 86>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 87>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 88>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 89>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 90>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 91>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 92>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 93>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 94>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 95>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 96>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 97>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 98>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 99>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 100>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 101>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 102>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 103>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 104>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 105>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 106>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 107>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 108>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 109>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 110>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [96]  (2.43 ns)

 <State 111>: 0.859ns
The critical path consists of the following:
	'phi' operation ('j', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) with incoming values : ('add_ln109_1', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [104]  (0 ns)
	'icmp' operation ('icmp_ln109_1', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:109) [107]  (0.859 ns)

 <State 112>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:112) [114]  (2.43 ns)

 <State 113>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('v1_buffer_addr', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:112) [115]  (0 ns)
	'store' operation ('store_ln112', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:112) of variable 'gmem_addr_read', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:112 on array 'v1_buffer', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:87 [116]  (1.2 ns)

 <State 114>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln114', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [119]  (1.15 ns)

 <State 115>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 116>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 117>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 118>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 119>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 120>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 121>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 122>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 123>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 124>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 125>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 126>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 127>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 128>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 129>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 130>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 131>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 132>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 133>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 134>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 135>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 136>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 137>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 138>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 139>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 140>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 141>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 142>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 143>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 144>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 145>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 146>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 147>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 148>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 149>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 150>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 151>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 152>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 153>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 154>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 155>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 156>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 157>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 158>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 159>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 160>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 161>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 162>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 163>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 164>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 165>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 166>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 167>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 168>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 169>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 170>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 171>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 172>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 173>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 174>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 175>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 176>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 177>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 178>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 179>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 180>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 181>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 182>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 183>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 184>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [123]  (2.43 ns)

 <State 185>: 0.859ns
The critical path consists of the following:
	'phi' operation ('j', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) with incoming values : ('add_ln114_1', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [126]  (0 ns)
	'icmp' operation ('icmp_ln114', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:114) [129]  (0.859 ns)

 <State 186>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:117) [136]  (2.43 ns)

 <State 187>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('v2_buffer_addr', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:117) [137]  (0 ns)
	'store' operation ('store_ln117', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:117) of variable 'gmem_addr_1_read', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:117 on array 'v2_buffer', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:88 [138]  (1.2 ns)

 <State 188>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122) with incoming values : ('add_ln122', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122) [143]  (0.387 ns)

 <State 189>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122) with incoming values : ('add_ln122', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:122) [143]  (0 ns)
	'getelementptr' operation ('v1_buffer_addr_1', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126) [153]  (0 ns)
	'load' operation ('v1_buffer_load', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126) on array 'v1_buffer', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:87 [154]  (1.2 ns)

 <State 190>: 2.08ns
The critical path consists of the following:
	'load' operation ('v1_buffer_load', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126) on array 'v1_buffer', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:87 [154]  (1.2 ns)
	'add' operation ('add_ln126', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126) [157]  (0.88 ns)

 <State 191>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('vout_buffer_addr', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126) [158]  (0 ns)
	'store' operation ('store_ln126', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126) of variable 'add_ln126', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:126 on array 'vout_buffer', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:89 [159]  (1.2 ns)

 <State 192>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln129', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129) [162]  (1.15 ns)

 <State 193>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129) [166]  (2.43 ns)

 <State 194>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129) with incoming values : ('add_ln129_1', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:129) [169]  (0 ns)
	'getelementptr' operation ('vout_buffer_addr_1', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:132) [179]  (0 ns)
	'load' operation ('vout_buffer_load', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:132) on array 'vout_buffer', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:89 [180]  (1.2 ns)

 <State 195>: 1.2ns
The critical path consists of the following:
	'load' operation ('vout_buffer_load', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:132) on array 'vout_buffer', /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:89 [180]  (1.2 ns)

 <State 196>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:132) [181]  (2.43 ns)

 <State 197>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 198>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 199>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 200>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 201>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 202>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 203>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 204>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 205>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 206>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 207>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 208>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 209>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 210>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 211>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 212>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 213>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 214>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 215>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 216>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 217>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 218>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 219>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 220>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 221>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 222>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 223>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 224>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 225>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 226>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 227>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 228>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 229>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 230>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 231>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 232>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 233>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 234>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 235>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 236>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 237>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 238>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 239>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 240>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 241>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 242>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 243>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 244>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 245>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 246>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 247>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 248>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 249>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 250>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 251>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 252>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 253>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 254>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 255>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 256>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 257>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 258>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 259>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 260>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 261>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 262>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 263>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)

 <State 264>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem' (/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp:99) [184]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
