
==============================================================================
XRT Build Version: 2.14.384 (2022.2)
       Build Date: 2022-12-09 00:55:08
          Hash ID: 090bb050d570d2b668477c3bd0f979dc3a34b9db
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.2.2) on 2023-02-17-15:43:22
   Version:                2.14.384
   Kernels:                sink_from_aie, setup_aie
   Signature:              
   Content:                
   UUID (xclbin):          de7d661c-892f-6b02-22d9-56d0f712061b
   UUID (IINTF):           eaae3fb8b262b65b21fec0676792ebfc
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM_PARTIAL_PDI, MEM_TOPOLOGY, 
                           IP_LAYOUT, CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, 
                           BUILD_METADATA, EMBEDDED_METADATA, SYSTEM_METADATA, 
                           AIE_METADATA, PARTITION_METADATA, GROUP_CONNECTIVITY, 
                           GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  vck5000
   Name:                   gen4x8_qdma_2
   Version:                202220.1
   Generated Version:      Vivado 2022.2 (SW Build: 3671981)
   Created:
               Mon Dec  5 02:05:54 2022   FPGA Device:            xcvc1902
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:vck5000:1.0
   Board Part:             xilinx.com:vck5000:part0:1.0
   Platform VBNV:          xilinx_vck5000_gen4x8_qdma_2_202220_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      KERNEL_CLK
   Index:     0
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 200 MHz

System Clocks
------
   Name:           _bd_top_blp_s_aclk_ctrl_00 
   Type:           FIXED 
   Default Freq:   99.999992 MHz

   Name:           _bd_top_blp_s_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   299.996999 MHz
   Requested Freq: 200 MHz
   Achieved Freq:  200 MHz

   Name:           _bd_top_blp_s_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   499.994999 MHz
   Requested Freq: 499.994999 MHz
   Achieved Freq:  500 MHz

Memory Configuration
--------------------
   Name:         MC_NOC0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0xc100000000
   Address Size: 0x300000000
   Bank Used:    Yes

   Name:         BRAM
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x20204000000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: sink_from_aie

Definition
----------
   Signature: sink_from_aie (stream<int, 0>& input_stream, void* output, unsigned int size)

Ports
-----
   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          INPUT_STREAM
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x24
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        sink_from_aie_0
   Base Address: 0x20200020000

   Argument:          input_stream
   Register Offset:   0x0
   Port:              INPUT_STREAM
   Memory:            <not applicable>

   Argument:          output
   Register Offset:   0x10
   Port:              M_AXI_GMEM1
   Memory:            MC_NOC0 (MEM_DDR4)

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: setup_aie

Definition
----------
   Signature: setup_aie (unsigned int num_clusters, unsigned int num_points, void* input, stream<ap_int<128>, 0>& s)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          S
   Mode:          write_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x2C
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        setup_aie_0
   Base Address: 0x20200010000

   Argument:          num_clusters
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_points
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          input
   Register Offset:   0x20
   Port:              M_AXI_GMEM0
   Memory:            MC_NOC0 (MEM_DDR4)

   Argument:          s
   Register Offset:   0x0
   Port:              S
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.2.2 - 2023-02-17-15:43:22 (SW BUILD: 3716524)
   Command Line:  v++ --config xclbin_overlay.cfg --connectivity.nk setup_aie:1:setup_aie_0 --connectivity.nk sink_from_aie:1:sink_from_aie_0 --connectivity.slr setup_aie_0:SLR0 --connectivity.slr sink_from_aie_0:SLR0 --connectivity.sp sink_from_aie_0.m_axi_gmem1:MC_NOC0 --connectivity.sp setup_aie_0.m_axi_gmem0:MC_NOC0 --connectivity.stream_connect setup_aie_0.s:ai_engine_0.in_plio_kmeans --connectivity.stream_connect ai_engine_0.out_plio_kmeans:sink_from_aie_0.input_stream --debug --input_files ../data_movers/setup_aie_hw.xo --input_files ../data_movers/sink_from_aie_hw.xo --input_files ../aie/libadf.a --kernel_frequency 200 --link --optimize 0 --output overlay_hw.xsa --platform xilinx_vck5000_gen4x8_qdma_2_202220_1 --report_level 0 --save-temps --target hw --vivado.prop fileset.sim_1.xsim.elaborate.xelab.more_options={-override_timeprecision -timescale=1ns/1ps} 
   Options:       --config xclbin_overlay.cfg
                  --connectivity.nk setup_aie:1:setup_aie_0
                  --connectivity.nk sink_from_aie:1:sink_from_aie_0
                  --connectivity.slr setup_aie_0:SLR0
                  --connectivity.slr sink_from_aie_0:SLR0
                  --connectivity.sp sink_from_aie_0.m_axi_gmem1:MC_NOC0
                  --connectivity.sp setup_aie_0.m_axi_gmem0:MC_NOC0
                  --connectivity.stream_connect setup_aie_0.s:ai_engine_0.in_plio_kmeans
                  --connectivity.stream_connect ai_engine_0.out_plio_kmeans:sink_from_aie_0.input_stream
                  --debug
                  --input_files ../data_movers/setup_aie_hw.xo
                  --input_files ../data_movers/sink_from_aie_hw.xo
                  --input_files ../aie/libadf.a
                  --kernel_frequency 200
                  --link
                  --optimize 0
                  --output overlay_hw.xsa
                  --platform xilinx_vck5000_gen4x8_qdma_2_202220_1
                  --report_level 0
                  --save-temps
                  --target hw
                  --vivado.prop fileset.sim_1.xsim.elaborate.xelab.more_options={-override_timeprecision
                  -timescale=1ns/1ps} 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
