|alu
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[0] => Mux7.IN19
SW[0] => Add0.IN8
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[1] => Mux7.IN18
SW[1] => Add0.IN7
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[2] => Mux7.IN17
SW[2] => Add0.IN6
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
SW[3] => Mux7.IN16
SW[3] => Add0.IN5
SW[4] => Mux16.IN19
SW[4] => Mux17.IN19
SW[4] => Mux18.IN19
SW[4] => Mux19.IN19
SW[4] => Mux20.IN19
SW[4] => Mux21.IN19
SW[4] => Mux22.IN19
SW[4] => Mux23.IN19
SW[4] => Add1.IN8
SW[5] => Mux16.IN18
SW[5] => Mux17.IN18
SW[5] => Mux18.IN18
SW[5] => Mux19.IN18
SW[5] => Mux20.IN18
SW[5] => Mux21.IN18
SW[5] => Mux22.IN18
SW[5] => Mux23.IN18
SW[5] => Add1.IN7
SW[6] => Mux16.IN17
SW[6] => Mux17.IN17
SW[6] => Mux18.IN17
SW[6] => Mux19.IN17
SW[6] => Mux20.IN17
SW[6] => Mux21.IN17
SW[6] => Mux22.IN17
SW[6] => Mux23.IN17
SW[6] => Add1.IN6
SW[7] => Mux16.IN16
SW[7] => Mux17.IN16
SW[7] => Mux18.IN16
SW[7] => Mux19.IN16
SW[7] => Mux20.IN16
SW[7] => Mux21.IN16
SW[7] => Mux22.IN16
SW[7] => Mux23.IN16
SW[7] => Add1.IN5
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => Add3.IN20
SW[10] => Add5.IN18
SW[10] => Add6.IN32
SW[10] => Add7.IN16
SW[10] => Mux36.IN14
SW[10] => Mux44.IN24
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => Mux32.IN36
SW[13] => Mux33.IN36
SW[13] => Mux34.IN36
SW[13] => Mux35.IN36
SW[13] => Mux36.IN36
SW[13] => Mux37.IN36
SW[13] => Mux38.IN36
SW[13] => Mux39.IN36
SW[13] => Mux40.IN36
SW[13] => Mux41.IN36
SW[13] => Mux42.IN36
SW[13] => Mux43.IN36
SW[13] => Mux44.IN36
SW[13] => Mux45.IN36
SW[13] => Mux46.IN36
SW[13] => Mux47.IN36
SW[13] => Mux48.IN36
SW[13] => Mux49.IN36
SW[13] => Mux50.IN36
SW[13] => Mux51.IN36
SW[14] => Mux32.IN35
SW[14] => Mux33.IN35
SW[14] => Mux34.IN35
SW[14] => Mux35.IN35
SW[14] => Mux36.IN35
SW[14] => Mux37.IN35
SW[14] => Mux38.IN35
SW[14] => Mux39.IN35
SW[14] => Mux40.IN35
SW[14] => Mux41.IN35
SW[14] => Mux42.IN35
SW[14] => Mux43.IN35
SW[14] => Mux44.IN35
SW[14] => Mux45.IN35
SW[14] => Mux46.IN35
SW[14] => Mux47.IN35
SW[14] => Mux48.IN35
SW[14] => Mux49.IN35
SW[14] => Mux50.IN35
SW[14] => Mux51.IN35
SW[15] => Mux32.IN34
SW[15] => Mux33.IN34
SW[15] => Mux34.IN34
SW[15] => Mux35.IN34
SW[15] => Mux36.IN34
SW[15] => Mux37.IN34
SW[15] => Mux38.IN34
SW[15] => Mux39.IN34
SW[15] => Mux40.IN34
SW[15] => Mux41.IN34
SW[15] => Mux42.IN34
SW[15] => Mux43.IN34
SW[15] => Mux44.IN34
SW[15] => Mux45.IN34
SW[15] => Mux46.IN34
SW[15] => Mux47.IN34
SW[15] => Mux48.IN34
SW[15] => Mux49.IN34
SW[15] => Mux50.IN34
SW[15] => Mux51.IN34
SW[16] => Mux32.IN33
SW[16] => Mux33.IN33
SW[16] => Mux34.IN33
SW[16] => Mux35.IN33
SW[16] => Mux36.IN33
SW[16] => Mux37.IN33
SW[16] => Mux38.IN33
SW[16] => Mux39.IN33
SW[16] => Mux40.IN33
SW[16] => Mux41.IN33
SW[16] => Mux42.IN33
SW[16] => Mux43.IN33
SW[16] => Mux44.IN33
SW[16] => Mux45.IN33
SW[16] => Mux46.IN33
SW[16] => Mux47.IN33
SW[16] => Mux48.IN33
SW[16] => Mux49.IN33
SW[16] => Mux50.IN33
SW[16] => Mux51.IN33
SW[17] => Mux32.IN32
SW[17] => Mux33.IN32
SW[17] => Mux34.IN32
SW[17] => Mux35.IN32
SW[17] => Mux36.IN32
SW[17] => Mux37.IN32
SW[17] => Mux38.IN32
SW[17] => Mux39.IN32
SW[17] => Mux40.IN32
SW[17] => Mux41.IN32
SW[17] => Mux42.IN32
SW[17] => Mux43.IN32
SW[17] => Mux44.IN32
SW[17] => Mux45.IN32
SW[17] => Mux46.IN32
SW[17] => Mux47.IN32
SW[17] => Mux48.IN32
SW[17] => Mux49.IN32
SW[17] => Mux50.IN32
SW[17] => Mux51.IN32
HEX0[0] <= seven_seg_decoder:decode1.HEX0
HEX0[1] <= seven_seg_decoder:decode1.HEX0
HEX0[2] <= seven_seg_decoder:decode1.HEX0
HEX0[3] <= seven_seg_decoder:decode1.HEX0
HEX0[4] <= seven_seg_decoder:decode1.HEX0
HEX0[5] <= seven_seg_decoder:decode1.HEX0
HEX0[6] <= seven_seg_decoder:decode1.HEX0
HEX1[0] <= seven_seg_decoder:decode2.HEX0
HEX1[1] <= seven_seg_decoder:decode2.HEX0
HEX1[2] <= seven_seg_decoder:decode2.HEX0
HEX1[3] <= seven_seg_decoder:decode2.HEX0
HEX1[4] <= seven_seg_decoder:decode2.HEX0
HEX1[5] <= seven_seg_decoder:decode2.HEX0
HEX1[6] <= seven_seg_decoder:decode2.HEX0
HEX2[0] <= seven_seg_decoder:decode3.HEX0
HEX2[1] <= seven_seg_decoder:decode3.HEX0
HEX2[2] <= seven_seg_decoder:decode3.HEX0
HEX2[3] <= seven_seg_decoder:decode3.HEX0
HEX2[4] <= seven_seg_decoder:decode3.HEX0
HEX2[5] <= seven_seg_decoder:decode3.HEX0
HEX2[6] <= seven_seg_decoder:decode3.HEX0
HEX3[0] <= seven_seg_decoder:decode4.HEX0
HEX3[1] <= seven_seg_decoder:decode4.HEX0
HEX3[2] <= seven_seg_decoder:decode4.HEX0
HEX3[3] <= seven_seg_decoder:decode4.HEX0
HEX3[4] <= seven_seg_decoder:decode4.HEX0
HEX3[5] <= seven_seg_decoder:decode4.HEX0
HEX3[6] <= seven_seg_decoder:decode4.HEX0
HEX4[0] <= seven_seg_decoder:decodepsw1.HEX0
HEX4[1] <= seven_seg_decoder:decodepsw1.HEX0
HEX4[2] <= seven_seg_decoder:decodepsw1.HEX0
HEX4[3] <= seven_seg_decoder:decodepsw1.HEX0
HEX4[4] <= seven_seg_decoder:decodepsw1.HEX0
HEX4[5] <= seven_seg_decoder:decodepsw1.HEX0
HEX4[6] <= seven_seg_decoder:decodepsw1.HEX0
HEX5[0] <= seven_seg_decoder:decodepsw2.HEX0
HEX5[1] <= seven_seg_decoder:decodepsw2.HEX0
HEX5[2] <= seven_seg_decoder:decodepsw2.HEX0
HEX5[3] <= seven_seg_decoder:decodepsw2.HEX0
HEX5[4] <= seven_seg_decoder:decodepsw2.HEX0
HEX5[5] <= seven_seg_decoder:decodepsw2.HEX0
HEX5[6] <= seven_seg_decoder:decodepsw2.HEX0
HEX6[0] <= <GND>
HEX6[1] <= <GND>
HEX6[2] <= <GND>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <GND>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
OT => Clock.IN6
PSW_i[0] => ~NO_FANOUT~
PSW_i[1] => ~NO_FANOUT~
PSW_i[2] => ~NO_FANOUT~
PSW_i[3] => ~NO_FANOUT~
PSW_i[4] => ~NO_FANOUT~
PSW_i[5] => ~NO_FANOUT~
PSW_i[6] => ~NO_FANOUT~
PSW_i[7] => ~NO_FANOUT~
PSW_i[8] => ~NO_FANOUT~
PSW_i[9] => ~NO_FANOUT~
PSW_i[10] => ~NO_FANOUT~
PSW_i[11] => ~NO_FANOUT~
PSW_i[12] => ~NO_FANOUT~
PSW_i[13] => ~NO_FANOUT~
PSW_i[14] => ~NO_FANOUT~
PSW_i[15] => ~NO_FANOUT~
PSW_o[0] <= nib4[0].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[1] <= nib4[1].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[2] <= nib4[2].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[3] <= <GND>
PSW_o[4] <= nib5[0].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[5] <= <GND>
PSW_o[6] <= <GND>
PSW_o[7] <= <GND>
PSW_o[8] <= <GND>
PSW_o[9] <= <GND>
PSW_o[10] <= <GND>
PSW_o[11] <= <GND>
PSW_o[12] <= <GND>
PSW_o[13] <= <GND>
PSW_o[14] <= <GND>
PSW_o[15] <= <GND>


|alu|seven_seg_decoder:decode1
Reg1[0] => Decoder0.IN3
Reg1[1] => Decoder0.IN2
Reg1[2] => Decoder0.IN1
Reg1[3] => Decoder0.IN0
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => HEX0[0]~reg0.CLK
Clock => HEX0[1]~reg0.CLK
Clock => HEX0[2]~reg0.CLK
Clock => HEX0[3]~reg0.CLK
Clock => HEX0[4]~reg0.CLK
Clock => HEX0[5]~reg0.CLK
Clock => HEX0[6]~reg0.CLK


|alu|seven_seg_decoder:decode2
Reg1[0] => Decoder0.IN3
Reg1[1] => Decoder0.IN2
Reg1[2] => Decoder0.IN1
Reg1[3] => Decoder0.IN0
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => HEX0[0]~reg0.CLK
Clock => HEX0[1]~reg0.CLK
Clock => HEX0[2]~reg0.CLK
Clock => HEX0[3]~reg0.CLK
Clock => HEX0[4]~reg0.CLK
Clock => HEX0[5]~reg0.CLK
Clock => HEX0[6]~reg0.CLK


|alu|seven_seg_decoder:decode3
Reg1[0] => Decoder0.IN3
Reg1[1] => Decoder0.IN2
Reg1[2] => Decoder0.IN1
Reg1[3] => Decoder0.IN0
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => HEX0[0]~reg0.CLK
Clock => HEX0[1]~reg0.CLK
Clock => HEX0[2]~reg0.CLK
Clock => HEX0[3]~reg0.CLK
Clock => HEX0[4]~reg0.CLK
Clock => HEX0[5]~reg0.CLK
Clock => HEX0[6]~reg0.CLK


|alu|seven_seg_decoder:decode4
Reg1[0] => Decoder0.IN3
Reg1[1] => Decoder0.IN2
Reg1[2] => Decoder0.IN1
Reg1[3] => Decoder0.IN0
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => HEX0[0]~reg0.CLK
Clock => HEX0[1]~reg0.CLK
Clock => HEX0[2]~reg0.CLK
Clock => HEX0[3]~reg0.CLK
Clock => HEX0[4]~reg0.CLK
Clock => HEX0[5]~reg0.CLK
Clock => HEX0[6]~reg0.CLK


|alu|seven_seg_decoder:decodepsw1
Reg1[0] => Decoder0.IN3
Reg1[1] => Decoder0.IN2
Reg1[2] => Decoder0.IN1
Reg1[3] => Decoder0.IN0
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => HEX0[0]~reg0.CLK
Clock => HEX0[1]~reg0.CLK
Clock => HEX0[2]~reg0.CLK
Clock => HEX0[3]~reg0.CLK
Clock => HEX0[4]~reg0.CLK
Clock => HEX0[5]~reg0.CLK
Clock => HEX0[6]~reg0.CLK


|alu|seven_seg_decoder:decodepsw2
Reg1[0] => Decoder0.IN3
Reg1[1] => Decoder0.IN2
Reg1[2] => Decoder0.IN1
Reg1[3] => Decoder0.IN0
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => HEX0[0]~reg0.CLK
Clock => HEX0[1]~reg0.CLK
Clock => HEX0[2]~reg0.CLK
Clock => HEX0[3]~reg0.CLK
Clock => HEX0[4]~reg0.CLK
Clock => HEX0[5]~reg0.CLK
Clock => HEX0[6]~reg0.CLK


