{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638065600491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638065600495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 21:13:20 2021 " "Processing started: Sat Nov 27 21:13:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638065600495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638065600495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ram_test -c simple_ram_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ram_test -c simple_ram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638065600495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638065600902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638065600902 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "simple_ram_test.sv(50) " "Verilog HDL warning at simple_ram_test.sv(50): extended using \"x\" or \"z\"" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/simple_ram_test.sv" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638065608040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ram_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_ram_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ram_test " "Found entity 1: simple_ram_test" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/simple_ram_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638065608042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638065608042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638065608045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638065608045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test/testwbmaster.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test/testwbmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 WBSDRAMCtlr " "Found entity 1: WBSDRAMCtlr" {  } { { "../../generated/fpga_test/TestWBMaster.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test/TestWBMaster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638065608050 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestWBMaster " "Found entity 2: TestWBMaster" {  } { { "../../generated/fpga_test/TestWBMaster.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test/TestWBMaster.v" 712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638065608050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638065608050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ram_test " "Elaborating entity \"simple_ram_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638065608081 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "io_sdram_addr a TestWBMaster matching object in present scope does not have an equivalent data type simple_ram_test.sv(68) " "SystemVerilog error at simple_ram_test.sv(68): can't implicitly connect port \"io_sdram_addr\" on instance \"a\" of module \"TestWBMaster\" - matching object in present scope does not have an equivalent data type" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/simple_ram_test.sv" 68 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1638065608082 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "io_sdram_addr TestWBMaster.v(715) " "HDL error at TestWBMaster.v(715): see declaration for object \"io_sdram_addr\"" {  } { { "../../generated/fpga_test/TestWBMaster.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test/TestWBMaster.v" 715 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638065608082 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "io_sdram_addr simple_ram_test.sv(29) " "HDL error at simple_ram_test.sv(29): see declaration for object \"io_sdram_addr\"" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/simple_ram_test.sv" 29 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638065608082 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "io_switches a TestWBMaster matching object in present scope does not have an equivalent data type simple_ram_test.sv(80) " "SystemVerilog error at simple_ram_test.sv(80): can't implicitly connect port \"io_switches\" on instance \"a\" of module \"TestWBMaster\" - matching object in present scope does not have an equivalent data type" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/simple_ram_test.sv" 80 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1638065608082 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "io_switches TestWBMaster.v(727) " "HDL error at TestWBMaster.v(727): see declaration for object \"io_switches\"" {  } { { "../../generated/fpga_test/TestWBMaster.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test/TestWBMaster.v" 727 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638065608082 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "io_switches simple_ram_test.sv(39) " "HDL error at simple_ram_test.sv(39): see declaration for object \"io_switches\"" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/simple_ram_test.sv" 39 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638065608082 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638065608082 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/output_files/simple_ram_test.map.smsg " "Generated suppressed messages file C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/output_files/simple_ram_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638065608099 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638065608126 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 27 21:13:28 2021 " "Processing ended: Sat Nov 27 21:13:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638065608126 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638065608126 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638065608126 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638065608126 ""}
