
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tbl_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004011f0 <.init>:
  4011f0:	stp	x29, x30, [sp, #-16]!
  4011f4:	mov	x29, sp
  4011f8:	bl	4016c4 <printf@plt+0x1c4>
  4011fc:	ldp	x29, x30, [sp], #16
  401200:	ret

Disassembly of section .plt:

0000000000401210 <_Znam@plt-0x20>:
  401210:	stp	x16, x30, [sp, #-16]!
  401214:	adrp	x16, 428000 <_ZdlPvm@@Base+0x1680c>
  401218:	ldr	x17, [x16, #4088]
  40121c:	add	x16, x16, #0xff8
  401220:	br	x17
  401224:	nop
  401228:	nop
  40122c:	nop

0000000000401230 <_Znam@plt>:
  401230:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401234:	ldr	x17, [x16]
  401238:	add	x16, x16, #0x0
  40123c:	br	x17

0000000000401240 <fputs@plt>:
  401240:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401244:	ldr	x17, [x16, #8]
  401248:	add	x16, x16, #0x8
  40124c:	br	x17

0000000000401250 <memcpy@plt>:
  401250:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16, #16]
  401258:	add	x16, x16, #0x10
  40125c:	br	x17

0000000000401260 <puts@plt>:
  401260:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #24]
  401268:	add	x16, x16, #0x18
  40126c:	br	x17

0000000000401270 <__ctype_toupper_loc@plt>:
  401270:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #32]
  401278:	add	x16, x16, #0x20
  40127c:	br	x17

0000000000401280 <ungetc@plt>:
  401280:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #40]
  401288:	add	x16, x16, #0x28
  40128c:	br	x17

0000000000401290 <strlen@plt>:
  401290:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #48]
  401298:	add	x16, x16, #0x30
  40129c:	br	x17

00000000004012a0 <fprintf@plt>:
  4012a0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #56]
  4012a8:	add	x16, x16, #0x38
  4012ac:	br	x17

00000000004012b0 <putc@plt>:
  4012b0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #64]
  4012b8:	add	x16, x16, #0x40
  4012bc:	br	x17

00000000004012c0 <fclose@plt>:
  4012c0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #72]
  4012c8:	add	x16, x16, #0x48
  4012cc:	br	x17

00000000004012d0 <memcmp@plt>:
  4012d0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #80]
  4012d8:	add	x16, x16, #0x50
  4012dc:	br	x17

00000000004012e0 <free@plt>:
  4012e0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #88]
  4012e8:	add	x16, x16, #0x58
  4012ec:	br	x17

00000000004012f0 <memset@plt>:
  4012f0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #96]
  4012f8:	add	x16, x16, #0x60
  4012fc:	br	x17

0000000000401300 <strchr@plt>:
  401300:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #104]
  401308:	add	x16, x16, #0x68
  40130c:	br	x17

0000000000401310 <_exit@plt>:
  401310:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #112]
  401318:	add	x16, x16, #0x70
  40131c:	br	x17

0000000000401320 <strerror@plt>:
  401320:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #120]
  401328:	add	x16, x16, #0x78
  40132c:	br	x17

0000000000401330 <strcpy@plt>:
  401330:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #128]
  401338:	add	x16, x16, #0x80
  40133c:	br	x17

0000000000401340 <sprintf@plt>:
  401340:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #136]
  401348:	add	x16, x16, #0x88
  40134c:	br	x17

0000000000401350 <__libc_start_main@plt>:
  401350:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #144]
  401358:	add	x16, x16, #0x90
  40135c:	br	x17

0000000000401360 <memchr@plt>:
  401360:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #152]
  401368:	add	x16, x16, #0x98
  40136c:	br	x17

0000000000401370 <getc@plt>:
  401370:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #160]
  401378:	add	x16, x16, #0xa0
  40137c:	br	x17

0000000000401380 <strncmp@plt>:
  401380:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #168]
  401388:	add	x16, x16, #0xa8
  40138c:	br	x17

0000000000401390 <fputc@plt>:
  401390:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #176]
  401398:	add	x16, x16, #0xb0
  40139c:	br	x17

00000000004013a0 <__ctype_b_loc@plt>:
  4013a0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #184]
  4013a8:	add	x16, x16, #0xb8
  4013ac:	br	x17

00000000004013b0 <__isoc99_sscanf@plt>:
  4013b0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #192]
  4013b8:	add	x16, x16, #0xc0
  4013bc:	br	x17

00000000004013c0 <__cxa_atexit@plt>:
  4013c0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #200]
  4013c8:	add	x16, x16, #0xc8
  4013cc:	br	x17

00000000004013d0 <fflush@plt>:
  4013d0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #208]
  4013d8:	add	x16, x16, #0xd0
  4013dc:	br	x17

00000000004013e0 <_ZdaPv@plt>:
  4013e0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #216]
  4013e8:	add	x16, x16, #0xd8
  4013ec:	br	x17

00000000004013f0 <__errno_location@plt>:
  4013f0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #224]
  4013f8:	add	x16, x16, #0xe0
  4013fc:	br	x17

0000000000401400 <__ctype_tolower_loc@plt>:
  401400:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #232]
  401408:	add	x16, x16, #0xe8
  40140c:	br	x17

0000000000401410 <fopen@plt>:
  401410:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #240]
  401418:	add	x16, x16, #0xf0
  40141c:	br	x17

0000000000401420 <strcmp@plt>:
  401420:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #248]
  401428:	add	x16, x16, #0xf8
  40142c:	br	x17

0000000000401430 <write@plt>:
  401430:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #256]
  401438:	add	x16, x16, #0x100
  40143c:	br	x17

0000000000401440 <malloc@plt>:
  401440:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #264]
  401448:	add	x16, x16, #0x108
  40144c:	br	x17

0000000000401450 <abort@plt>:
  401450:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #272]
  401458:	add	x16, x16, #0x110
  40145c:	br	x17

0000000000401460 <getenv@plt>:
  401460:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #280]
  401468:	add	x16, x16, #0x118
  40146c:	br	x17

0000000000401470 <__gxx_personality_v0@plt>:
  401470:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #288]
  401478:	add	x16, x16, #0x120
  40147c:	br	x17

0000000000401480 <exit@plt>:
  401480:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #296]
  401488:	add	x16, x16, #0x128
  40148c:	br	x17

0000000000401490 <fwrite@plt>:
  401490:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #304]
  401498:	add	x16, x16, #0x130
  40149c:	br	x17

00000000004014a0 <_Unwind_Resume@plt>:
  4014a0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #312]
  4014a8:	add	x16, x16, #0x138
  4014ac:	br	x17

00000000004014b0 <ferror@plt>:
  4014b0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #320]
  4014b8:	add	x16, x16, #0x140
  4014bc:	br	x17

00000000004014c0 <__gmon_start__@plt>:
  4014c0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #328]
  4014c8:	add	x16, x16, #0x148
  4014cc:	br	x17

00000000004014d0 <__cxa_pure_virtual@plt>:
  4014d0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #336]
  4014d8:	add	x16, x16, #0x150
  4014dc:	br	x17

00000000004014e0 <setbuf@plt>:
  4014e0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #344]
  4014e8:	add	x16, x16, #0x158
  4014ec:	br	x17

00000000004014f0 <bcmp@plt>:
  4014f0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #352]
  4014f8:	add	x16, x16, #0x160
  4014fc:	br	x17

0000000000401500 <printf@plt>:
  401500:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #360]
  401508:	add	x16, x16, #0x168
  40150c:	br	x17

Disassembly of section .text:

0000000000401510 <_Znwm@@Base-0x10234>:
  401510:	stp	x29, x30, [sp, #-32]!
  401514:	str	x19, [sp, #16]
  401518:	mov	x29, sp
  40151c:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  401520:	add	x19, x19, #0x1c8
  401524:	mov	x0, x19
  401528:	bl	40fedc <printf@plt+0xe9dc>
  40152c:	add	x0, x19, #0x1
  401530:	ldr	x19, [sp, #16]
  401534:	ldp	x29, x30, [sp], #32
  401538:	b	40fbfc <printf@plt+0xe6fc>
  40153c:	stp	x29, x30, [sp, #-32]!
  401540:	str	x19, [sp, #16]
  401544:	mov	x29, sp
  401548:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40154c:	add	x19, x19, #0x200
  401550:	mov	x0, x19
  401554:	bl	40fedc <printf@plt+0xe9dc>
  401558:	add	x0, x19, #0x1
  40155c:	bl	40fbfc <printf@plt+0xe6fc>
  401560:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  401564:	add	x19, x19, #0x1d0
  401568:	mov	x0, x19
  40156c:	bl	411800 <_ZdlPvm@@Base+0xc>
  401570:	mov	x1, x19
  401574:	ldr	x19, [sp, #16]
  401578:	adrp	x0, 411000 <printf@plt+0xfb00>
  40157c:	adrp	x2, 429000 <_Znam@GLIBCXX_3.4>
  401580:	add	x0, x0, #0x9a0
  401584:	add	x2, x2, #0x178
  401588:	ldp	x29, x30, [sp], #32
  40158c:	b	4013c0 <__cxa_atexit@plt>
  401590:	stp	x29, x30, [sp, #-48]!
  401594:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  401598:	ldr	w9, [x8, #1276]
  40159c:	stp	x22, x21, [sp, #16]
  4015a0:	stp	x20, x19, [sp, #32]
  4015a4:	mov	x29, sp
  4015a8:	cbz	w9, 4015bc <printf@plt+0xbc>
  4015ac:	ldp	x20, x19, [sp, #32]
  4015b0:	ldp	x22, x21, [sp, #16]
  4015b4:	ldp	x29, x30, [sp], #48
  4015b8:	ret
  4015bc:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4015c0:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4015c4:	mov	x20, xzr
  4015c8:	mov	w9, #0x1                   	// #1
  4015cc:	add	x21, x21, #0x3fc
  4015d0:	add	x22, x22, #0x2fc
  4015d4:	str	w9, [x8, #1276]
  4015d8:	b	4015f4 <printf@plt+0xf4>
  4015dc:	strb	w20, [x21, x20]
  4015e0:	mov	w8, w20
  4015e4:	strb	w8, [x22, x20]
  4015e8:	add	x20, x20, #0x1
  4015ec:	cmp	x20, #0x100
  4015f0:	b.eq	4015ac <printf@plt+0xac>  // b.none
  4015f4:	tst	w20, #0x7fffff80
  4015f8:	b.ne	4015dc <printf@plt+0xdc>  // b.any
  4015fc:	bl	4013a0 <__ctype_b_loc@plt>
  401600:	ldr	x8, [x0]
  401604:	mov	x19, x0
  401608:	ldrh	w8, [x8, x20, lsl #1]
  40160c:	tbnz	w8, #9, 401628 <printf@plt+0x128>
  401610:	mov	w8, w20
  401614:	strb	w8, [x21, x20]
  401618:	ldr	x8, [x19]
  40161c:	ldrh	w8, [x8, x20, lsl #1]
  401620:	tbz	w8, #8, 4015e0 <printf@plt+0xe0>
  401624:	b	401644 <printf@plt+0x144>
  401628:	bl	401270 <__ctype_toupper_loc@plt>
  40162c:	ldr	x8, [x0]
  401630:	ldr	w8, [x8, x20, lsl #2]
  401634:	strb	w8, [x21, x20]
  401638:	ldr	x8, [x19]
  40163c:	ldrh	w8, [x8, x20, lsl #1]
  401640:	tbz	w8, #8, 4015e0 <printf@plt+0xe0>
  401644:	bl	401400 <__ctype_tolower_loc@plt>
  401648:	ldr	x8, [x0]
  40164c:	ldr	w8, [x8, x20, lsl #2]
  401650:	strb	w8, [x22, x20]
  401654:	add	x20, x20, #0x1
  401658:	cmp	x20, #0x100
  40165c:	b.ne	4015f4 <printf@plt+0xf4>  // b.any
  401660:	b	4015ac <printf@plt+0xac>
  401664:	b	40fedc <printf@plt+0xe9dc>
  401668:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40166c:	add	x0, x0, #0x8a
  401670:	b	40fedc <printf@plt+0xe9dc>
  401674:	mov	x29, #0x0                   	// #0
  401678:	mov	x30, #0x0                   	// #0
  40167c:	mov	x5, x0
  401680:	ldr	x1, [sp]
  401684:	add	x2, sp, #0x8
  401688:	mov	x6, sp
  40168c:	movz	x0, #0x0, lsl #48
  401690:	movk	x0, #0x0, lsl #32
  401694:	movk	x0, #0x40, lsl #16
  401698:	movk	x0, #0x56b4
  40169c:	movz	x3, #0x0, lsl #48
  4016a0:	movk	x3, #0x0, lsl #32
  4016a4:	movk	x3, #0x41, lsl #16
  4016a8:	movk	x3, #0x2568
  4016ac:	movz	x4, #0x0, lsl #48
  4016b0:	movk	x4, #0x0, lsl #32
  4016b4:	movk	x4, #0x41, lsl #16
  4016b8:	movk	x4, #0x25e8
  4016bc:	bl	401350 <__libc_start_main@plt>
  4016c0:	bl	401450 <abort@plt>
  4016c4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x1680c>
  4016c8:	ldr	x0, [x0, #4064]
  4016cc:	cbz	x0, 4016d4 <printf@plt+0x1d4>
  4016d0:	b	4014c0 <__gmon_start__@plt>
  4016d4:	ret
  4016d8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4016dc:	add	x0, x0, #0x1a8
  4016e0:	adrp	x1, 429000 <_Znam@GLIBCXX_3.4>
  4016e4:	add	x1, x1, #0x1a8
  4016e8:	cmp	x1, x0
  4016ec:	b.eq	401704 <printf@plt+0x204>  // b.none
  4016f0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  4016f4:	ldr	x1, [x1, #1544]
  4016f8:	cbz	x1, 401704 <printf@plt+0x204>
  4016fc:	mov	x16, x1
  401700:	br	x16
  401704:	ret
  401708:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40170c:	add	x0, x0, #0x1a8
  401710:	adrp	x1, 429000 <_Znam@GLIBCXX_3.4>
  401714:	add	x1, x1, #0x1a8
  401718:	sub	x1, x1, x0
  40171c:	lsr	x2, x1, #63
  401720:	add	x1, x2, x1, asr #3
  401724:	cmp	xzr, x1, asr #1
  401728:	asr	x1, x1, #1
  40172c:	b.eq	401744 <printf@plt+0x244>  // b.none
  401730:	adrp	x2, 412000 <_ZdlPvm@@Base+0x80c>
  401734:	ldr	x2, [x2, #1552]
  401738:	cbz	x2, 401744 <printf@plt+0x244>
  40173c:	mov	x16, x2
  401740:	br	x16
  401744:	ret
  401748:	stp	x29, x30, [sp, #-32]!
  40174c:	mov	x29, sp
  401750:	str	x19, [sp, #16]
  401754:	adrp	x19, 429000 <_Znam@GLIBCXX_3.4>
  401758:	ldrb	w0, [x19, #448]
  40175c:	cbnz	w0, 40176c <printf@plt+0x26c>
  401760:	bl	4016d8 <printf@plt+0x1d8>
  401764:	mov	w0, #0x1                   	// #1
  401768:	strb	w0, [x19, #448]
  40176c:	ldr	x19, [sp, #16]
  401770:	ldp	x29, x30, [sp], #32
  401774:	ret
  401778:	b	401708 <printf@plt+0x208>
  40177c:	add	x8, x0, #0x10
  401780:	str	x1, [x0]
  401784:	str	wzr, [x0, #8]
  401788:	mov	x0, x8
  40178c:	b	411800 <_ZdlPvm@@Base+0xc>
  401790:	stp	x29, x30, [sp, #-32]!
  401794:	stp	x20, x19, [sp, #16]
  401798:	mov	x29, sp
  40179c:	mov	w19, w1
  4017a0:	tst	w1, #0xff
  4017a4:	mov	x20, x0
  4017a8:	b.eq	4017fc <printf@plt+0x2fc>  // b.none
  4017ac:	ldp	w8, w9, [x20, #24]
  4017b0:	cmp	w8, w9
  4017b4:	b.lt	4017c4 <printf@plt+0x2c4>  // b.tstop
  4017b8:	add	x0, x20, #0x10
  4017bc:	bl	411b78 <_ZdlPvm@@Base+0x384>
  4017c0:	ldr	w8, [x20, #24]
  4017c4:	ldr	x9, [x20, #16]
  4017c8:	add	w10, w8, #0x1
  4017cc:	str	w10, [x20, #24]
  4017d0:	and	w10, w19, #0xff
  4017d4:	cmp	w10, #0xa
  4017d8:	strb	w19, [x9, w8, sxtw]
  4017dc:	b.ne	4017f0 <printf@plt+0x2f0>  // b.any
  4017e0:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4017e4:	ldr	w9, [x8, #140]
  4017e8:	sub	w9, w9, #0x1
  4017ec:	str	w9, [x8, #140]
  4017f0:	ldp	x20, x19, [sp, #16]
  4017f4:	ldp	x29, x30, [sp], #32
  4017f8:	ret
  4017fc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  401800:	add	x1, x1, #0x870
  401804:	mov	w0, #0x32                  	// #50
  401808:	bl	40faf8 <printf@plt+0xe5f8>
  40180c:	ldp	w8, w9, [x20, #24]
  401810:	cmp	w8, w9
  401814:	b.ge	4017b8 <printf@plt+0x2b8>  // b.tcont
  401818:	b	4017c4 <printf@plt+0x2c4>
  40181c:	stp	x29, x30, [sp, #-64]!
  401820:	stp	x24, x23, [sp, #16]
  401824:	stp	x22, x21, [sp, #32]
  401828:	stp	x20, x19, [sp, #48]
  40182c:	mov	x29, sp
  401830:	ldrsw	x8, [x0, #24]
  401834:	mov	x19, x0
  401838:	cbz	w8, 4018a0 <printf@plt+0x3a0>
  40183c:	add	x19, x19, #0x10
  401840:	cmp	w8, #0x0
  401844:	sub	x21, x8, #0x1
  401848:	b.gt	40185c <printf@plt+0x35c>
  40184c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x180c>
  401850:	add	x1, x1, #0x5e
  401854:	mov	w0, #0x62                  	// #98
  401858:	bl	40faf8 <printf@plt+0xe5f8>
  40185c:	ldr	x8, [x19]
  401860:	mov	x0, x19
  401864:	mov	w1, w21
  401868:	ldrb	w20, [x8, x21]
  40186c:	bl	412120 <_ZdlPvm@@Base+0x92c>
  401870:	cmp	w20, #0xa
  401874:	b.ne	401888 <printf@plt+0x388>  // b.any
  401878:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40187c:	ldr	w9, [x8, #140]
  401880:	add	w9, w9, #0x1
  401884:	str	w9, [x8, #140]
  401888:	mov	w0, w20
  40188c:	ldp	x20, x19, [sp, #48]
  401890:	ldp	x22, x21, [sp, #32]
  401894:	ldp	x24, x23, [sp, #16]
  401898:	ldp	x29, x30, [sp], #64
  40189c:	ret
  4018a0:	adrp	x23, 412000 <_ZdlPvm@@Base+0x80c>
  4018a4:	adrp	x21, 412000 <_ZdlPvm@@Base+0x80c>
  4018a8:	adrp	x22, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4018ac:	add	x23, x23, #0x618
  4018b0:	mov	w24, #0x1                   	// #1
  4018b4:	add	x21, x21, #0x889
  4018b8:	add	x22, x22, #0x8
  4018bc:	b	4018e4 <printf@plt+0x3e4>
  4018c0:	ldr	x0, [x19]
  4018c4:	bl	401370 <getc@plt>
  4018c8:	mov	w20, w0
  4018cc:	cbnz	w20, 40197c <printf@plt+0x47c>
  4018d0:	mov	x0, x21
  4018d4:	mov	x1, x22
  4018d8:	mov	x2, x22
  4018dc:	mov	x3, x22
  4018e0:	bl	4102f8 <printf@plt+0xedf8>
  4018e4:	ldr	w8, [x19, #8]
  4018e8:	mov	w20, #0xffffffff            	// #-1
  4018ec:	cmp	w8, #0xa
  4018f0:	b.hi	4018e4 <printf@plt+0x3e4>  // b.pmore
  4018f4:	adr	x9, 401888 <printf@plt+0x388>
  4018f8:	ldrb	w10, [x23, x8]
  4018fc:	add	x9, x9, x10, lsl #2
  401900:	br	x9
  401904:	ldr	x0, [x19]
  401908:	bl	401370 <getc@plt>
  40190c:	mov	w20, w0
  401910:	cmn	w0, #0x1
  401914:	b.eq	40198c <printf@plt+0x48c>  // b.none
  401918:	cmp	w20, #0xa
  40191c:	b.eq	401878 <printf@plt+0x378>  // b.none
  401920:	cmp	w20, #0x2e
  401924:	b.eq	401998 <printf@plt+0x498>  // b.none
  401928:	str	w24, [x19, #8]
  40192c:	cbz	w20, 4018d0 <printf@plt+0x3d0>
  401930:	b	401888 <printf@plt+0x388>
  401934:	ldr	x0, [x19]
  401938:	bl	401370 <getc@plt>
  40193c:	mov	w20, w0
  401940:	cmp	w0, #0x5c
  401944:	b.ne	4018cc <printf@plt+0x3cc>  // b.any
  401948:	ldr	x0, [x19]
  40194c:	bl	401370 <getc@plt>
  401950:	cmp	w0, #0xa
  401954:	b.eq	4018c0 <printf@plt+0x3c0>  // b.none
  401958:	cmp	w0, #0x61
  40195c:	b.ne	4019ec <printf@plt+0x4ec>  // b.any
  401960:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	w8, [x8, #452]
  401968:	cbz	w8, 4019ec <printf@plt+0x4ec>
  40196c:	mov	w8, #0x5                   	// #5
  401970:	str	w8, [x19, #8]
  401974:	mov	w20, #0x5c                  	// #92
  401978:	b	401888 <printf@plt+0x388>
  40197c:	cmp	w20, #0xa
  401980:	b.eq	4019e4 <printf@plt+0x4e4>  // b.none
  401984:	cmn	w20, #0x1
  401988:	b.ne	401888 <printf@plt+0x388>  // b.any
  40198c:	mov	w8, #0xa                   	// #10
  401990:	str	w8, [x19, #8]
  401994:	b	401888 <printf@plt+0x388>
  401998:	ldr	x0, [x19]
  40199c:	bl	401370 <getc@plt>
  4019a0:	cmn	w0, #0x1
  4019a4:	b.eq	401a74 <printf@plt+0x574>  // b.none
  4019a8:	cmp	w0, #0x54
  4019ac:	b.ne	401a6c <printf@plt+0x56c>  // b.any
  4019b0:	ldr	x0, [x19]
  4019b4:	bl	401370 <getc@plt>
  4019b8:	cmn	w0, #0x1
  4019bc:	b.eq	401a84 <printf@plt+0x584>  // b.none
  4019c0:	cmp	w0, #0x45
  4019c4:	b.ne	401a7c <printf@plt+0x57c>  // b.any
  4019c8:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  4019cc:	ldr	w8, [x8, #452]
  4019d0:	cbz	w8, 401a94 <printf@plt+0x594>
  4019d4:	mov	w8, #0x9                   	// #9
  4019d8:	str	w8, [x19, #8]
  4019dc:	mov	w20, #0xffffffff            	// #-1
  4019e0:	b	401888 <printf@plt+0x388>
  4019e4:	str	wzr, [x19, #8]
  4019e8:	b	401878 <printf@plt+0x378>
  4019ec:	cmn	w0, #0x1
  4019f0:	b.eq	4019fc <printf@plt+0x4fc>  // b.none
  4019f4:	ldr	x1, [x19]
  4019f8:	bl	401280 <ungetc@plt>
  4019fc:	mov	w20, #0x5c                  	// #92
  401a00:	b	401888 <printf@plt+0x388>
  401a04:	mov	w8, #0x1                   	// #1
  401a08:	b	401a10 <printf@plt+0x510>
  401a0c:	mov	w8, #0x4                   	// #4
  401a10:	str	w8, [x19, #8]
  401a14:	mov	w20, #0x54                  	// #84
  401a18:	b	401888 <printf@plt+0x388>
  401a1c:	mov	w8, #0x1                   	// #1
  401a20:	str	w8, [x19, #8]
  401a24:	mov	w20, #0x45                  	// #69
  401a28:	b	401888 <printf@plt+0x388>
  401a2c:	mov	w8, #0x6                   	// #6
  401a30:	str	w8, [x19, #8]
  401a34:	mov	w20, #0x2a                  	// #42
  401a38:	b	401888 <printf@plt+0x388>
  401a3c:	mov	w8, #0x7                   	// #7
  401a40:	str	w8, [x19, #8]
  401a44:	mov	w20, #0x28                  	// #40
  401a48:	b	401888 <printf@plt+0x388>
  401a4c:	mov	w8, #0x8                   	// #8
  401a50:	str	w8, [x19, #8]
  401a54:	mov	w20, #0x33                  	// #51
  401a58:	b	401888 <printf@plt+0x388>
  401a5c:	mov	w8, #0x1                   	// #1
  401a60:	str	w8, [x19, #8]
  401a64:	mov	w20, #0x61                  	// #97
  401a68:	b	401888 <printf@plt+0x388>
  401a6c:	ldr	x1, [x19]
  401a70:	bl	401280 <ungetc@plt>
  401a74:	mov	w8, #0x1                   	// #1
  401a78:	b	401a88 <printf@plt+0x588>
  401a7c:	ldr	x1, [x19]
  401a80:	bl	401280 <ungetc@plt>
  401a84:	mov	w8, #0x2                   	// #2
  401a88:	str	w8, [x19, #8]
  401a8c:	mov	w20, #0x2e                  	// #46
  401a90:	b	401888 <printf@plt+0x388>
  401a94:	ldr	x0, [x19]
  401a98:	bl	401370 <getc@plt>
  401a9c:	cmn	w0, #0x1
  401aa0:	b.eq	4019d4 <printf@plt+0x4d4>  // b.none
  401aa4:	ldr	x1, [x19]
  401aa8:	mov	w20, w0
  401aac:	bl	401280 <ungetc@plt>
  401ab0:	cmp	w20, #0x20
  401ab4:	b.eq	4019d4 <printf@plt+0x4d4>  // b.none
  401ab8:	cmp	w20, #0xa
  401abc:	b.eq	4019d4 <printf@plt+0x4d4>  // b.none
  401ac0:	mov	w8, #0x3                   	// #3
  401ac4:	b	401a88 <printf@plt+0x588>
  401ac8:	sub	sp, sp, #0x80
  401acc:	stp	x29, x30, [sp, #32]
  401ad0:	stp	x28, x27, [sp, #48]
  401ad4:	stp	x26, x25, [sp, #64]
  401ad8:	stp	x24, x23, [sp, #80]
  401adc:	stp	x22, x21, [sp, #96]
  401ae0:	stp	x20, x19, [sp, #112]
  401ae4:	add	x29, sp, #0x20
  401ae8:	mov	x19, x0
  401aec:	bl	401370 <getc@plt>
  401af0:	cmn	w0, #0x1
  401af4:	b.eq	401f70 <printf@plt+0xa70>  // b.none
  401af8:	mov	x8, sp
  401afc:	adrp	x20, 412000 <_ZdlPvm@@Base+0x80c>
  401b00:	adrp	x28, 412000 <_ZdlPvm@@Base+0x80c>
  401b04:	adrp	x25, 412000 <_ZdlPvm@@Base+0x80c>
  401b08:	mov	w26, w0
  401b0c:	mov	w23, wzr
  401b10:	add	x20, x20, #0x870
  401b14:	add	x28, x28, #0x623
  401b18:	adrp	x22, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  401b1c:	adrp	x27, 429000 <_Znam@GLIBCXX_3.4>
  401b20:	adrp	x24, 429000 <_Znam@GLIBCXX_3.4>
  401b24:	add	x21, x8, #0x10
  401b28:	add	x25, x25, #0x8d2
  401b2c:	b	401b50 <printf@plt+0x650>
  401b30:	mov	w0, #0x13c                 	// #316
  401b34:	mov	x1, x20
  401b38:	bl	40faf8 <printf@plt+0xe5f8>
  401b3c:	mov	x0, x19
  401b40:	bl	401370 <getc@plt>
  401b44:	mov	w26, w0
  401b48:	cmn	w0, #0x1
  401b4c:	b.eq	401ec0 <printf@plt+0x9c0>  // b.none
  401b50:	cmp	w23, #0x6
  401b54:	b.hi	401b30 <printf@plt+0x630>  // b.pmore
  401b58:	mov	w8, w23
  401b5c:	adr	x9, 401b6c <printf@plt+0x66c>
  401b60:	ldrb	w10, [x28, x8]
  401b64:	add	x9, x9, x10, lsl #2
  401b68:	br	x9
  401b6c:	cmp	w26, #0x2e
  401b70:	b.eq	401e30 <printf@plt+0x930>  // b.none
  401b74:	cmp	w26, #0xa
  401b78:	b.ne	401d34 <printf@plt+0x834>  // b.any
  401b7c:	ldr	w8, [x22, #140]
  401b80:	ldr	x1, [x27, #432]
  401b84:	mov	w0, #0xa                   	// #10
  401b88:	add	w8, w8, #0x1
  401b8c:	str	w8, [x22, #140]
  401b90:	bl	4012b0 <putc@plt>
  401b94:	mov	w23, wzr
  401b98:	b	401b3c <printf@plt+0x63c>
  401b9c:	cmp	w26, #0x54
  401ba0:	b.eq	401e38 <printf@plt+0x938>  // b.none
  401ba4:	cmp	w26, #0x6c
  401ba8:	b.ne	401e40 <printf@plt+0x940>  // b.any
  401bac:	mov	w23, #0x5                   	// #5
  401bb0:	b	401b3c <printf@plt+0x63c>
  401bb4:	cmp	w26, #0x53
  401bb8:	b.ne	401d48 <printf@plt+0x848>  // b.any
  401bbc:	mov	w23, #0x4                   	// #4
  401bc0:	b	401b3c <printf@plt+0x63c>
  401bc4:	ldr	w8, [x24, #452]
  401bc8:	cbz	w8, 401dc8 <printf@plt+0x8c8>
  401bcc:	ldr	x1, [x27, #432]
  401bd0:	mov	w0, #0x2e                  	// #46
  401bd4:	bl	4012b0 <putc@plt>
  401bd8:	ldr	x1, [x27, #432]
  401bdc:	mov	w0, #0x54                  	// #84
  401be0:	bl	4012b0 <putc@plt>
  401be4:	ldr	x1, [x27, #432]
  401be8:	mov	w0, #0x53                  	// #83
  401bec:	bl	4012b0 <putc@plt>
  401bf0:	cmp	w26, #0xa
  401bf4:	b.eq	401c20 <printf@plt+0x720>  // b.none
  401bf8:	cmn	w26, #0x1
  401bfc:	b.eq	401ea0 <printf@plt+0x9a0>  // b.none
  401c00:	ldr	x1, [x27, #432]
  401c04:	mov	w0, w26
  401c08:	bl	4012b0 <putc@plt>
  401c0c:	mov	x0, x19
  401c10:	bl	401370 <getc@plt>
  401c14:	mov	w26, w0
  401c18:	cmp	w26, #0xa
  401c1c:	b.ne	401bf8 <printf@plt+0x6f8>  // b.any
  401c20:	ldr	x1, [x27, #432]
  401c24:	mov	w0, #0xa                   	// #10
  401c28:	bl	4012b0 <putc@plt>
  401c2c:	ldr	w8, [x22, #140]
  401c30:	mov	x0, x21
  401c34:	str	x19, [sp]
  401c38:	str	wzr, [sp, #8]
  401c3c:	add	w8, w8, #0x1
  401c40:	str	w8, [x22, #140]
  401c44:	bl	411800 <_ZdlPvm@@Base+0xc>
  401c48:	mov	x0, sp
  401c4c:	bl	401fcc <printf@plt+0xacc>
  401c50:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  401c54:	ldr	x0, [x8, #24]
  401c58:	ldr	w1, [x22, #140]
  401c5c:	bl	405c94 <printf@plt+0x4794>
  401c60:	ldr	w8, [sp, #24]
  401c64:	cbnz	w8, 401e90 <printf@plt+0x990>
  401c68:	ldr	w8, [sp, #8]
  401c6c:	cmp	w8, #0x9
  401c70:	b.ne	401e90 <printf@plt+0x990>  // b.any
  401c74:	ldr	x3, [x27, #432]
  401c78:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  401c7c:	mov	w1, #0x3                   	// #3
  401c80:	mov	w2, #0x1                   	// #1
  401c84:	add	x0, x0, #0x8ca
  401c88:	bl	401490 <fwrite@plt>
  401c8c:	mov	x0, x19
  401c90:	bl	401370 <getc@plt>
  401c94:	cmn	w0, #0x1
  401c98:	b.eq	401ef4 <printf@plt+0x9f4>  // b.none
  401c9c:	cmp	w0, #0xa
  401ca0:	b.eq	401e7c <printf@plt+0x97c>  // b.none
  401ca4:	ldr	x1, [x27, #432]
  401ca8:	bl	4012b0 <putc@plt>
  401cac:	mov	x0, x19
  401cb0:	bl	401370 <getc@plt>
  401cb4:	cmn	w0, #0x1
  401cb8:	b.ne	401c9c <printf@plt+0x79c>  // b.any
  401cbc:	b	401ef4 <printf@plt+0x9f4>
  401cc0:	cmp	w26, #0x66
  401cc4:	b.ne	401d60 <printf@plt+0x860>  // b.any
  401cc8:	mov	w23, #0x6                   	// #6
  401ccc:	b	401b3c <printf@plt+0x63c>
  401cd0:	ldr	w8, [x24, #452]
  401cd4:	cbz	w8, 401df4 <printf@plt+0x8f4>
  401cd8:	mov	x0, sp
  401cdc:	bl	411800 <_ZdlPvm@@Base+0xc>
  401ce0:	ldp	w8, w9, [sp, #8]
  401ce4:	cmp	w8, w9
  401ce8:	b.lt	401cf8 <printf@plt+0x7f8>  // b.tstop
  401cec:	mov	x0, sp
  401cf0:	bl	411b78 <_ZdlPvm@@Base+0x384>
  401cf4:	ldr	w8, [sp, #8]
  401cf8:	ldr	x9, [sp]
  401cfc:	add	w10, w8, #0x1
  401d00:	cmp	w26, #0xa
  401d04:	str	w10, [sp, #8]
  401d08:	strb	w26, [x9, w8, sxtw]
  401d0c:	b.eq	401d78 <printf@plt+0x878>  // b.none
  401d10:	mov	x0, x19
  401d14:	bl	401370 <getc@plt>
  401d18:	mov	w26, w0
  401d1c:	cmn	w0, #0x1
  401d20:	b.ne	401ce0 <printf@plt+0x7e0>  // b.any
  401d24:	ldp	w8, w9, [sp, #8]
  401d28:	cmp	w8, w9
  401d2c:	b.ge	401d90 <printf@plt+0x890>  // b.tcont
  401d30:	b	401d9c <printf@plt+0x89c>
  401d34:	ldr	x1, [x27, #432]
  401d38:	mov	w0, w26
  401d3c:	bl	4012b0 <putc@plt>
  401d40:	mov	w23, #0x1                   	// #1
  401d44:	b	401b3c <printf@plt+0x63c>
  401d48:	ldr	x1, [x27, #432]
  401d4c:	mov	w0, #0x2e                  	// #46
  401d50:	bl	4012b0 <putc@plt>
  401d54:	ldr	x1, [x27, #432]
  401d58:	mov	w0, #0x54                  	// #84
  401d5c:	b	401e48 <printf@plt+0x948>
  401d60:	ldr	x1, [x27, #432]
  401d64:	mov	w0, #0x2e                  	// #46
  401d68:	bl	4012b0 <putc@plt>
  401d6c:	ldr	x1, [x27, #432]
  401d70:	mov	w0, #0x6c                  	// #108
  401d74:	b	401e48 <printf@plt+0x948>
  401d78:	ldr	w8, [x22, #140]
  401d7c:	add	w8, w8, #0x1
  401d80:	str	w8, [x22, #140]
  401d84:	ldp	w8, w9, [sp, #8]
  401d88:	cmp	w8, w9
  401d8c:	b.lt	401d9c <printf@plt+0x89c>  // b.tstop
  401d90:	mov	x0, sp
  401d94:	bl	411b78 <_ZdlPvm@@Base+0x384>
  401d98:	ldr	w8, [sp, #8]
  401d9c:	ldr	x9, [sp]
  401da0:	add	w10, w8, #0x1
  401da4:	str	w10, [sp, #8]
  401da8:	strb	wzr, [x9, w8, sxtw]
  401dac:	ldr	x0, [sp]
  401db0:	bl	41159c <printf@plt+0x1009c>
  401db4:	ldr	x1, [sp]
  401db8:	mov	x0, x25
  401dbc:	bl	401500 <printf@plt>
  401dc0:	mov	x0, sp
  401dc4:	b	401e94 <printf@plt+0x994>
  401dc8:	cmp	w26, #0x20
  401dcc:	b.eq	401bcc <printf@plt+0x6cc>  // b.none
  401dd0:	cmp	w26, #0xa
  401dd4:	b.eq	401bcc <printf@plt+0x6cc>  // b.none
  401dd8:	ldr	x3, [x27, #432]
  401ddc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  401de0:	mov	w1, #0x3                   	// #3
  401de4:	mov	w2, #0x1                   	// #1
  401de8:	mov	w23, #0x1                   	// #1
  401dec:	add	x0, x0, #0x8ce
  401df0:	b	401e1c <printf@plt+0x91c>
  401df4:	cmp	w26, #0x20
  401df8:	b.eq	401cd8 <printf@plt+0x7d8>  // b.none
  401dfc:	cmp	w26, #0xa
  401e00:	b.eq	401cd8 <printf@plt+0x7d8>  // b.none
  401e04:	ldr	x3, [x27, #432]
  401e08:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  401e0c:	mov	w1, #0x3                   	// #3
  401e10:	mov	w2, #0x1                   	// #1
  401e14:	mov	w23, #0x1                   	// #1
  401e18:	add	x0, x0, #0x8d8
  401e1c:	bl	401490 <fwrite@plt>
  401e20:	ldr	x1, [x27, #432]
  401e24:	mov	w0, w26
  401e28:	bl	4012b0 <putc@plt>
  401e2c:	b	401b3c <printf@plt+0x63c>
  401e30:	mov	w23, #0x2                   	// #2
  401e34:	b	401b3c <printf@plt+0x63c>
  401e38:	mov	w23, #0x3                   	// #3
  401e3c:	b	401b3c <printf@plt+0x63c>
  401e40:	ldr	x1, [x27, #432]
  401e44:	mov	w0, #0x2e                  	// #46
  401e48:	bl	4012b0 <putc@plt>
  401e4c:	ldr	x1, [x27, #432]
  401e50:	mov	w0, w26
  401e54:	bl	4012b0 <putc@plt>
  401e58:	cmp	w26, #0xa
  401e5c:	b.ne	401e74 <printf@plt+0x974>  // b.any
  401e60:	ldr	w8, [x22, #140]
  401e64:	mov	w23, wzr
  401e68:	add	w8, w8, #0x1
  401e6c:	str	w8, [x22, #140]
  401e70:	b	401b3c <printf@plt+0x63c>
  401e74:	mov	w23, #0x1                   	// #1
  401e78:	b	401b3c <printf@plt+0x63c>
  401e7c:	ldr	x1, [x27, #432]
  401e80:	bl	4012b0 <putc@plt>
  401e84:	ldr	w8, [x22, #140]
  401e88:	add	w8, w8, #0x1
  401e8c:	str	w8, [x22, #140]
  401e90:	mov	x0, x21
  401e94:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  401e98:	mov	w23, wzr
  401e9c:	b	401b3c <printf@plt+0x63c>
  401ea0:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  401ea4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  401ea8:	add	x1, x1, #0x8
  401eac:	add	x0, x0, #0x8a8
  401eb0:	mov	x2, x1
  401eb4:	mov	x3, x1
  401eb8:	bl	4102f8 <printf@plt+0xedf8>
  401ebc:	b	401f88 <printf@plt+0xa88>
  401ec0:	sub	w8, w23, #0x1
  401ec4:	cmp	w8, #0x5
  401ec8:	b.hi	401f70 <printf@plt+0xa70>  // b.pmore
  401ecc:	adrp	x9, 412000 <_ZdlPvm@@Base+0x80c>
  401ed0:	add	x9, x9, #0x62a
  401ed4:	adr	x10, 401ee4 <printf@plt+0x9e4>
  401ed8:	ldrb	w11, [x9, x8]
  401edc:	add	x10, x10, x11, lsl #2
  401ee0:	br	x10
  401ee4:	ldr	x1, [x27, #432]
  401ee8:	mov	w0, #0xa                   	// #10
  401eec:	bl	4012b0 <putc@plt>
  401ef0:	b	401f70 <printf@plt+0xa70>
  401ef4:	ldr	x1, [x27, #432]
  401ef8:	mov	w0, #0xa                   	// #10
  401efc:	bl	4012b0 <putc@plt>
  401f00:	mov	x0, x21
  401f04:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  401f08:	b	401f88 <printf@plt+0xa88>
  401f0c:	ldr	x3, [x27, #432]
  401f10:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  401f14:	add	x0, x0, #0x897
  401f18:	mov	w1, #0x2                   	// #2
  401f1c:	b	401f68 <printf@plt+0xa68>
  401f20:	ldr	x3, [x27, #432]
  401f24:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  401f28:	add	x0, x0, #0x8e0
  401f2c:	mov	w1, #0x3                   	// #3
  401f30:	b	401f68 <printf@plt+0xa68>
  401f34:	ldr	x3, [x27, #432]
  401f38:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  401f3c:	add	x0, x0, #0x8e9
  401f40:	b	401f64 <printf@plt+0xa64>
  401f44:	ldr	x3, [x27, #432]
  401f48:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  401f4c:	add	x0, x0, #0x8dc
  401f50:	mov	w1, #0x3                   	// #3
  401f54:	b	401f68 <printf@plt+0xa68>
  401f58:	ldr	x3, [x27, #432]
  401f5c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  401f60:	add	x0, x0, #0x8e4
  401f64:	mov	w1, #0x4                   	// #4
  401f68:	mov	w2, #0x1                   	// #1
  401f6c:	bl	401490 <fwrite@plt>
  401f70:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  401f74:	ldr	x8, [x8, #424]
  401f78:	cmp	x8, x19
  401f7c:	b.eq	401f88 <printf@plt+0xa88>  // b.none
  401f80:	mov	x0, x19
  401f84:	bl	4012c0 <fclose@plt>
  401f88:	ldp	x20, x19, [sp, #112]
  401f8c:	ldp	x22, x21, [sp, #96]
  401f90:	ldp	x24, x23, [sp, #80]
  401f94:	ldp	x26, x25, [sp, #64]
  401f98:	ldp	x28, x27, [sp, #48]
  401f9c:	ldp	x29, x30, [sp, #32]
  401fa0:	add	sp, sp, #0x80
  401fa4:	ret
  401fa8:	mov	x19, x0
  401fac:	mov	x0, x21
  401fb0:	b	401fc0 <printf@plt+0xac0>
  401fb4:	b	401fb8 <printf@plt+0xab8>
  401fb8:	mov	x19, x0
  401fbc:	mov	x0, sp
  401fc0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  401fc4:	mov	x0, x19
  401fc8:	bl	4014a0 <_Unwind_Resume@plt>
  401fcc:	stp	x29, x30, [sp, #-48]!
  401fd0:	stp	x22, x21, [sp, #16]
  401fd4:	stp	x20, x19, [sp, #32]
  401fd8:	mov	x29, sp
  401fdc:	mov	x19, x0
  401fe0:	bl	402138 <printf@plt+0xc38>
  401fe4:	mov	x20, x0
  401fe8:	cbz	x0, 402034 <printf@plt+0xb34>
  401fec:	mov	x0, x19
  401ff0:	mov	x1, x20
  401ff4:	mov	x2, xzr
  401ff8:	bl	4038ec <printf@plt+0x23ec>
  401ffc:	mov	x21, x0
  402000:	cbz	x0, 402038 <printf@plt+0xb38>
  402004:	mov	x0, x19
  402008:	mov	x1, x21
  40200c:	mov	x2, x20
  402010:	bl	4047f4 <printf@plt+0x32f4>
  402014:	cbz	x0, 402038 <printf@plt+0xb38>
  402018:	mov	x22, x0
  40201c:	bl	40b880 <printf@plt+0xa380>
  402020:	mov	x0, x22
  402024:	bl	40a384 <printf@plt+0x8e84>
  402028:	mov	x0, x22
  40202c:	bl	4117e8 <_ZdlPv@@Base>
  402030:	b	402068 <printf@plt+0xb68>
  402034:	mov	x21, xzr
  402038:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40203c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402040:	add	x1, x1, #0x8
  402044:	add	x0, x0, #0xfd7
  402048:	mov	x2, x1
  40204c:	mov	x3, x1
  402050:	bl	4102f8 <printf@plt+0xedf8>
  402054:	mov	x0, x19
  402058:	bl	40181c <printf@plt+0x31c>
  40205c:	cmn	w0, #0x1
  402060:	b.ne	402054 <printf@plt+0xb54>  // b.any
  402064:	cbz	x20, 402070 <printf@plt+0xb70>
  402068:	mov	x0, x20
  40206c:	bl	4117e8 <_ZdlPv@@Base>
  402070:	cbz	x21, 402084 <printf@plt+0xb84>
  402074:	mov	x0, x21
  402078:	bl	403568 <printf@plt+0x2068>
  40207c:	mov	x0, x21
  402080:	bl	4117e8 <_ZdlPv@@Base>
  402084:	ldr	w8, [x19, #24]
  402088:	cbnz	w8, 4020a8 <printf@plt+0xba8>
  40208c:	ldr	w8, [x19, #8]
  402090:	cmp	w8, #0x9
  402094:	b.ne	4020a8 <printf@plt+0xba8>  // b.any
  402098:	ldp	x20, x19, [sp, #32]
  40209c:	ldp	x22, x21, [sp, #16]
  4020a0:	ldp	x29, x30, [sp], #48
  4020a4:	ret
  4020a8:	ldp	x20, x19, [sp, #32]
  4020ac:	ldp	x22, x21, [sp, #16]
  4020b0:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4020b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  4020b8:	add	x1, x1, #0x8
  4020bc:	add	x0, x0, #0xfef
  4020c0:	mov	x2, x1
  4020c4:	mov	x3, x1
  4020c8:	ldp	x29, x30, [sp], #48
  4020cc:	b	4102f8 <printf@plt+0xedf8>
  4020d0:	mov	w8, #0x2e090000            	// #772341760
  4020d4:	str	xzr, [x0]
  4020d8:	str	w8, [x0, #8]
  4020dc:	ret
  4020e0:	ldrb	w8, [x0]
  4020e4:	ldrb	w10, [x1]
  4020e8:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4020ec:	add	x9, x9, #0x2fc
  4020f0:	ldrb	w11, [x9, x8]
  4020f4:	ldrb	w10, [x9, x10]
  4020f8:	cmp	w11, w10
  4020fc:	b.ne	402128 <printf@plt+0xc28>  // b.any
  402100:	add	x10, x1, #0x1
  402104:	add	x11, x0, #0x1
  402108:	tst	w8, #0xff
  40210c:	b.eq	402130 <printf@plt+0xc30>  // b.none
  402110:	ldrb	w8, [x11], #1
  402114:	ldrb	w12, [x9, x8]
  402118:	ldrb	w13, [x10], #1
  40211c:	ldrb	w13, [x9, x13]
  402120:	cmp	w12, w13
  402124:	b.eq	402108 <printf@plt+0xc08>  // b.none
  402128:	mov	w0, wzr
  40212c:	ret
  402130:	mov	w0, #0x1                   	// #1
  402134:	ret
  402138:	sub	sp, sp, #0x80
  40213c:	stp	x29, x30, [sp, #32]
  402140:	stp	x28, x27, [sp, #48]
  402144:	stp	x26, x25, [sp, #64]
  402148:	stp	x24, x23, [sp, #80]
  40214c:	stp	x22, x21, [sp, #96]
  402150:	stp	x20, x19, [sp, #112]
  402154:	add	x29, sp, #0x20
  402158:	mov	x21, x0
  40215c:	mov	w0, #0xc                   	// #12
  402160:	bl	411744 <_Znwm@@Base>
  402164:	mov	x20, x0
  402168:	mov	w8, #0x2e090000            	// #772341760
  40216c:	mov	x19, x0
  402170:	str	wzr, [x0]
  402174:	str	wzr, [x20, #4]!
  402178:	str	w8, [x0, #8]
  40217c:	add	x0, sp, #0x10
  402180:	bl	411800 <_ZdlPvm@@Base+0xc>
  402184:	mov	w23, wzr
  402188:	b	4021a0 <printf@plt+0xca0>
  40218c:	ldr	w8, [sp, #24]
  402190:	ldr	x9, [sp, #16]
  402194:	add	w10, w8, #0x1
  402198:	str	w10, [sp, #24]
  40219c:	strb	w22, [x9, w8, sxtw]
  4021a0:	mov	x0, x21
  4021a4:	bl	40181c <printf@plt+0x31c>
  4021a8:	mov	w22, w0
  4021ac:	cmp	w0, #0x28
  4021b0:	b.gt	4021c0 <printf@plt+0xcc0>
  4021b4:	b.ne	4021d0 <printf@plt+0xcd0>  // b.any
  4021b8:	add	w23, w23, #0x1
  4021bc:	b	4021ec <printf@plt+0xcec>
  4021c0:	cmp	w22, #0x29
  4021c4:	b.ne	4021e0 <printf@plt+0xce0>  // b.any
  4021c8:	sub	w23, w23, #0x1
  4021cc:	b	4021ec <printf@plt+0xcec>
  4021d0:	cmn	w22, #0x1
  4021d4:	b.eq	402204 <printf@plt+0xd04>  // b.none
  4021d8:	cmp	w22, #0xa
  4021dc:	b.eq	4022c4 <printf@plt+0xdc4>  // b.none
  4021e0:	cbnz	w23, 4021ec <printf@plt+0xcec>
  4021e4:	cmp	w22, #0x3b
  4021e8:	b.eq	4023bc <printf@plt+0xebc>  // b.none
  4021ec:	ldp	w8, w9, [sp, #24]
  4021f0:	cmp	w8, w9
  4021f4:	b.lt	402190 <printf@plt+0xc90>  // b.tstop
  4021f8:	add	x0, sp, #0x10
  4021fc:	bl	411b78 <_ZdlPvm@@Base+0x384>
  402200:	b	40218c <printf@plt+0xc8c>
  402204:	ldr	w24, [sp, #24]
  402208:	cmp	w24, #0x1
  40220c:	b.lt	402c08 <printf@plt+0x1708>  // b.tstop
  402210:	adrp	x22, 413000 <_ZdlPvm@@Base+0x180c>
  402214:	adrp	x23, 412000 <_ZdlPvm@@Base+0x80c>
  402218:	mov	x25, xzr
  40221c:	add	x20, x21, #0x10
  402220:	add	x22, x22, #0x5e
  402224:	add	x23, x23, #0x870
  402228:	adrp	x26, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40222c:	mov	w8, w24
  402230:	add	x27, x24, x25
  402234:	cmp	w8, w27
  402238:	b.ge	402248 <printf@plt+0xd48>  // b.tcont
  40223c:	mov	w0, #0x62                  	// #98
  402240:	mov	x1, x22
  402244:	bl	40faf8 <printf@plt+0xe5f8>
  402248:	ldr	x8, [sp, #16]
  40224c:	add	x8, x8, x24
  402250:	add	x8, x8, x25
  402254:	ldurb	w28, [x8, #-1]
  402258:	cbnz	w28, 402268 <printf@plt+0xd68>
  40225c:	mov	w0, #0x32                  	// #50
  402260:	mov	x1, x23
  402264:	bl	40faf8 <printf@plt+0xe5f8>
  402268:	ldp	w8, w9, [x21, #24]
  40226c:	cmp	w8, w9
  402270:	b.lt	402280 <printf@plt+0xd80>  // b.tstop
  402274:	mov	x0, x20
  402278:	bl	411b78 <_ZdlPvm@@Base+0x384>
  40227c:	ldr	w8, [x21, #24]
  402280:	ldr	x9, [x21, #16]
  402284:	add	w10, w8, #0x1
  402288:	cmp	w28, #0xa
  40228c:	str	w10, [x21, #24]
  402290:	strb	w28, [x9, w8, sxtw]
  402294:	b.ne	4022a4 <printf@plt+0xda4>  // b.any
  402298:	ldr	w8, [x26, #140]
  40229c:	sub	w8, w8, #0x1
  4022a0:	str	w8, [x26, #140]
  4022a4:	cmp	x27, #0x2
  4022a8:	b.lt	402c08 <printf@plt+0x1708>  // b.tstop
  4022ac:	ldr	w8, [sp, #24]
  4022b0:	sub	x25, x25, #0x1
  4022b4:	add	x27, x24, x25
  4022b8:	cmp	w8, w27
  4022bc:	b.lt	40223c <printf@plt+0xd3c>  // b.tstop
  4022c0:	b	402248 <printf@plt+0xd48>
  4022c4:	ldp	w8, w9, [x21, #24]
  4022c8:	add	x20, x21, #0x10
  4022cc:	cmp	w8, w9
  4022d0:	b.lt	4022e0 <printf@plt+0xde0>  // b.tstop
  4022d4:	mov	x0, x20
  4022d8:	bl	411b78 <_ZdlPvm@@Base+0x384>
  4022dc:	ldr	w8, [x21, #24]
  4022e0:	ldr	x9, [x21, #16]
  4022e4:	add	w10, w8, #0x1
  4022e8:	mov	w11, #0xa                   	// #10
  4022ec:	adrp	x24, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4022f0:	str	w10, [x21, #24]
  4022f4:	strb	w11, [x9, w8, sxtw]
  4022f8:	ldr	w8, [x24, #140]
  4022fc:	ldr	w25, [sp, #24]
  402300:	sub	w8, w8, #0x1
  402304:	cmp	w25, #0x1
  402308:	str	w8, [x24, #140]
  40230c:	b.lt	402c08 <printf@plt+0x1708>  // b.tstop
  402310:	adrp	x22, 413000 <_ZdlPvm@@Base+0x180c>
  402314:	adrp	x23, 412000 <_ZdlPvm@@Base+0x80c>
  402318:	mov	x26, xzr
  40231c:	add	x22, x22, #0x5e
  402320:	add	x23, x23, #0x870
  402324:	mov	w8, w25
  402328:	add	x27, x25, x26
  40232c:	cmp	w8, w27
  402330:	b.ge	402340 <printf@plt+0xe40>  // b.tcont
  402334:	mov	w0, #0x62                  	// #98
  402338:	mov	x1, x22
  40233c:	bl	40faf8 <printf@plt+0xe5f8>
  402340:	ldr	x8, [sp, #16]
  402344:	add	x8, x8, x25
  402348:	add	x8, x8, x26
  40234c:	ldurb	w28, [x8, #-1]
  402350:	cbnz	w28, 402360 <printf@plt+0xe60>
  402354:	mov	w0, #0x32                  	// #50
  402358:	mov	x1, x23
  40235c:	bl	40faf8 <printf@plt+0xe5f8>
  402360:	ldp	w8, w9, [x21, #24]
  402364:	cmp	w8, w9
  402368:	b.lt	402378 <printf@plt+0xe78>  // b.tstop
  40236c:	mov	x0, x20
  402370:	bl	411b78 <_ZdlPvm@@Base+0x384>
  402374:	ldr	w8, [x21, #24]
  402378:	ldr	x9, [x21, #16]
  40237c:	add	w10, w8, #0x1
  402380:	cmp	w28, #0xa
  402384:	str	w10, [x21, #24]
  402388:	strb	w28, [x9, w8, sxtw]
  40238c:	b.ne	40239c <printf@plt+0xe9c>  // b.any
  402390:	ldr	w8, [x24, #140]
  402394:	sub	w8, w8, #0x1
  402398:	str	w8, [x24, #140]
  40239c:	cmp	x27, #0x2
  4023a0:	b.lt	402c08 <printf@plt+0x1708>  // b.tstop
  4023a4:	ldr	w8, [sp, #24]
  4023a8:	sub	x26, x26, #0x1
  4023ac:	add	x27, x25, x26
  4023b0:	cmp	w8, w27
  4023b4:	b.lt	402334 <printf@plt+0xe34>  // b.tstop
  4023b8:	b	402340 <printf@plt+0xe40>
  4023bc:	ldp	w8, w9, [sp, #24]
  4023c0:	cmp	w8, w9
  4023c4:	b.lt	4023d4 <printf@plt+0xed4>  // b.tstop
  4023c8:	add	x0, sp, #0x10
  4023cc:	bl	411b78 <_ZdlPvm@@Base+0x384>
  4023d0:	ldr	w8, [sp, #24]
  4023d4:	ldr	x9, [sp, #16]
  4023d8:	add	w10, w8, #0x1
  4023dc:	str	w10, [sp, #24]
  4023e0:	strb	wzr, [x9, w8, sxtw]
  4023e4:	ldr	w8, [sp, #24]
  4023e8:	cbz	w8, 402c08 <printf@plt+0x1708>
  4023ec:	cmp	w8, #0x0
  4023f0:	b.gt	402404 <printf@plt+0xf04>
  4023f4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x180c>
  4023f8:	add	x1, x1, #0x5e
  4023fc:	mov	w0, #0x62                  	// #98
  402400:	bl	40faf8 <printf@plt+0xe5f8>
  402404:	ldr	x28, [sp, #16]
  402408:	adrp	x26, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40240c:	adrp	x27, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  402410:	adrp	x22, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  402414:	adrp	x25, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  402418:	add	x26, x26, #0x500
  40241c:	add	x27, x27, #0xa00
  402420:	add	x22, x22, #0x8
  402424:	add	x25, x25, #0x2fc
  402428:	ldrb	w8, [x28]
  40242c:	ldrb	w10, [x26, x8]
  402430:	cmp	x8, #0x0
  402434:	cset	w9, eq  // eq = none
  402438:	cbnz	w10, 402454 <printf@plt+0xf54>
  40243c:	tbnz	w9, #0, 402c08 <printf@plt+0x1708>
  402440:	ldrb	w8, [x28, #1]!
  402444:	ldrb	w10, [x26, x8]
  402448:	cmp	x8, #0x0
  40244c:	cset	w9, eq  // eq = none
  402450:	cbz	w10, 40243c <printf@plt+0xf3c>
  402454:	mov	x23, x28
  402458:	tbnz	w9, #0, 402c08 <printf@plt+0x1708>
  40245c:	ldrb	w10, [x26, w8, uxtw]
  402460:	add	x21, x23, #0x1
  402464:	mov	x9, x23
  402468:	mov	x24, x21
  40246c:	cbz	w10, 402484 <printf@plt+0xf84>
  402470:	mov	x24, x21
  402474:	ldrb	w8, [x24], #1
  402478:	ldrb	w9, [x26, x8]
  40247c:	cbnz	w9, 402474 <printf@plt+0xf74>
  402480:	sub	x9, x24, #0x1
  402484:	cbz	w8, 402498 <printf@plt+0xf98>
  402488:	cmp	w8, #0x28
  40248c:	b.ne	4024a0 <printf@plt+0xfa0>  // b.any
  402490:	mov	x24, x9
  402494:	b	4024a4 <printf@plt+0xfa4>
  402498:	mov	x24, x9
  40249c:	b	4024a4 <printf@plt+0xfa4>
  4024a0:	strb	wzr, [x9]
  4024a4:	ldrb	w8, [x24], #1
  4024a8:	ldrb	w9, [x27, x8]
  4024ac:	cbnz	w9, 4024a4 <printf@plt+0xfa4>
  4024b0:	cmp	w8, #0x28
  4024b4:	sub	x28, x24, #0x1
  4024b8:	b.ne	4024f8 <printf@plt+0xff8>  // b.any
  4024bc:	strb	wzr, [x28]
  4024c0:	mov	x28, x24
  4024c4:	ldrb	w8, [x28]
  4024c8:	cbz	w8, 4024dc <printf@plt+0xfdc>
  4024cc:	cmp	w8, #0x29
  4024d0:	b.eq	4028d0 <printf@plt+0x13d0>  // b.none
  4024d4:	ldrb	w8, [x28, #1]!
  4024d8:	cbnz	w8, 4024cc <printf@plt+0xfcc>
  4024dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  4024e0:	add	x0, x0, #0x8ee
  4024e4:	mov	x1, x22
  4024e8:	mov	x2, x22
  4024ec:	mov	x3, x22
  4024f0:	bl	4102f8 <printf@plt+0xedf8>
  4024f4:	b	4024fc <printf@plt+0xffc>
  4024f8:	mov	x24, xzr
  4024fc:	ldrb	w8, [x23]
  402500:	cbz	x8, 4028dc <printf@plt+0x13dc>
  402504:	ldrb	w8, [x25, x8]
  402508:	ldrb	w9, [x25, #116]
  40250c:	cmp	w8, w9
  402510:	b.ne	402544 <printf@plt+0x1044>  // b.any
  402514:	adrp	x10, 412000 <_ZdlPvm@@Base+0x80c>
  402518:	mov	w11, #0x1                   	// #1
  40251c:	mov	x9, x21
  402520:	add	x10, x10, #0x913
  402524:	tst	w11, #0xff
  402528:	b.eq	4028fc <printf@plt+0x13fc>  // b.none
  40252c:	ldrb	w11, [x9], #1
  402530:	ldrb	w12, [x25, x11]
  402534:	ldrb	w13, [x10], #1
  402538:	ldrb	w13, [x25, x13]
  40253c:	cmp	w12, w13
  402540:	b.eq	402524 <printf@plt+0x1024>  // b.none
  402544:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  402548:	ldrb	w9, [x9, #872]
  40254c:	cmp	w8, w9
  402550:	b.ne	402584 <printf@plt+0x1084>  // b.any
  402554:	adrp	x10, 412000 <_ZdlPvm@@Base+0x80c>
  402558:	mov	w11, #0x1                   	// #1
  40255c:	mov	x9, x21
  402560:	add	x10, x10, #0x979
  402564:	tst	w11, #0xff
  402568:	b.eq	40292c <printf@plt+0x142c>  // b.none
  40256c:	ldrb	w11, [x9], #1
  402570:	ldrb	w12, [x25, x11]
  402574:	ldrb	w13, [x10], #1
  402578:	ldrb	w13, [x25, x13]
  40257c:	cmp	w12, w13
  402580:	b.eq	402564 <printf@plt+0x1064>  // b.none
  402584:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  402588:	ldrb	w9, [x9, #864]
  40258c:	cmp	w8, w9
  402590:	b.ne	4025c4 <printf@plt+0x10c4>  // b.any
  402594:	adrp	x11, 412000 <_ZdlPvm@@Base+0x80c>
  402598:	mov	w12, #0x1                   	// #1
  40259c:	mov	x10, x21
  4025a0:	add	x11, x11, #0x9e1
  4025a4:	tst	w12, #0xff
  4025a8:	b.eq	4029a4 <printf@plt+0x14a4>  // b.none
  4025ac:	ldrb	w12, [x10], #1
  4025b0:	ldrb	w13, [x25, x12]
  4025b4:	ldrb	w14, [x11], #1
  4025b8:	ldrb	w14, [x25, x14]
  4025bc:	cmp	w13, w14
  4025c0:	b.eq	4025a4 <printf@plt+0x10a4>  // b.none
  4025c4:	adrp	x10, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4025c8:	ldrb	w10, [x10, #863]
  4025cc:	cmp	w8, w10
  4025d0:	b.ne	402634 <printf@plt+0x1134>  // b.any
  4025d4:	adrp	x11, 412000 <_ZdlPvm@@Base+0x80c>
  4025d8:	mov	w12, #0x1                   	// #1
  4025dc:	mov	x10, x21
  4025e0:	add	x11, x11, #0xa49
  4025e4:	tst	w12, #0xff
  4025e8:	b.eq	402978 <printf@plt+0x1478>  // b.none
  4025ec:	ldrb	w12, [x10], #1
  4025f0:	ldrb	w13, [x25, x12]
  4025f4:	ldrb	w14, [x11], #1
  4025f8:	ldrb	w14, [x25, x14]
  4025fc:	cmp	w13, w14
  402600:	b.eq	4025e4 <printf@plt+0x10e4>  // b.none
  402604:	adrp	x11, 412000 <_ZdlPvm@@Base+0x80c>
  402608:	mov	w12, #0x1                   	// #1
  40260c:	mov	x10, x21
  402610:	add	x11, x11, #0xa50
  402614:	tst	w12, #0xff
  402618:	b.eq	402978 <printf@plt+0x1478>  // b.none
  40261c:	ldrb	w12, [x10], #1
  402620:	ldrb	w13, [x25, x12]
  402624:	ldrb	w14, [x11], #1
  402628:	ldrb	w14, [x25, x14]
  40262c:	cmp	w13, w14
  402630:	b.eq	402614 <printf@plt+0x1114>  // b.none
  402634:	adrp	x10, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  402638:	ldrb	w10, [x10, #865]
  40263c:	cmp	w8, w10
  402640:	b.ne	402674 <printf@plt+0x1174>  // b.any
  402644:	adrp	x12, 412000 <_ZdlPvm@@Base+0x80c>
  402648:	mov	w13, #0x1                   	// #1
  40264c:	mov	x11, x21
  402650:	add	x12, x12, #0xa81
  402654:	tst	w13, #0xff
  402658:	b.eq	402a40 <printf@plt+0x1540>  // b.none
  40265c:	ldrb	w13, [x11], #1
  402660:	ldrb	w14, [x25, x13]
  402664:	ldrb	w15, [x12], #1
  402668:	ldrb	w15, [x25, x15]
  40266c:	cmp	w14, w15
  402670:	b.eq	402654 <printf@plt+0x1154>  // b.none
  402674:	adrp	x11, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  402678:	ldrb	w11, [x11, #862]
  40267c:	cmp	w8, w11
  402680:	b.ne	4026b4 <printf@plt+0x11b4>  // b.any
  402684:	adrp	x12, 412000 <_ZdlPvm@@Base+0x80c>
  402688:	mov	w13, #0x1                   	// #1
  40268c:	mov	x11, x21
  402690:	add	x12, x12, #0xadf
  402694:	tst	w13, #0xff
  402698:	b.eq	4029f8 <printf@plt+0x14f8>  // b.none
  40269c:	ldrb	w13, [x11], #1
  4026a0:	ldrb	w14, [x25, x13]
  4026a4:	ldrb	w15, [x12], #1
  4026a8:	ldrb	w15, [x25, x15]
  4026ac:	cmp	w14, w15
  4026b0:	b.eq	402694 <printf@plt+0x1194>  // b.none
  4026b4:	adrp	x11, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4026b8:	ldrb	w11, [x11, #866]
  4026bc:	cmp	w8, w11
  4026c0:	b.ne	4026f4 <printf@plt+0x11f4>  // b.any
  4026c4:	adrp	x12, 412000 <_ZdlPvm@@Base+0x80c>
  4026c8:	mov	w13, #0x1                   	// #1
  4026cc:	mov	x11, x21
  4026d0:	add	x12, x12, #0xae9
  4026d4:	tst	w13, #0xff
  4026d8:	b.eq	4029f8 <printf@plt+0x14f8>  // b.none
  4026dc:	ldrb	w13, [x11], #1
  4026e0:	ldrb	w14, [x25, x13]
  4026e4:	ldrb	w15, [x12], #1
  4026e8:	ldrb	w15, [x25, x15]
  4026ec:	cmp	w14, w15
  4026f0:	b.eq	4026d4 <printf@plt+0x11d4>  // b.none
  4026f4:	cmp	w8, w9
  4026f8:	b.ne	40275c <printf@plt+0x125c>  // b.any
  4026fc:	adrp	x12, 412000 <_ZdlPvm@@Base+0x80c>
  402700:	mov	w13, #0x1                   	// #1
  402704:	mov	x11, x21
  402708:	add	x12, x12, #0xad9
  40270c:	tst	w13, #0xff
  402710:	b.eq	402ab0 <printf@plt+0x15b0>  // b.none
  402714:	ldrb	w13, [x11], #1
  402718:	ldrb	w14, [x25, x13]
  40271c:	ldrb	w15, [x12], #1
  402720:	ldrb	w15, [x25, x15]
  402724:	cmp	w14, w15
  402728:	b.eq	40270c <printf@plt+0x120c>  // b.none
  40272c:	adrp	x12, 412000 <_ZdlPvm@@Base+0x80c>
  402730:	mov	w13, #0x1                   	// #1
  402734:	mov	x11, x21
  402738:	add	x12, x12, #0xae3
  40273c:	tst	w13, #0xff
  402740:	b.eq	402ab0 <printf@plt+0x15b0>  // b.none
  402744:	ldrb	w13, [x11], #1
  402748:	ldrb	w14, [x25, x13]
  40274c:	ldrb	w15, [x12], #1
  402750:	ldrb	w15, [x25, x15]
  402754:	cmp	w14, w15
  402758:	b.eq	40273c <printf@plt+0x123c>  // b.none
  40275c:	adrp	x11, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  402760:	ldrb	w11, [x11, #861]
  402764:	cmp	w8, w11
  402768:	b.ne	40279c <printf@plt+0x129c>  // b.any
  40276c:	adrp	x12, 412000 <_ZdlPvm@@Base+0x80c>
  402770:	mov	w13, #0x1                   	// #1
  402774:	mov	x11, x21
  402778:	add	x12, x12, #0xb1c
  40277c:	tst	w13, #0xff
  402780:	b.eq	402ae4 <printf@plt+0x15e4>  // b.none
  402784:	ldrb	w13, [x11], #1
  402788:	ldrb	w14, [x25, x13]
  40278c:	ldrb	w15, [x12], #1
  402790:	ldrb	w15, [x25, x15]
  402794:	cmp	w14, w15
  402798:	b.eq	40277c <printf@plt+0x127c>  // b.none
  40279c:	adrp	x11, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4027a0:	ldrb	w11, [x11, #874]
  4027a4:	cmp	w8, w11
  4027a8:	b.ne	40283c <printf@plt+0x133c>  // b.any
  4027ac:	adrp	x12, 412000 <_ZdlPvm@@Base+0x80c>
  4027b0:	mov	w13, #0x1                   	// #1
  4027b4:	mov	x11, x21
  4027b8:	add	x12, x12, #0xb4d
  4027bc:	tst	w13, #0xff
  4027c0:	b.eq	402b20 <printf@plt+0x1620>  // b.none
  4027c4:	ldrb	w13, [x11], #1
  4027c8:	ldrb	w14, [x25, x13]
  4027cc:	ldrb	w15, [x12], #1
  4027d0:	ldrb	w15, [x25, x15]
  4027d4:	cmp	w14, w15
  4027d8:	b.eq	4027bc <printf@plt+0x12bc>  // b.none
  4027dc:	adrp	x12, 412000 <_ZdlPvm@@Base+0x80c>
  4027e0:	mov	w13, #0x1                   	// #1
  4027e4:	mov	x11, x21
  4027e8:	add	x12, x12, #0xb7e
  4027ec:	tst	w13, #0xff
  4027f0:	b.eq	402b7c <printf@plt+0x167c>  // b.none
  4027f4:	ldrb	w13, [x11], #1
  4027f8:	ldrb	w14, [x25, x13]
  4027fc:	ldrb	w15, [x12], #1
  402800:	ldrb	w15, [x25, x15]
  402804:	cmp	w14, w15
  402808:	b.eq	4027ec <printf@plt+0x12ec>  // b.none
  40280c:	adrp	x12, 412000 <_ZdlPvm@@Base+0x80c>
  402810:	mov	w13, #0x1                   	// #1
  402814:	mov	x11, x21
  402818:	add	x12, x12, #0xbb3
  40281c:	tst	w13, #0xff
  402820:	b.eq	402bb8 <printf@plt+0x16b8>  // b.none
  402824:	ldrb	w13, [x11], #1
  402828:	ldrb	w14, [x25, x13]
  40282c:	ldrb	w15, [x12], #1
  402830:	ldrb	w15, [x25, x15]
  402834:	cmp	w14, w15
  402838:	b.eq	40281c <printf@plt+0x131c>  // b.none
  40283c:	cmp	w8, w9
  402840:	b.ne	402874 <printf@plt+0x1374>  // b.any
  402844:	adrp	x11, 412000 <_ZdlPvm@@Base+0x80c>
  402848:	mov	w12, #0x1                   	// #1
  40284c:	mov	x9, x21
  402850:	add	x11, x11, #0xbe4
  402854:	tst	w12, #0xff
  402858:	b.eq	402b4c <printf@plt+0x164c>  // b.none
  40285c:	ldrb	w12, [x9], #1
  402860:	ldrb	w13, [x25, x12]
  402864:	ldrb	w14, [x11], #1
  402868:	ldrb	w14, [x25, x14]
  40286c:	cmp	w13, w14
  402870:	b.eq	402854 <printf@plt+0x1354>  // b.none
  402874:	cmp	w8, w10
  402878:	b.ne	4028a8 <printf@plt+0x13a8>  // b.any
  40287c:	adrp	x8, 412000 <_ZdlPvm@@Base+0x80c>
  402880:	mov	w9, #0x1                   	// #1
  402884:	add	x8, x8, #0xc65
  402888:	tst	w9, #0xff
  40288c:	b.eq	402ba8 <printf@plt+0x16a8>  // b.none
  402890:	ldrb	w9, [x21], #1
  402894:	ldrb	w10, [x25, x9]
  402898:	ldrb	w11, [x8], #1
  40289c:	ldrb	w11, [x25, x11]
  4028a0:	cmp	w10, w11
  4028a4:	b.eq	402888 <printf@plt+0x1388>  // b.none
  4028a8:	mov	x0, sp
  4028ac:	mov	x1, x23
  4028b0:	bl	4100a8 <printf@plt+0xeba8>
  4028b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  4028b8:	mov	x1, sp
  4028bc:	add	x0, x0, #0xc71
  4028c0:	mov	x2, x22
  4028c4:	mov	x3, x22
  4028c8:	bl	4102f8 <printf@plt+0xedf8>
  4028cc:	b	402428 <printf@plt+0xf28>
  4028d0:	strb	wzr, [x28], #1
  4028d4:	ldrb	w8, [x23]
  4028d8:	cbnz	x8, 402504 <printf@plt+0x1004>
  4028dc:	cbz	x24, 402428 <printf@plt+0xf28>
  4028e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  4028e4:	add	x0, x0, #0x8fa
  4028e8:	mov	x1, x22
  4028ec:	mov	x2, x22
  4028f0:	mov	x3, x22
  4028f4:	bl	4102f8 <printf@plt+0xedf8>
  4028f8:	b	402428 <printf@plt+0xf28>
  4028fc:	cbz	x24, 4029dc <printf@plt+0x14dc>
  402900:	ldrb	w8, [x24]
  402904:	cbz	w8, 402910 <printf@plt+0x1410>
  402908:	ldrb	w9, [x24, #1]
  40290c:	cbz	w9, 402adc <printf@plt+0x15dc>
  402910:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402914:	add	x0, x0, #0x944
  402918:	mov	x1, x22
  40291c:	mov	x2, x22
  402920:	mov	x3, x22
  402924:	bl	4102f8 <printf@plt+0xedf8>
  402928:	b	402428 <printf@plt+0xf28>
  40292c:	cbz	x24, 402a24 <printf@plt+0x1524>
  402930:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  402934:	mov	x0, x24
  402938:	add	x1, x1, #0xf02
  40293c:	mov	x2, x20
  402940:	bl	4013b0 <__isoc99_sscanf@plt>
  402944:	cmp	w0, #0x1
  402948:	b.ne	402a6c <printf@plt+0x156c>  // b.any
  40294c:	ldr	w8, [x20]
  402950:	cmp	w8, #0x0
  402954:	b.gt	402428 <printf@plt+0xf28>
  402958:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  40295c:	add	x0, x0, #0x9c6
  402960:	mov	x1, x22
  402964:	mov	x2, x22
  402968:	mov	x3, x22
  40296c:	bl	4102f8 <printf@plt+0xedf8>
  402970:	str	wzr, [x20]
  402974:	b	402428 <printf@plt+0xf28>
  402978:	cbz	x24, 402994 <printf@plt+0x1494>
  40297c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402980:	add	x0, x0, #0xa56
  402984:	mov	x1, x22
  402988:	mov	x2, x22
  40298c:	mov	x3, x22
  402990:	bl	4102f8 <printf@plt+0xedf8>
  402994:	ldr	w8, [x19]
  402998:	orr	w8, w8, #0x1
  40299c:	str	w8, [x19]
  4029a0:	b	402428 <printf@plt+0xf28>
  4029a4:	cbz	x24, 402a94 <printf@plt+0x1594>
  4029a8:	ldrb	w8, [x24]
  4029ac:	cbz	w8, 4029c0 <printf@plt+0x14c0>
  4029b0:	ldrb	w9, [x24, #1]
  4029b4:	cbz	w9, 4029c0 <printf@plt+0x14c0>
  4029b8:	ldrb	w9, [x24, #2]
  4029bc:	cbz	w9, 402b10 <printf@plt+0x1610>
  4029c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  4029c4:	add	x0, x0, #0xa16
  4029c8:	mov	x1, x22
  4029cc:	mov	x2, x22
  4029d0:	mov	x3, x22
  4029d4:	bl	4102f8 <printf@plt+0xedf8>
  4029d8:	b	402428 <printf@plt+0xf28>
  4029dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  4029e0:	add	x0, x0, #0x916
  4029e4:	mov	x1, x22
  4029e8:	mov	x2, x22
  4029ec:	mov	x3, x22
  4029f0:	bl	4102f8 <printf@plt+0xedf8>
  4029f4:	b	402428 <printf@plt+0xf28>
  4029f8:	cbz	x24, 402a14 <printf@plt+0x1514>
  4029fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402a00:	add	x0, x0, #0xab1
  402a04:	mov	x1, x22
  402a08:	mov	x2, x22
  402a0c:	mov	x3, x22
  402a10:	bl	4102f8 <printf@plt+0xedf8>
  402a14:	ldr	w8, [x19]
  402a18:	orr	w8, w8, #0x4
  402a1c:	str	w8, [x19]
  402a20:	b	402428 <printf@plt+0xf28>
  402a24:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402a28:	add	x0, x0, #0x981
  402a2c:	mov	x1, x22
  402a30:	mov	x2, x22
  402a34:	mov	x3, x22
  402a38:	bl	4102f8 <printf@plt+0xedf8>
  402a3c:	b	402428 <printf@plt+0xf28>
  402a40:	cbz	x24, 402a5c <printf@plt+0x155c>
  402a44:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402a48:	add	x0, x0, #0xa87
  402a4c:	mov	x1, x22
  402a50:	mov	x2, x22
  402a54:	mov	x3, x22
  402a58:	bl	4102f8 <printf@plt+0xedf8>
  402a5c:	ldr	w8, [x19]
  402a60:	orr	w8, w8, #0x2
  402a64:	str	w8, [x19]
  402a68:	b	402428 <printf@plt+0xf28>
  402a6c:	mov	x0, sp
  402a70:	mov	x1, x24
  402a74:	bl	4100a8 <printf@plt+0xeba8>
  402a78:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402a7c:	mov	x1, sp
  402a80:	add	x0, x0, #0x9b4
  402a84:	mov	x2, x22
  402a88:	mov	x3, x22
  402a8c:	bl	4102f8 <printf@plt+0xedf8>
  402a90:	b	402428 <printf@plt+0xf28>
  402a94:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402a98:	add	x0, x0, #0x9e6
  402a9c:	mov	x1, x22
  402aa0:	mov	x2, x22
  402aa4:	mov	x3, x22
  402aa8:	bl	4102f8 <printf@plt+0xedf8>
  402aac:	b	402428 <printf@plt+0xf28>
  402ab0:	cbz	x24, 402acc <printf@plt+0x15cc>
  402ab4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402ab8:	add	x0, x0, #0xaee
  402abc:	mov	x1, x22
  402ac0:	mov	x2, x22
  402ac4:	mov	x3, x22
  402ac8:	bl	4102f8 <printf@plt+0xedf8>
  402acc:	ldr	w8, [x19]
  402ad0:	orr	w8, w8, #0x10
  402ad4:	str	w8, [x19]
  402ad8:	b	402428 <printf@plt+0xf28>
  402adc:	strb	w8, [x19, #10]
  402ae0:	b	402428 <printf@plt+0xf28>
  402ae4:	cbz	x24, 402b00 <printf@plt+0x1600>
  402ae8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402aec:	add	x0, x0, #0xb22
  402af0:	mov	x1, x22
  402af4:	mov	x2, x22
  402af8:	mov	x3, x22
  402afc:	bl	4102f8 <printf@plt+0xedf8>
  402b00:	ldr	w8, [x19]
  402b04:	orr	w8, w8, #0x8
  402b08:	str	w8, [x19]
  402b0c:	b	402428 <printf@plt+0xf28>
  402b10:	strb	w8, [x19, #8]
  402b14:	ldrb	w8, [x24, #1]
  402b18:	strb	w8, [x19, #9]
  402b1c:	b	402428 <printf@plt+0xf28>
  402b20:	cbz	x24, 402b3c <printf@plt+0x163c>
  402b24:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402b28:	add	x0, x0, #0xb53
  402b2c:	mov	x1, x22
  402b30:	mov	x2, x22
  402b34:	mov	x3, x22
  402b38:	bl	4102f8 <printf@plt+0xedf8>
  402b3c:	ldr	w8, [x19]
  402b40:	orr	w8, w8, #0x20
  402b44:	str	w8, [x19]
  402b48:	b	402428 <printf@plt+0xf28>
  402b4c:	cbz	x24, 402be4 <printf@plt+0x16e4>
  402b50:	ldrb	w8, [x24]
  402b54:	cbz	w8, 402b60 <printf@plt+0x1660>
  402b58:	ldrb	w9, [x24, #1]
  402b5c:	cbz	w9, 402c00 <printf@plt+0x1700>
  402b60:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402b64:	add	x0, x0, #0xc27
  402b68:	mov	x1, x22
  402b6c:	mov	x2, x22
  402b70:	mov	x3, x22
  402b74:	bl	4102f8 <printf@plt+0xedf8>
  402b78:	b	402428 <printf@plt+0xf28>
  402b7c:	cbz	x24, 402b98 <printf@plt+0x1698>
  402b80:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402b84:	add	x0, x0, #0xb86
  402b88:	mov	x1, x22
  402b8c:	mov	x2, x22
  402b90:	mov	x3, x22
  402b94:	bl	4102f8 <printf@plt+0xedf8>
  402b98:	ldr	w8, [x19]
  402b9c:	orr	w8, w8, #0x40
  402ba0:	str	w8, [x19]
  402ba4:	b	402428 <printf@plt+0xf28>
  402ba8:	ldr	w8, [x19]
  402bac:	orr	w8, w8, #0x80000000
  402bb0:	str	w8, [x19]
  402bb4:	b	402428 <printf@plt+0xf28>
  402bb8:	cbz	x24, 402bd4 <printf@plt+0x16d4>
  402bbc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402bc0:	add	x0, x0, #0xbb9
  402bc4:	mov	x1, x22
  402bc8:	mov	x2, x22
  402bcc:	mov	x3, x22
  402bd0:	bl	4102f8 <printf@plt+0xedf8>
  402bd4:	ldr	w8, [x19]
  402bd8:	orr	w8, w8, #0x80
  402bdc:	str	w8, [x19]
  402be0:	b	402428 <printf@plt+0xf28>
  402be4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  402be8:	add	x0, x0, #0xbf0
  402bec:	mov	x1, x22
  402bf0:	mov	x2, x22
  402bf4:	mov	x3, x22
  402bf8:	bl	4102f8 <printf@plt+0xedf8>
  402bfc:	b	402428 <printf@plt+0xf28>
  402c00:	strb	w8, [x19, #11]
  402c04:	b	402428 <printf@plt+0xf28>
  402c08:	add	x0, sp, #0x10
  402c0c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  402c10:	mov	x0, x19
  402c14:	ldp	x20, x19, [sp, #112]
  402c18:	ldp	x22, x21, [sp, #96]
  402c1c:	ldp	x24, x23, [sp, #80]
  402c20:	ldp	x26, x25, [sp, #64]
  402c24:	ldp	x28, x27, [sp, #48]
  402c28:	ldp	x29, x30, [sp, #32]
  402c2c:	add	sp, sp, #0x80
  402c30:	ret
  402c34:	b	402c50 <printf@plt+0x1750>
  402c38:	b	402c50 <printf@plt+0x1750>
  402c3c:	b	402c50 <printf@plt+0x1750>
  402c40:	b	402c50 <printf@plt+0x1750>
  402c44:	b	402c50 <printf@plt+0x1750>
  402c48:	b	402c50 <printf@plt+0x1750>
  402c4c:	b	402c50 <printf@plt+0x1750>
  402c50:	mov	x19, x0
  402c54:	add	x0, sp, #0x10
  402c58:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  402c5c:	mov	x0, x19
  402c60:	bl	4014a0 <_Unwind_Resume@plt>
  402c64:	stp	x29, x30, [sp, #-32]!
  402c68:	stp	x20, x19, [sp, #16]
  402c6c:	mov	x29, sp
  402c70:	add	x20, x0, #0x8
  402c74:	mov	x19, x0
  402c78:	mov	x0, x20
  402c7c:	bl	411800 <_ZdlPvm@@Base+0xc>
  402c80:	add	x0, x19, #0x18
  402c84:	bl	411800 <_ZdlPvm@@Base+0xc>
  402c88:	str	wzr, [x19, #40]
  402c8c:	strh	wzr, [x19, #44]
  402c90:	str	xzr, [x19]
  402c94:	ldp	x20, x19, [sp, #16]
  402c98:	ldp	x29, x30, [sp], #32
  402c9c:	ret
  402ca0:	mov	x19, x0
  402ca4:	mov	x0, x20
  402ca8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  402cac:	mov	x0, x19
  402cb0:	bl	4014a0 <_Unwind_Resume@plt>
  402cb4:	stp	x29, x30, [sp, #-32]!
  402cb8:	stp	x20, x19, [sp, #16]
  402cbc:	mov	x29, sp
  402cc0:	add	x20, x0, #0x8
  402cc4:	mov	x19, x0
  402cc8:	mov	x0, x20
  402ccc:	bl	411800 <_ZdlPvm@@Base+0xc>
  402cd0:	add	x0, x19, #0x18
  402cd4:	bl	411800 <_ZdlPvm@@Base+0xc>
  402cd8:	str	wzr, [x19, #40]
  402cdc:	strh	wzr, [x19, #44]
  402ce0:	str	xzr, [x19]
  402ce4:	str	wzr, [x19, #48]
  402ce8:	ldp	x20, x19, [sp, #16]
  402cec:	ldp	x29, x30, [sp], #32
  402cf0:	ret
  402cf4:	mov	x19, x0
  402cf8:	mov	x0, x20
  402cfc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  402d00:	mov	x0, x19
  402d04:	bl	4014a0 <_Unwind_Resume@plt>
  402d08:	stp	x29, x30, [sp, #-48]!
  402d0c:	str	x21, [sp, #16]
  402d10:	stp	x20, x19, [sp, #32]
  402d14:	mov	x29, sp
  402d18:	add	x21, x0, #0x8
  402d1c:	mov	x20, x0
  402d20:	mov	x0, x21
  402d24:	mov	w19, w1
  402d28:	bl	411800 <_ZdlPvm@@Base+0xc>
  402d2c:	add	x0, x20, #0x18
  402d30:	bl	411800 <_ZdlPvm@@Base+0xc>
  402d34:	str	wzr, [x20, #40]
  402d38:	strh	wzr, [x20, #44]
  402d3c:	str	xzr, [x20]
  402d40:	str	w19, [x20, #48]
  402d44:	ldp	x20, x19, [sp, #32]
  402d48:	ldr	x21, [sp, #16]
  402d4c:	ldp	x29, x30, [sp], #48
  402d50:	ret
  402d54:	mov	x19, x0
  402d58:	mov	x0, x21
  402d5c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  402d60:	mov	x0, x19
  402d64:	bl	4014a0 <_Unwind_Resume@plt>
  402d68:	stp	x29, x30, [sp, #-48]!
  402d6c:	str	x21, [sp, #16]
  402d70:	stp	x20, x19, [sp, #32]
  402d74:	mov	x29, sp
  402d78:	ldr	w8, [x0, #48]
  402d7c:	mov	x19, x0
  402d80:	cmp	w8, #0x8
  402d84:	b.hi	402db0 <printf@plt+0x18b0>  // b.pmore
  402d88:	adrp	x9, 412000 <_ZdlPvm@@Base+0x80c>
  402d8c:	add	x9, x9, #0x630
  402d90:	adr	x10, 402da0 <printf@plt+0x18a0>
  402d94:	ldrb	w11, [x9, x8]
  402d98:	add	x10, x10, x11, lsl #2
  402d9c:	br	x10
  402da0:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  402da4:	ldr	x1, [x8, #440]
  402da8:	mov	w0, #0x6c                  	// #108
  402dac:	b	402e40 <printf@plt+0x1940>
  402db0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  402db4:	add	x1, x1, #0x870
  402db8:	mov	w0, #0x241                 	// #577
  402dbc:	bl	40faf8 <printf@plt+0xe5f8>
  402dc0:	b	402e44 <printf@plt+0x1944>
  402dc4:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  402dc8:	ldr	x1, [x8, #440]
  402dcc:	mov	w0, #0x63                  	// #99
  402dd0:	b	402e40 <printf@plt+0x1940>
  402dd4:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  402dd8:	ldr	x1, [x8, #440]
  402ddc:	mov	w0, #0x72                  	// #114
  402de0:	b	402e40 <printf@plt+0x1940>
  402de4:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  402de8:	ldr	x1, [x8, #440]
  402dec:	mov	w0, #0x6e                  	// #110
  402df0:	b	402e40 <printf@plt+0x1940>
  402df4:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  402df8:	ldr	x1, [x8, #440]
  402dfc:	mov	w0, #0x61                  	// #97
  402e00:	b	402e40 <printf@plt+0x1940>
  402e04:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  402e08:	ldr	x1, [x8, #440]
  402e0c:	mov	w0, #0x73                  	// #115
  402e10:	b	402e40 <printf@plt+0x1940>
  402e14:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  402e18:	ldr	x1, [x8, #440]
  402e1c:	mov	w0, #0x5e                  	// #94
  402e20:	b	402e40 <printf@plt+0x1940>
  402e24:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  402e28:	ldr	x1, [x8, #440]
  402e2c:	mov	w0, #0x5f                  	// #95
  402e30:	b	402e40 <printf@plt+0x1940>
  402e34:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  402e38:	ldr	x1, [x8, #440]
  402e3c:	mov	w0, #0x3d                  	// #61
  402e40:	bl	4012b0 <putc@plt>
  402e44:	ldrh	w8, [x19, #2]
  402e48:	cbnz	w8, 402f34 <printf@plt+0x1a34>
  402e4c:	ldrh	w8, [x19, #6]
  402e50:	cbnz	w8, 402f84 <printf@plt+0x1a84>
  402e54:	ldr	w8, [x19, #16]
  402e58:	cbz	w8, 402e88 <printf@plt+0x1988>
  402e5c:	adrp	x21, 429000 <_Znam@GLIBCXX_3.4>
  402e60:	ldr	x1, [x21, #440]
  402e64:	mov	w0, #0x66                  	// #102
  402e68:	add	x20, x19, #0x8
  402e6c:	bl	4012b0 <putc@plt>
  402e70:	ldr	x1, [x21, #440]
  402e74:	mov	x0, x20
  402e78:	bl	412410 <_ZdlPvm@@Base+0xc1c>
  402e7c:	ldr	x1, [x21, #440]
  402e80:	mov	w0, #0x20                  	// #32
  402e84:	bl	4012b0 <putc@plt>
  402e88:	ldr	w8, [x19, #32]
  402e8c:	cbz	w8, 402ebc <printf@plt+0x19bc>
  402e90:	adrp	x21, 429000 <_Znam@GLIBCXX_3.4>
  402e94:	ldr	x1, [x21, #440]
  402e98:	mov	w0, #0x6d                  	// #109
  402e9c:	add	x20, x19, #0x18
  402ea0:	bl	4012b0 <putc@plt>
  402ea4:	ldr	x1, [x21, #440]
  402ea8:	mov	x0, x20
  402eac:	bl	412410 <_ZdlPvm@@Base+0xc1c>
  402eb0:	ldr	x1, [x21, #440]
  402eb4:	mov	w0, #0x20                  	// #32
  402eb8:	bl	4012b0 <putc@plt>
  402ebc:	ldr	w8, [x19, #40]
  402ec0:	cmp	w8, #0x1
  402ec4:	b.eq	402ed8 <printf@plt+0x19d8>  // b.none
  402ec8:	cmp	w8, #0x2
  402ecc:	b.ne	402ee8 <printf@plt+0x19e8>  // b.any
  402ed0:	mov	w0, #0x64                  	// #100
  402ed4:	b	402edc <printf@plt+0x19dc>
  402ed8:	mov	w0, #0x74                  	// #116
  402edc:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  402ee0:	ldr	x1, [x8, #440]
  402ee4:	bl	4012b0 <putc@plt>
  402ee8:	ldrb	w8, [x19, #44]
  402eec:	cbz	w8, 402f00 <printf@plt+0x1a00>
  402ef0:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  402ef4:	ldr	x1, [x8, #440]
  402ef8:	mov	w0, #0x7a                  	// #122
  402efc:	bl	4012b0 <putc@plt>
  402f00:	ldrb	w8, [x19, #45]
  402f04:	cbz	w8, 402f24 <printf@plt+0x1a24>
  402f08:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  402f0c:	ldr	x1, [x8, #440]
  402f10:	ldp	x20, x19, [sp, #32]
  402f14:	ldr	x21, [sp, #16]
  402f18:	mov	w0, #0x75                  	// #117
  402f1c:	ldp	x29, x30, [sp], #48
  402f20:	b	4012b0 <putc@plt>
  402f24:	ldp	x20, x19, [sp, #32]
  402f28:	ldr	x21, [sp, #16]
  402f2c:	ldp	x29, x30, [sp], #48
  402f30:	ret
  402f34:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  402f38:	ldr	x1, [x20, #440]
  402f3c:	mov	w0, #0x70                  	// #112
  402f40:	bl	4012b0 <putc@plt>
  402f44:	ldrsh	w8, [x19]
  402f48:	cmp	w8, #0x0
  402f4c:	b.le	402f58 <printf@plt+0x1a58>
  402f50:	mov	w0, #0x2b                  	// #43
  402f54:	b	402f60 <printf@plt+0x1a60>
  402f58:	tbz	w8, #31, 402f68 <printf@plt+0x1a68>
  402f5c:	mov	w0, #0x2d                  	// #45
  402f60:	ldr	x1, [x20, #440]
  402f64:	bl	4012b0 <putc@plt>
  402f68:	ldr	x0, [x20, #440]
  402f6c:	ldrsh	w2, [x19, #2]
  402f70:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  402f74:	add	x1, x1, #0xc91
  402f78:	bl	4012a0 <fprintf@plt>
  402f7c:	ldrh	w8, [x19, #6]
  402f80:	cbz	w8, 402e54 <printf@plt+0x1954>
  402f84:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  402f88:	ldr	x1, [x20, #440]
  402f8c:	mov	w0, #0x76                  	// #118
  402f90:	bl	4012b0 <putc@plt>
  402f94:	ldrsh	w8, [x19, #4]
  402f98:	cmp	w8, #0x0
  402f9c:	b.le	402fa8 <printf@plt+0x1aa8>
  402fa0:	mov	w0, #0x2b                  	// #43
  402fa4:	b	402fb0 <printf@plt+0x1ab0>
  402fa8:	tbz	w8, #31, 402fb8 <printf@plt+0x1ab8>
  402fac:	mov	w0, #0x2d                  	// #45
  402fb0:	ldr	x1, [x20, #440]
  402fb4:	bl	4012b0 <putc@plt>
  402fb8:	ldr	x0, [x20, #440]
  402fbc:	ldrsh	w2, [x19, #6]
  402fc0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  402fc4:	add	x1, x1, #0xc91
  402fc8:	bl	4012a0 <fprintf@plt>
  402fcc:	ldr	w8, [x19, #16]
  402fd0:	cbnz	w8, 402e5c <printf@plt+0x195c>
  402fd4:	b	402e88 <printf@plt+0x1988>
  402fd8:	stp	x29, x30, [sp, #-80]!
  402fdc:	stp	x26, x25, [sp, #16]
  402fe0:	stp	x24, x23, [sp, #32]
  402fe4:	stp	x22, x21, [sp, #48]
  402fe8:	stp	x20, x19, [sp, #64]
  402fec:	mov	x29, sp
  402ff0:	mov	w21, w2
  402ff4:	mov	x19, x0
  402ff8:	subs	w20, w2, #0x1
  402ffc:	stp	w1, w2, [x0]
  403000:	b.le	403020 <printf@plt+0x1b20>
  403004:	sbfiz	x0, x20, #2, #32
  403008:	bl	401230 <_Znam@plt>
  40300c:	lsl	x2, x20, #2
  403010:	mov	w1, #0xff                  	// #255
  403014:	str	x0, [x19, #8]
  403018:	bl	4012f0 <memset@plt>
  40301c:	b	403024 <printf@plt+0x1b24>
  403020:	str	xzr, [x19, #8]
  403024:	sxtw	x23, w21
  403028:	mov	w8, #0x8                   	// #8
  40302c:	cmp	xzr, x23, lsr #60
  403030:	bfi	x8, x23, #4, #60
  403034:	csinv	x0, x8, xzr, eq  // eq = none
  403038:	bl	401230 <_Znam@plt>
  40303c:	mov	x22, x0
  403040:	str	x23, [x22], #8
  403044:	cbz	w21, 403074 <printf@plt+0x1b74>
  403048:	mov	x20, x0
  40304c:	mov	x21, xzr
  403050:	lsl	x23, x23, #4
  403054:	add	x8, x20, x21
  403058:	add	x0, x8, #0x8
  40305c:	bl	411800 <_ZdlPvm@@Base+0xc>
  403060:	add	x21, x21, #0x10
  403064:	cmp	x23, x21
  403068:	b.ne	403054 <printf@plt+0x1b54>  // b.any
  40306c:	ldr	w24, [x19, #4]
  403070:	b	403078 <printf@plt+0x1b78>
  403074:	mov	w24, wzr
  403078:	sxtw	x21, w24
  40307c:	mov	x0, x21
  403080:	str	x22, [x19, #16]
  403084:	bl	401230 <_Znam@plt>
  403088:	mov	x20, x0
  40308c:	str	x0, [x19, #24]
  403090:	mov	x0, x21
  403094:	bl	401230 <_Znam@plt>
  403098:	cmp	w24, #0x1
  40309c:	str	x0, [x19, #32]
  4030a0:	b.lt	4030e0 <printf@plt+0x1be0>  // b.tstop
  4030a4:	strb	wzr, [x20]
  4030a8:	ldr	x8, [x19, #32]
  4030ac:	strb	wzr, [x8]
  4030b0:	ldr	w24, [x19, #4]
  4030b4:	cmp	w24, #0x1
  4030b8:	b.le	4030e0 <printf@plt+0x1be0>
  4030bc:	mov	w8, #0x1                   	// #1
  4030c0:	ldr	x9, [x19, #24]
  4030c4:	strb	wzr, [x9, x8]
  4030c8:	ldr	x9, [x19, #32]
  4030cc:	strb	wzr, [x9, x8]
  4030d0:	ldrsw	x24, [x19, #4]
  4030d4:	add	x8, x8, #0x1
  4030d8:	cmp	x8, x24
  4030dc:	b.lt	4030c0 <printf@plt+0x1bc0>  // b.tstop
  4030e0:	ldrsw	x21, [x19]
  4030e4:	lsl	x8, x21, #3
  4030e8:	cmp	xzr, x21, lsr #61
  4030ec:	csinv	x20, x8, xzr, eq  // eq = none
  4030f0:	mov	x0, x20
  4030f4:	bl	401230 <_Znam@plt>
  4030f8:	cmp	w21, #0x1
  4030fc:	str	x0, [x19, #40]
  403100:	b.lt	4031b4 <printf@plt+0x1cb4>  // b.tstop
  403104:	mov	x22, xzr
  403108:	mov	w23, #0x38                  	// #56
  40310c:	sxtw	x26, w24
  403110:	umulh	x9, x26, x23
  403114:	smull	x8, w24, w23
  403118:	cmp	xzr, x9
  40311c:	cset	w9, ne  // ne = any
  403120:	adds	x8, x8, #0x8
  403124:	cset	w10, cs  // cs = hs, nlast
  403128:	orr	w9, w9, w10
  40312c:	cmp	w9, #0x0
  403130:	csinv	x0, x8, xzr, eq  // eq = none
  403134:	bl	401230 <_Znam@plt>
  403138:	mov	x25, x0
  40313c:	str	x26, [x25], #8
  403140:	cbz	w24, 403188 <printf@plt+0x1c88>
  403144:	mov	x20, x0
  403148:	mov	x21, xzr
  40314c:	mul	x24, x26, x23
  403150:	add	x26, x20, x21
  403154:	add	x0, x26, #0x10
  403158:	bl	411800 <_ZdlPvm@@Base+0xc>
  40315c:	add	x0, x26, #0x20
  403160:	bl	411800 <_ZdlPvm@@Base+0xc>
  403164:	add	x8, x20, x21
  403168:	add	x21, x21, #0x38
  40316c:	cmp	x24, x21
  403170:	str	wzr, [x8, #48]
  403174:	strh	wzr, [x8, #52]
  403178:	str	xzr, [x8, #8]
  40317c:	str	wzr, [x8, #56]
  403180:	b.ne	403150 <printf@plt+0x1c50>  // b.any
  403184:	ldr	w21, [x19]
  403188:	ldr	x8, [x19, #40]
  40318c:	str	x25, [x8, x22, lsl #3]
  403190:	add	x22, x22, #0x1
  403194:	sxtw	x8, w21
  403198:	cmp	x22, x8
  40319c:	b.ge	4031a8 <printf@plt+0x1ca8>  // b.tcont
  4031a0:	ldr	w24, [x19, #4]
  4031a4:	b	40310c <printf@plt+0x1c0c>
  4031a8:	lsl	x9, x8, #3
  4031ac:	cmp	xzr, x8, lsr #61
  4031b0:	csinv	x20, x9, xzr, eq  // eq = none
  4031b4:	mov	x0, x20
  4031b8:	bl	401230 <_Znam@plt>
  4031bc:	cmp	w21, #0x1
  4031c0:	str	x0, [x19, #48]
  4031c4:	b.lt	403220 <printf@plt+0x1d20>  // b.tstop
  4031c8:	ldr	w22, [x19, #4]
  4031cc:	mov	x20, xzr
  4031d0:	b	4031e0 <printf@plt+0x1ce0>
  4031d4:	add	x20, x20, #0x1
  4031d8:	cmp	x20, w21, sxtw
  4031dc:	b.ge	403220 <printf@plt+0x1d20>  // b.tcont
  4031e0:	add	w8, w22, #0x1
  4031e4:	sxtw	x0, w8
  4031e8:	bl	401230 <_Znam@plt>
  4031ec:	ldr	x8, [x19, #48]
  4031f0:	str	x0, [x8, x20, lsl #3]
  4031f4:	tbnz	w22, #31, 4031d4 <printf@plt+0x1cd4>
  4031f8:	mov	x8, xzr
  4031fc:	ldr	x9, [x19, #48]
  403200:	ldr	x9, [x9, x20, lsl #3]
  403204:	strb	wzr, [x9, x8]
  403208:	ldrsw	x22, [x19, #4]
  40320c:	cmp	x8, x22
  403210:	add	x8, x8, #0x1
  403214:	b.lt	4031fc <printf@plt+0x1cfc>  // b.tstop
  403218:	ldr	w21, [x19]
  40321c:	b	4031d4 <printf@plt+0x1cd4>
  403220:	ldp	x20, x19, [sp, #64]
  403224:	ldp	x22, x21, [sp, #48]
  403228:	ldp	x24, x23, [sp, #32]
  40322c:	ldp	x26, x25, [sp, #16]
  403230:	ldp	x29, x30, [sp], #80
  403234:	ret
  403238:	mov	x19, x0
  40323c:	cbz	x21, 403294 <printf@plt+0x1d94>
  403240:	sub	x21, x21, #0x8
  403244:	add	x0, x20, x21
  403248:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40324c:	sub	x21, x21, #0x10
  403250:	cmn	x21, #0x8
  403254:	b.ne	403244 <printf@plt+0x1d44>  // b.any
  403258:	b	403294 <printf@plt+0x1d94>
  40325c:	add	x8, x20, x21
  403260:	mov	x19, x0
  403264:	add	x0, x8, #0x10
  403268:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40326c:	b	403274 <printf@plt+0x1d74>
  403270:	mov	x19, x0
  403274:	cbz	x21, 403294 <printf@plt+0x1d94>
  403278:	add	x22, x20, x21
  40327c:	sub	x0, x22, #0x18
  403280:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  403284:	sub	x0, x22, #0x28
  403288:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40328c:	subs	x21, x21, #0x38
  403290:	b.ne	403278 <printf@plt+0x1d78>  // b.any
  403294:	mov	x0, x20
  403298:	bl	4013e0 <_ZdaPv@plt>
  40329c:	mov	x0, x19
  4032a0:	bl	4014a0 <_Unwind_Resume@plt>
  4032a4:	stp	x29, x30, [sp, #-32]!
  4032a8:	str	x19, [sp, #16]
  4032ac:	mov	x19, x0
  4032b0:	add	x0, x0, #0x18
  4032b4:	mov	x29, sp
  4032b8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4032bc:	add	x0, x19, #0x8
  4032c0:	ldr	x19, [sp, #16]
  4032c4:	ldp	x29, x30, [sp], #32
  4032c8:	b	4119a0 <_ZdlPvm@@Base+0x1ac>
  4032cc:	stp	x29, x30, [sp, #-96]!
  4032d0:	str	x27, [sp, #16]
  4032d4:	stp	x26, x25, [sp, #32]
  4032d8:	stp	x24, x23, [sp, #48]
  4032dc:	stp	x22, x21, [sp, #64]
  4032e0:	stp	x20, x19, [sp, #80]
  4032e4:	mov	x29, sp
  4032e8:	ldr	w22, [x0]
  4032ec:	ldr	x21, [x0, #48]
  4032f0:	mov	x19, x0
  4032f4:	mov	w20, w1
  4032f8:	add	w8, w22, w1
  4032fc:	sxtw	x9, w8
  403300:	sbfiz	x8, x8, #3, #32
  403304:	cmp	xzr, x9, lsr #61
  403308:	csinv	x0, x8, xzr, eq  // eq = none
  40330c:	bl	401230 <_Znam@plt>
  403310:	cmp	w22, #0x1
  403314:	str	x0, [x19, #48]
  403318:	b.lt	403350 <printf@plt+0x1e50>  // b.tstop
  40331c:	ldr	x8, [x21]
  403320:	cmp	w22, #0x1
  403324:	str	x8, [x0]
  403328:	b.eq	403354 <printf@plt+0x1e54>  // b.none
  40332c:	mov	w8, #0x1                   	// #1
  403330:	lsl	x10, x8, #3
  403334:	ldr	x9, [x19, #48]
  403338:	ldr	x11, [x21, x10]
  40333c:	add	x8, x8, #0x1
  403340:	cmp	x22, x8
  403344:	str	x11, [x9, x10]
  403348:	b.ne	403330 <printf@plt+0x1e30>  // b.any
  40334c:	b	403354 <printf@plt+0x1e54>
  403350:	cbz	x21, 40335c <printf@plt+0x1e5c>
  403354:	mov	x0, x21
  403358:	bl	4013e0 <_ZdaPv@plt>
  40335c:	cmp	w20, #0x1
  403360:	b.lt	4033e0 <printf@plt+0x1ee0>  // b.tstop
  403364:	ldr	w22, [x19, #4]
  403368:	mov	w21, wzr
  40336c:	b	40337c <printf@plt+0x1e7c>
  403370:	add	w21, w21, #0x1
  403374:	cmp	w21, w20
  403378:	b.eq	4033e0 <printf@plt+0x1ee0>  // b.none
  40337c:	add	w8, w22, #0x1
  403380:	sxtw	x0, w8
  403384:	bl	401230 <_Znam@plt>
  403388:	ldr	w8, [x19]
  40338c:	ldr	x9, [x19, #48]
  403390:	add	w8, w8, w21
  403394:	str	x0, [x9, w8, sxtw #3]
  403398:	tbnz	w22, #31, 403370 <printf@plt+0x1e70>
  40339c:	ldr	x9, [x19, #48]
  4033a0:	ldr	x8, [x9, w8, sxtw #3]
  4033a4:	strb	wzr, [x8]
  4033a8:	ldr	w22, [x19, #4]
  4033ac:	cmp	w22, #0x1
  4033b0:	b.lt	403370 <printf@plt+0x1e70>  // b.tstop
  4033b4:	mov	w8, #0x1                   	// #1
  4033b8:	ldr	w9, [x19]
  4033bc:	ldr	x10, [x19, #48]
  4033c0:	add	w9, w9, w21
  4033c4:	ldr	x9, [x10, w9, sxtw #3]
  4033c8:	strb	wzr, [x9, x8]
  4033cc:	ldrsw	x22, [x19, #4]
  4033d0:	cmp	x8, x22
  4033d4:	add	x8, x8, #0x1
  4033d8:	b.lt	4033b8 <printf@plt+0x1eb8>  // b.tstop
  4033dc:	b	403370 <printf@plt+0x1e70>
  4033e0:	ldr	w22, [x19]
  4033e4:	ldr	x21, [x19, #40]
  4033e8:	add	w8, w22, w20
  4033ec:	sxtw	x9, w8
  4033f0:	sbfiz	x8, x8, #3, #32
  4033f4:	cmp	xzr, x9, lsr #61
  4033f8:	csinv	x0, x8, xzr, eq  // eq = none
  4033fc:	bl	401230 <_Znam@plt>
  403400:	cmp	w22, #0x1
  403404:	str	x0, [x19, #40]
  403408:	b.lt	403440 <printf@plt+0x1f40>  // b.tstop
  40340c:	ldr	x8, [x21]
  403410:	cmp	w22, #0x1
  403414:	str	x8, [x0]
  403418:	b.eq	403444 <printf@plt+0x1f44>  // b.none
  40341c:	mov	w8, #0x1                   	// #1
  403420:	lsl	x10, x8, #3
  403424:	ldr	x9, [x19, #40]
  403428:	ldr	x11, [x21, x10]
  40342c:	add	x8, x8, #0x1
  403430:	cmp	x22, x8
  403434:	str	x11, [x9, x10]
  403438:	b.ne	403420 <printf@plt+0x1f20>  // b.any
  40343c:	b	403444 <printf@plt+0x1f44>
  403440:	cbz	x21, 40344c <printf@plt+0x1f4c>
  403444:	mov	x0, x21
  403448:	bl	4013e0 <_ZdaPv@plt>
  40344c:	cmp	w20, #0x0
  403450:	b.le	4034f8 <printf@plt+0x1ff8>
  403454:	mov	w23, wzr
  403458:	mov	w24, #0x38                  	// #56
  40345c:	b	40347c <printf@plt+0x1f7c>
  403460:	ldr	w8, [x19]
  403464:	ldr	x9, [x19, #40]
  403468:	add	w10, w8, w23
  40346c:	add	w23, w23, #0x1
  403470:	cmp	w23, w20
  403474:	str	x25, [x9, w10, sxtw #3]
  403478:	b.eq	4034fc <printf@plt+0x1ffc>  // b.none
  40347c:	ldrsw	x26, [x19, #4]
  403480:	umulh	x8, x26, x24
  403484:	mul	x9, x26, x24
  403488:	cmp	xzr, x8
  40348c:	cset	w8, ne  // ne = any
  403490:	adds	x9, x9, #0x8
  403494:	cset	w10, cs  // cs = hs, nlast
  403498:	orr	w8, w8, w10
  40349c:	cmp	w8, #0x0
  4034a0:	csinv	x0, x9, xzr, eq  // eq = none
  4034a4:	bl	401230 <_Znam@plt>
  4034a8:	mov	x25, x0
  4034ac:	str	x26, [x25], #8
  4034b0:	cbz	w26, 403460 <printf@plt+0x1f60>
  4034b4:	mov	x21, x0
  4034b8:	mov	x22, xzr
  4034bc:	mul	x26, x26, x24
  4034c0:	add	x27, x21, x22
  4034c4:	add	x0, x27, #0x10
  4034c8:	bl	411800 <_ZdlPvm@@Base+0xc>
  4034cc:	add	x0, x27, #0x20
  4034d0:	bl	411800 <_ZdlPvm@@Base+0xc>
  4034d4:	add	x8, x21, x22
  4034d8:	add	x22, x22, #0x38
  4034dc:	cmp	x26, x22
  4034e0:	str	wzr, [x8, #48]
  4034e4:	strh	wzr, [x8, #52]
  4034e8:	str	xzr, [x8, #8]
  4034ec:	str	wzr, [x8, #56]
  4034f0:	b.ne	4034c0 <printf@plt+0x1fc0>  // b.any
  4034f4:	b	403460 <printf@plt+0x1f60>
  4034f8:	ldr	w8, [x19]
  4034fc:	add	w8, w8, w20
  403500:	str	w8, [x19]
  403504:	ldp	x20, x19, [sp, #80]
  403508:	ldp	x22, x21, [sp, #64]
  40350c:	ldp	x24, x23, [sp, #48]
  403510:	ldp	x26, x25, [sp, #32]
  403514:	ldr	x27, [sp, #16]
  403518:	ldp	x29, x30, [sp], #96
  40351c:	ret
  403520:	mov	x19, x0
  403524:	b	403538 <printf@plt+0x2038>
  403528:	add	x8, x21, x22
  40352c:	mov	x19, x0
  403530:	add	x0, x8, #0x10
  403534:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  403538:	cbz	x22, 403558 <printf@plt+0x2058>
  40353c:	add	x20, x21, x22
  403540:	sub	x0, x20, #0x18
  403544:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  403548:	sub	x0, x20, #0x28
  40354c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  403550:	subs	x22, x22, #0x38
  403554:	b.ne	40353c <printf@plt+0x203c>  // b.any
  403558:	mov	x0, x21
  40355c:	bl	4013e0 <_ZdaPv@plt>
  403560:	mov	x0, x19
  403564:	bl	4014a0 <_Unwind_Resume@plt>
  403568:	stp	x29, x30, [sp, #-80]!
  40356c:	stp	x24, x23, [sp, #32]
  403570:	stp	x22, x21, [sp, #48]
  403574:	stp	x20, x19, [sp, #64]
  403578:	mov	x19, x0
  40357c:	ldr	x0, [x0, #8]
  403580:	str	x25, [sp, #16]
  403584:	mov	x29, sp
  403588:	cbz	x0, 403590 <printf@plt+0x2090>
  40358c:	bl	4013e0 <_ZdaPv@plt>
  403590:	ldr	x8, [x19, #16]
  403594:	cbz	x8, 4035c4 <printf@plt+0x20c4>
  403598:	mov	x20, x8
  40359c:	ldr	x9, [x20, #-8]!
  4035a0:	cbz	x9, 4035bc <printf@plt+0x20bc>
  4035a4:	lsl	x21, x9, #4
  4035a8:	sub	x22, x8, #0x10
  4035ac:	add	x0, x22, x21
  4035b0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4035b4:	subs	x21, x21, #0x10
  4035b8:	b.ne	4035ac <printf@plt+0x20ac>  // b.any
  4035bc:	mov	x0, x20
  4035c0:	bl	4013e0 <_ZdaPv@plt>
  4035c4:	ldr	x0, [x19, #24]
  4035c8:	cbz	x0, 4035d0 <printf@plt+0x20d0>
  4035cc:	bl	4013e0 <_ZdaPv@plt>
  4035d0:	ldr	x0, [x19, #32]
  4035d4:	cbz	x0, 4035dc <printf@plt+0x20dc>
  4035d8:	bl	4013e0 <_ZdaPv@plt>
  4035dc:	ldr	w8, [x19]
  4035e0:	ldr	x0, [x19, #48]
  4035e4:	cmp	w8, #0x1
  4035e8:	b.lt	40365c <printf@plt+0x215c>  // b.tstop
  4035ec:	mov	x21, xzr
  4035f0:	mov	w22, #0x38                  	// #56
  4035f4:	b	403614 <printf@plt+0x2114>
  4035f8:	mov	x0, x20
  4035fc:	bl	4013e0 <_ZdaPv@plt>
  403600:	ldrsw	x8, [x19]
  403604:	ldr	x0, [x19, #48]
  403608:	add	x21, x21, #0x1
  40360c:	cmp	x21, x8
  403610:	b.ge	40365c <printf@plt+0x215c>  // b.tcont
  403614:	ldr	x0, [x0, x21, lsl #3]
  403618:	cbz	x0, 403620 <printf@plt+0x2120>
  40361c:	bl	4013e0 <_ZdaPv@plt>
  403620:	ldr	x8, [x19, #40]
  403624:	ldr	x23, [x8, x21, lsl #3]
  403628:	cbz	x23, 403600 <printf@plt+0x2100>
  40362c:	mov	x20, x23
  403630:	ldr	x8, [x20, #-8]!
  403634:	cbz	x8, 4035f8 <printf@plt+0x20f8>
  403638:	mul	x24, x8, x22
  40363c:	add	x25, x23, x24
  403640:	sub	x0, x25, #0x20
  403644:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  403648:	sub	x0, x25, #0x30
  40364c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  403650:	subs	x24, x24, #0x38
  403654:	b.ne	40363c <printf@plt+0x213c>  // b.any
  403658:	b	4035f8 <printf@plt+0x20f8>
  40365c:	cbz	x0, 403664 <printf@plt+0x2164>
  403660:	bl	4013e0 <_ZdaPv@plt>
  403664:	ldr	x0, [x19, #40]
  403668:	cbz	x0, 403684 <printf@plt+0x2184>
  40366c:	ldp	x20, x19, [sp, #64]
  403670:	ldp	x22, x21, [sp, #48]
  403674:	ldp	x24, x23, [sp, #32]
  403678:	ldr	x25, [sp, #16]
  40367c:	ldp	x29, x30, [sp], #80
  403680:	b	4013e0 <_ZdaPv@plt>
  403684:	ldp	x20, x19, [sp, #64]
  403688:	ldp	x22, x21, [sp, #48]
  40368c:	ldp	x24, x23, [sp, #32]
  403690:	ldr	x25, [sp, #16]
  403694:	ldp	x29, x30, [sp], #80
  403698:	ret
  40369c:	stp	x29, x30, [sp, #-64]!
  4036a0:	str	x23, [sp, #16]
  4036a4:	stp	x22, x21, [sp, #32]
  4036a8:	stp	x20, x19, [sp, #48]
  4036ac:	mov	x29, sp
  4036b0:	add	x19, x0, #0x8
  4036b4:	mov	x20, x0
  4036b8:	mov	x0, x19
  4036bc:	mov	x22, x2
  4036c0:	mov	w23, w1
  4036c4:	bl	411800 <_ZdlPvm@@Base+0xc>
  4036c8:	add	x21, x20, #0x18
  4036cc:	mov	x0, x21
  4036d0:	bl	411800 <_ZdlPvm@@Base+0xc>
  4036d4:	add	x0, x20, #0x40
  4036d8:	str	wzr, [x20, #40]
  4036dc:	strh	wzr, [x20, #44]
  4036e0:	str	xzr, [x20]
  4036e4:	str	w23, [x20, #48]
  4036e8:	str	x22, [x20, #56]
  4036ec:	bl	411800 <_ZdlPvm@@Base+0xc>
  4036f0:	mov	w8, #0xffffffff            	// #-1
  4036f4:	stur	xzr, [x20, #92]
  4036f8:	stur	xzr, [x20, #84]
  4036fc:	str	w8, [x20, #80]
  403700:	str	wzr, [x20, #100]
  403704:	ldp	x20, x19, [sp, #48]
  403708:	ldp	x22, x21, [sp, #32]
  40370c:	ldr	x23, [sp, #16]
  403710:	ldp	x29, x30, [sp], #64
  403714:	ret
  403718:	mov	x20, x0
  40371c:	mov	x0, x21
  403720:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  403724:	b	40372c <printf@plt+0x222c>
  403728:	mov	x20, x0
  40372c:	mov	x0, x19
  403730:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  403734:	mov	x0, x20
  403738:	bl	4014a0 <_Unwind_Resume@plt>
  40373c:	stp	x29, x30, [sp, #-32]!
  403740:	str	x19, [sp, #16]
  403744:	mov	x19, x0
  403748:	add	x0, x0, #0x40
  40374c:	mov	x29, sp
  403750:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  403754:	add	x0, x19, #0x18
  403758:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40375c:	add	x0, x19, #0x8
  403760:	ldr	x19, [sp, #16]
  403764:	ldp	x29, x30, [sp], #32
  403768:	b	4119a0 <_ZdlPvm@@Base+0x1ac>
  40376c:	stp	x29, x30, [sp, #-32]!
  403770:	stp	x20, x19, [sp, #16]
  403774:	mov	x29, sp
  403778:	cbz	x0, 4037ac <printf@plt+0x22ac>
  40377c:	mov	x19, x0
  403780:	ldr	x20, [x19, #56]
  403784:	add	x0, x19, #0x40
  403788:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40378c:	add	x0, x19, #0x18
  403790:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  403794:	add	x0, x19, #0x8
  403798:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40379c:	mov	x0, x19
  4037a0:	bl	4117e8 <_ZdlPv@@Base>
  4037a4:	mov	x19, x20
  4037a8:	cbnz	x20, 403780 <printf@plt+0x2280>
  4037ac:	ldp	x20, x19, [sp, #16]
  4037b0:	ldp	x29, x30, [sp], #32
  4037b4:	ret
  4037b8:	stp	x29, x30, [sp, #-48]!
  4037bc:	str	x21, [sp, #16]
  4037c0:	stp	x20, x19, [sp, #32]
  4037c4:	mov	x29, sp
  4037c8:	ldr	w8, [x0, #88]
  4037cc:	mov	x19, x0
  4037d0:	adrp	x21, 429000 <_Znam@GLIBCXX_3.4>
  4037d4:	cmp	w8, #0x1
  4037d8:	b.lt	4037fc <printf@plt+0x22fc>  // b.tstop
  4037dc:	mov	w20, wzr
  4037e0:	ldr	x1, [x21, #440]
  4037e4:	mov	w0, #0x7c                  	// #124
  4037e8:	bl	4012b0 <putc@plt>
  4037ec:	ldr	w8, [x19, #88]
  4037f0:	add	w20, w20, #0x1
  4037f4:	cmp	w20, w8
  4037f8:	b.lt	4037e0 <printf@plt+0x22e0>  // b.tstop
  4037fc:	mov	x0, x19
  403800:	bl	402d68 <printf@plt+0x1868>
  403804:	ldr	w8, [x19, #72]
  403808:	cbz	w8, 403840 <printf@plt+0x2340>
  40380c:	ldr	x1, [x21, #440]
  403810:	mov	w0, #0x77                  	// #119
  403814:	add	x20, x19, #0x40
  403818:	bl	4012b0 <putc@plt>
  40381c:	ldr	x1, [x21, #440]
  403820:	mov	w0, #0x28                  	// #40
  403824:	bl	4012b0 <putc@plt>
  403828:	ldr	x1, [x21, #440]
  40382c:	mov	x0, x20
  403830:	bl	412410 <_ZdlPvm@@Base+0xc1c>
  403834:	ldr	x1, [x21, #440]
  403838:	mov	w0, #0x29                  	// #41
  40383c:	bl	4012b0 <putc@plt>
  403840:	ldr	w8, [x19, #96]
  403844:	cbz	w8, 403854 <printf@plt+0x2354>
  403848:	ldr	x1, [x21, #440]
  40384c:	mov	w0, #0x65                  	// #101
  403850:	bl	4012b0 <putc@plt>
  403854:	ldr	w8, [x19, #100]
  403858:	cbz	w8, 403868 <printf@plt+0x2368>
  40385c:	ldr	x1, [x21, #440]
  403860:	mov	w0, #0x78                  	// #120
  403864:	bl	4012b0 <putc@plt>
  403868:	ldr	w2, [x19, #80]
  40386c:	tbz	w2, #31, 4038cc <printf@plt+0x23cc>
  403870:	ldr	w8, [x19, #84]
  403874:	cmp	w8, #0x1
  403878:	b.lt	40389c <printf@plt+0x239c>  // b.tstop
  40387c:	mov	w20, wzr
  403880:	ldr	x1, [x21, #440]
  403884:	mov	w0, #0x7c                  	// #124
  403888:	bl	4012b0 <putc@plt>
  40388c:	ldr	w8, [x19, #84]
  403890:	add	w20, w20, #0x1
  403894:	cmp	w20, w8
  403898:	b.lt	403880 <printf@plt+0x2380>  // b.tstop
  40389c:	ldr	w8, [x19, #92]
  4038a0:	cbz	w8, 4038bc <printf@plt+0x23bc>
  4038a4:	ldr	x1, [x21, #440]
  4038a8:	ldp	x20, x19, [sp, #32]
  4038ac:	ldr	x21, [sp, #16]
  4038b0:	mov	w0, #0x2c                  	// #44
  4038b4:	ldp	x29, x30, [sp], #48
  4038b8:	b	4012b0 <putc@plt>
  4038bc:	ldp	x20, x19, [sp, #32]
  4038c0:	ldr	x21, [sp, #16]
  4038c4:	ldp	x29, x30, [sp], #48
  4038c8:	ret
  4038cc:	ldr	x0, [x21, #440]
  4038d0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4038d4:	add	x1, x1, #0xf02
  4038d8:	bl	4012a0 <fprintf@plt>
  4038dc:	ldr	w8, [x19, #84]
  4038e0:	cmp	w8, #0x1
  4038e4:	b.ge	40387c <printf@plt+0x237c>  // b.tcont
  4038e8:	b	40389c <printf@plt+0x239c>
  4038ec:	sub	sp, sp, #0xa0
  4038f0:	stp	d9, d8, [sp, #48]
  4038f4:	stp	x29, x30, [sp, #64]
  4038f8:	stp	x28, x27, [sp, #80]
  4038fc:	stp	x26, x25, [sp, #96]
  403900:	stp	x24, x23, [sp, #112]
  403904:	stp	x22, x21, [sp, #128]
  403908:	stp	x20, x19, [sp, #144]
  40390c:	add	x29, sp, #0x30
  403910:	str	x2, [sp]
  403914:	mov	x27, x1
  403918:	mov	x22, x0
  40391c:	bl	40181c <printf@plt+0x31c>
  403920:	adrp	x8, 412000 <_ZdlPvm@@Base+0x80c>
  403924:	adrp	x9, 412000 <_ZdlPvm@@Base+0x80c>
  403928:	ldr	d8, [x8, #2152]
  40392c:	ldr	d9, [x9, #2144]
  403930:	adrp	x19, 412000 <_ZdlPvm@@Base+0x80c>
  403934:	adrp	x28, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  403938:	adrp	x24, 412000 <_ZdlPvm@@Base+0x80c>
  40393c:	mov	w25, w0
  403940:	mov	x23, xzr
  403944:	add	x19, x19, #0x736
  403948:	mov	w26, #0xa                   	// #10
  40394c:	add	x28, x28, #0x800
  403950:	add	x24, x24, #0x7aa
  403954:	adrp	x21, 412000 <_ZdlPvm@@Base+0x80c>
  403958:	mov	w20, wzr
  40395c:	add	x21, x21, #0x63a
  403960:	b	40397c <printf@plt+0x247c>
  403964:	ldrb	w8, [x27, #10]
  403968:	cmp	w25, w8
  40396c:	b.ne	404320 <printf@plt+0x2e20>  // b.any
  403970:	mov	x0, x22
  403974:	bl	40181c <printf@plt+0x31c>
  403978:	mov	w25, w0
  40397c:	add	w8, w25, #0x1
  403980:	cmp	w8, #0x7d
  403984:	b.hi	403964 <printf@plt+0x2464>  // b.pmore
  403988:	adr	x9, 403964 <printf@plt+0x2464>
  40398c:	ldrh	w10, [x21, x8, lsl #1]
  403990:	add	x9, x9, x10, lsl #2
  403994:	br	x9
  403998:	add	w20, w20, #0x1
  40399c:	b	403970 <printf@plt+0x2470>
  4039a0:	str	x27, [sp, #16]
  4039a4:	mov	w8, #0x2                   	// #2
  4039a8:	b	403a08 <printf@plt+0x2508>
  4039ac:	mov	w8, #0x5                   	// #5
  4039b0:	str	x27, [sp, #16]
  4039b4:	b	403a08 <printf@plt+0x2508>
  4039b8:	str	x27, [sp, #16]
  4039bc:	mov	w8, #0x7                   	// #7
  4039c0:	b	403a08 <printf@plt+0x2508>
  4039c4:	str	x27, [sp, #16]
  4039c8:	mov	w8, #0x1                   	// #1
  4039cc:	b	403a08 <printf@plt+0x2508>
  4039d0:	str	x27, [sp, #16]
  4039d4:	mov	w8, #0x3                   	// #3
  4039d8:	b	403a08 <printf@plt+0x2508>
  4039dc:	str	x27, [sp, #16]
  4039e0:	mov	w8, #0x4                   	// #4
  4039e4:	b	403a08 <printf@plt+0x2508>
  4039e8:	str	x27, [sp, #16]
  4039ec:	str	wzr, [sp, #8]
  4039f0:	b	403a0c <printf@plt+0x250c>
  4039f4:	str	x27, [sp, #16]
  4039f8:	mov	w8, #0x6                   	// #6
  4039fc:	b	403a08 <printf@plt+0x2508>
  403a00:	str	x27, [sp, #16]
  403a04:	mov	w8, #0x8                   	// #8
  403a08:	str	w8, [sp, #8]
  403a0c:	mov	x0, x22
  403a10:	bl	40181c <printf@plt+0x31c>
  403a14:	mov	w25, w0
  403a18:	mov	w0, #0x68                  	// #104
  403a1c:	bl	411744 <_Znwm@@Base>
  403a20:	mov	x21, x0
  403a24:	add	x27, x0, #0x8
  403a28:	mov	x0, x27
  403a2c:	bl	411800 <_ZdlPvm@@Base+0xc>
  403a30:	add	x0, x21, #0x18
  403a34:	str	x0, [sp, #24]
  403a38:	bl	411800 <_ZdlPvm@@Base+0xc>
  403a3c:	ldr	w8, [sp, #8]
  403a40:	str	x23, [x21, #56]
  403a44:	add	x23, x21, #0x40
  403a48:	str	wzr, [x21, #40]
  403a4c:	strh	wzr, [x21, #44]
  403a50:	str	xzr, [x21]
  403a54:	str	w8, [x21, #48]
  403a58:	mov	x0, x23
  403a5c:	bl	411800 <_ZdlPvm@@Base+0xc>
  403a60:	mov	x9, x21
  403a64:	str	xzr, [x9, #84]!
  403a68:	mov	w8, #0xffffffff            	// #-1
  403a6c:	stur	w8, [x9, #-4]
  403a70:	str	xzr, [x9, #8]
  403a74:	str	x9, [sp, #8]
  403a78:	str	wzr, [x9, #16]
  403a7c:	cbz	w20, 403a8c <printf@plt+0x258c>
  403a80:	str	w20, [x21, #88]
  403a84:	b	403a8c <printf@plt+0x258c>
  403a88:	str	w20, [x21, #80]
  403a8c:	sub	w8, w25, #0x9
  403a90:	cmp	w8, #0x73
  403a94:	b.hi	403df4 <printf@plt+0x28f4>  // b.pmore
  403a98:	adr	x9, 403aa8 <printf@plt+0x25a8>
  403a9c:	ldrb	w10, [x19, x8]
  403aa0:	add	x9, x9, x10, lsl #2
  403aa4:	br	x9
  403aa8:	mov	w20, wzr
  403aac:	madd	w8, w20, w26, w25
  403ab0:	mov	x0, x22
  403ab4:	sub	w20, w8, #0x30
  403ab8:	bl	40181c <printf@plt+0x31c>
  403abc:	mov	w25, w0
  403ac0:	cmn	w0, #0x1
  403ac4:	b.eq	403a88 <printf@plt+0x2588>  // b.none
  403ac8:	and	x8, x25, #0xff
  403acc:	ldrb	w8, [x28, x8]
  403ad0:	cbnz	w8, 403aac <printf@plt+0x25ac>
  403ad4:	b	403a88 <printf@plt+0x2588>
  403ad8:	mov	x0, x22
  403adc:	bl	40181c <printf@plt+0x31c>
  403ae0:	sub	w8, w0, #0x9
  403ae4:	mov	w25, w0
  403ae8:	cmp	w8, #0x24
  403aec:	b.hi	403ff4 <printf@plt+0x2af4>  // b.pmore
  403af0:	adr	x9, 403ad8 <printf@plt+0x25d8>
  403af4:	ldrh	w10, [x24, x8, lsl #1]
  403af8:	add	x9, x9, x10, lsl #2
  403afc:	br	x9
  403b00:	mov	x0, x23
  403b04:	mov	w1, w25
  403b08:	bl	411adc <_ZdlPvm@@Base+0x2e8>
  403b0c:	mov	x0, x22
  403b10:	bl	40181c <printf@plt+0x31c>
  403b14:	mov	w25, w0
  403b18:	cmn	w25, #0x1
  403b1c:	b.ne	40400c <printf@plt+0x2b0c>  // b.any
  403b20:	b	404068 <printf@plt+0x2b68>
  403b24:	cmp	w25, #0x20
  403b28:	b.ne	403e14 <printf@plt+0x2914>  // b.any
  403b2c:	mov	x0, x22
  403b30:	bl	40181c <printf@plt+0x31c>
  403b34:	mov	w25, w0
  403b38:	cmp	w0, #0x1f
  403b3c:	b.gt	403b24 <printf@plt+0x2624>
  403b40:	cmp	w25, #0x9
  403b44:	b.eq	403b2c <printf@plt+0x262c>  // b.none
  403b48:	cmn	w25, #0x1
  403b4c:	b.ne	403e1c <printf@plt+0x291c>  // b.any
  403b50:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  403b54:	add	x0, x0, #0xcd5
  403b58:	b	403b90 <printf@plt+0x2690>
  403b5c:	cmp	w25, #0x20
  403b60:	b.ne	403ef4 <printf@plt+0x29f4>  // b.any
  403b64:	mov	x0, x22
  403b68:	bl	40181c <printf@plt+0x31c>
  403b6c:	mov	w25, w0
  403b70:	cmp	w0, #0x1f
  403b74:	b.gt	403b5c <printf@plt+0x265c>
  403b78:	cmp	w25, #0x9
  403b7c:	b.eq	403b64 <printf@plt+0x2664>  // b.none
  403b80:	cmn	w25, #0x1
  403b84:	b.ne	403efc <printf@plt+0x29fc>  // b.any
  403b88:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  403b8c:	add	x0, x0, #0xce9
  403b90:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  403b94:	add	x1, x1, #0x8
  403b98:	mov	x2, x1
  403b9c:	mov	x3, x1
  403ba0:	bl	4102f8 <printf@plt+0xedf8>
  403ba4:	mov	w25, #0xffffffff            	// #-1
  403ba8:	b	403a8c <printf@plt+0x258c>
  403bac:	mov	x0, x22
  403bb0:	bl	40181c <printf@plt+0x31c>
  403bb4:	mov	w25, w0
  403bb8:	cmp	w0, #0x2d
  403bbc:	str	wzr, [x21, #4]
  403bc0:	b.eq	403bcc <printf@plt+0x26cc>  // b.none
  403bc4:	cmp	w25, #0x2b
  403bc8:	b.ne	403be8 <printf@plt+0x26e8>  // b.any
  403bcc:	cmp	w25, #0x2b
  403bd0:	mov	w8, #0x1                   	// #1
  403bd4:	cneg	w8, w8, ne  // ne = any
  403bd8:	mov	x0, x22
  403bdc:	strh	w8, [x21, #4]
  403be0:	bl	40181c <printf@plt+0x31c>
  403be4:	mov	w25, w0
  403be8:	cmn	w25, #0x1
  403bec:	b.eq	403d8c <printf@plt+0x288c>  // b.none
  403bf0:	and	x8, x25, #0xff
  403bf4:	ldrb	w8, [x28, x8]
  403bf8:	cbz	w8, 403d8c <printf@plt+0x288c>
  403bfc:	ldrh	w8, [x21, #6]
  403c00:	mov	x0, x22
  403c04:	madd	w8, w8, w26, w25
  403c08:	sub	w8, w8, #0x30
  403c0c:	strh	w8, [x21, #6]
  403c10:	bl	40181c <printf@plt+0x31c>
  403c14:	cmn	w0, #0x1
  403c18:	b.eq	4040f0 <printf@plt+0x2bf0>  // b.none
  403c1c:	mov	w25, w0
  403c20:	and	x8, x25, #0xff
  403c24:	ldrb	w8, [x28, x8]
  403c28:	cbnz	w8, 403bfc <printf@plt+0x26fc>
  403c2c:	b	4040f4 <printf@plt+0x2bf4>
  403c30:	mov	x0, x22
  403c34:	bl	40181c <printf@plt+0x31c>
  403c38:	mov	w8, #0x1                   	// #1
  403c3c:	mov	w25, w0
  403c40:	strb	w8, [x21, #45]
  403c44:	b	403a8c <printf@plt+0x258c>
  403c48:	mov	x0, x22
  403c4c:	bl	40181c <printf@plt+0x31c>
  403c50:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  403c54:	mov	w25, w0
  403c58:	mov	x0, x23
  403c5c:	add	x1, x1, #0x1e1
  403c60:	str	d9, [x21, #96]
  403c64:	bl	411a3c <_ZdlPvm@@Base+0x248>
  403c68:	b	403a8c <printf@plt+0x258c>
  403c6c:	mov	x0, x22
  403c70:	bl	40181c <printf@plt+0x31c>
  403c74:	mov	w8, #0x1                   	// #1
  403c78:	mov	w25, w0
  403c7c:	str	w8, [x21, #40]
  403c80:	b	403a8c <printf@plt+0x258c>
  403c84:	mov	x0, x22
  403c88:	bl	40181c <printf@plt+0x31c>
  403c8c:	mov	w25, w0
  403c90:	str	d8, [x21, #96]
  403c94:	b	403a8c <printf@plt+0x258c>
  403c98:	mov	x0, x22
  403c9c:	bl	40181c <printf@plt+0x31c>
  403ca0:	mov	w8, #0x1                   	// #1
  403ca4:	mov	w25, w0
  403ca8:	strb	w8, [x21, #44]
  403cac:	b	403a8c <printf@plt+0x258c>
  403cb0:	mov	x0, x22
  403cb4:	bl	40181c <printf@plt+0x31c>
  403cb8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  403cbc:	mov	w25, w0
  403cc0:	mov	x0, x27
  403cc4:	add	x1, x1, #0xce7
  403cc8:	bl	411a3c <_ZdlPvm@@Base+0x248>
  403ccc:	b	403a8c <printf@plt+0x258c>
  403cd0:	mov	x0, x22
  403cd4:	bl	40181c <printf@plt+0x31c>
  403cd8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  403cdc:	mov	w25, w0
  403ce0:	mov	x0, x27
  403ce4:	add	x1, x1, #0xcd3
  403ce8:	bl	411a3c <_ZdlPvm@@Base+0x248>
  403cec:	b	403a8c <printf@plt+0x258c>
  403cf0:	mov	x0, x22
  403cf4:	bl	40181c <printf@plt+0x31c>
  403cf8:	mov	w8, #0x2                   	// #2
  403cfc:	mov	w25, w0
  403d00:	str	w8, [x21, #40]
  403d04:	b	403a8c <printf@plt+0x258c>
  403d08:	mov	x0, x22
  403d0c:	bl	40181c <printf@plt+0x31c>
  403d10:	mov	w25, w0
  403d14:	cmp	w0, #0x2d
  403d18:	str	wzr, [x21]
  403d1c:	b.eq	403d28 <printf@plt+0x2828>  // b.none
  403d20:	cmp	w25, #0x2b
  403d24:	b.ne	403d44 <printf@plt+0x2844>  // b.any
  403d28:	cmp	w25, #0x2b
  403d2c:	mov	w8, #0x1                   	// #1
  403d30:	cneg	w8, w8, ne  // ne = any
  403d34:	mov	x0, x22
  403d38:	strh	w8, [x21]
  403d3c:	bl	40181c <printf@plt+0x31c>
  403d40:	mov	w25, w0
  403d44:	cmn	w25, #0x1
  403d48:	b.eq	403db0 <printf@plt+0x28b0>  // b.none
  403d4c:	and	x8, x25, #0xff
  403d50:	ldrb	w8, [x28, x8]
  403d54:	cbz	w8, 403db0 <printf@plt+0x28b0>
  403d58:	ldrh	w8, [x21, #2]
  403d5c:	mov	x0, x22
  403d60:	madd	w8, w8, w26, w25
  403d64:	sub	w8, w8, #0x30
  403d68:	strh	w8, [x21, #2]
  403d6c:	bl	40181c <printf@plt+0x31c>
  403d70:	cmn	w0, #0x1
  403d74:	b.eq	40412c <printf@plt+0x2c2c>  // b.none
  403d78:	mov	w25, w0
  403d7c:	and	x8, x25, #0xff
  403d80:	ldrb	w8, [x28, x8]
  403d84:	cbnz	w8, 403d58 <printf@plt+0x2858>
  403d88:	b	404130 <printf@plt+0x2c30>
  403d8c:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  403d90:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  403d94:	add	x1, x1, #0x8
  403d98:	add	x0, x0, #0xd3c
  403d9c:	mov	x2, x1
  403da0:	mov	x3, x1
  403da4:	bl	4102f8 <printf@plt+0xedf8>
  403da8:	strh	wzr, [x21, #4]
  403dac:	b	4040f4 <printf@plt+0x2bf4>
  403db0:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  403db4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  403db8:	add	x1, x1, #0x8
  403dbc:	add	x0, x0, #0xcfc
  403dc0:	mov	x2, x1
  403dc4:	mov	x3, x1
  403dc8:	bl	4102f8 <printf@plt+0xedf8>
  403dcc:	strh	wzr, [x21]
  403dd0:	b	404130 <printf@plt+0x2c30>
  403dd4:	mov	x0, x22
  403dd8:	bl	40181c <printf@plt+0x31c>
  403ddc:	ldr	x9, [sp, #8]
  403de0:	mov	w25, w0
  403de4:	ldr	w8, [x9]
  403de8:	add	w8, w8, #0x1
  403dec:	str	w8, [x9]
  403df0:	b	403a8c <printf@plt+0x258c>
  403df4:	ldr	x8, [sp, #16]
  403df8:	ldrb	w8, [x8, #10]
  403dfc:	cmp	w25, w8
  403e00:	b.ne	404188 <printf@plt+0x2c88>  // b.any
  403e04:	mov	x0, x22
  403e08:	bl	40181c <printf@plt+0x31c>
  403e0c:	mov	w25, w0
  403e10:	b	403a8c <printf@plt+0x258c>
  403e14:	cmp	w25, #0x28
  403e18:	b.eq	403ea0 <printf@plt+0x29a0>  // b.none
  403e1c:	mov	x0, x27
  403e20:	mov	w1, w25
  403e24:	bl	411adc <_ZdlPvm@@Base+0x2e8>
  403e28:	mov	x0, x22
  403e2c:	bl	40181c <printf@plt+0x31c>
  403e30:	and	x8, x25, #0xff
  403e34:	ldrb	w8, [x28, x8]
  403e38:	mov	w25, w0
  403e3c:	cbnz	w8, 403a8c <printf@plt+0x258c>
  403e40:	add	w8, w25, #0x1
  403e44:	cmp	w8, #0x2f
  403e48:	b.hi	403e64 <printf@plt+0x2964>  // b.pmore
  403e4c:	mov	w9, #0x1                   	// #1
  403e50:	lsl	x8, x9, x8
  403e54:	mov	x9, #0xc01                 	// #3073
  403e58:	movk	x9, #0x8002, lsl #32
  403e5c:	tst	x8, x9
  403e60:	b.ne	403a8c <printf@plt+0x258c>  // b.any
  403e64:	ldp	w8, w9, [x21, #16]
  403e68:	cmp	w8, w9
  403e6c:	b.lt	403e7c <printf@plt+0x297c>  // b.tstop
  403e70:	mov	x0, x27
  403e74:	bl	411b78 <_ZdlPvm@@Base+0x384>
  403e78:	ldr	w8, [x21, #16]
  403e7c:	ldr	x9, [x21, #8]
  403e80:	add	w10, w8, #0x1
  403e84:	str	w10, [x21, #16]
  403e88:	strb	w25, [x9, w8, sxtw]
  403e8c:	b	403e04 <printf@plt+0x2904>
  403e90:	ldr	x9, [x21, #8]
  403e94:	add	w10, w8, #0x1
  403e98:	str	w10, [x21, #16]
  403e9c:	strb	w25, [x9, w8, sxtw]
  403ea0:	mov	x0, x22
  403ea4:	bl	40181c <printf@plt+0x31c>
  403ea8:	mov	w25, w0
  403eac:	cmp	w0, #0x1f
  403eb0:	b.gt	403ec8 <printf@plt+0x29c8>
  403eb4:	cmn	w25, #0x1
  403eb8:	b.eq	403fd4 <printf@plt+0x2ad4>  // b.none
  403ebc:	cmp	w25, #0x9
  403ec0:	b.ne	403ed8 <printf@plt+0x29d8>  // b.any
  403ec4:	b	403fd4 <printf@plt+0x2ad4>
  403ec8:	cmp	w25, #0x29
  403ecc:	b.eq	403e04 <printf@plt+0x2904>  // b.none
  403ed0:	cmp	w25, #0x20
  403ed4:	b.eq	403fd4 <printf@plt+0x2ad4>  // b.none
  403ed8:	ldp	w8, w9, [x21, #16]
  403edc:	cmp	w8, w9
  403ee0:	b.lt	403e90 <printf@plt+0x2990>  // b.tstop
  403ee4:	mov	x0, x27
  403ee8:	bl	411b78 <_ZdlPvm@@Base+0x384>
  403eec:	ldr	w8, [x21, #16]
  403ef0:	b	403e90 <printf@plt+0x2990>
  403ef4:	cmp	w25, #0x28
  403ef8:	b.eq	403f80 <printf@plt+0x2a80>  // b.none
  403efc:	ldr	x0, [sp, #24]
  403f00:	mov	w1, w25
  403f04:	bl	411adc <_ZdlPvm@@Base+0x2e8>
  403f08:	mov	x0, x22
  403f0c:	bl	40181c <printf@plt+0x31c>
  403f10:	and	x8, x25, #0xff
  403f14:	ldrb	w8, [x28, x8]
  403f18:	mov	w25, w0
  403f1c:	cbnz	w8, 403a8c <printf@plt+0x258c>
  403f20:	add	w8, w25, #0x1
  403f24:	cmp	w8, #0x2f
  403f28:	b.hi	403f44 <printf@plt+0x2a44>  // b.pmore
  403f2c:	mov	w9, #0x1                   	// #1
  403f30:	lsl	x8, x9, x8
  403f34:	mov	x9, #0xc01                 	// #3073
  403f38:	movk	x9, #0x8002, lsl #32
  403f3c:	tst	x8, x9
  403f40:	b.ne	403a8c <printf@plt+0x258c>  // b.any
  403f44:	ldp	w8, w9, [x21, #32]
  403f48:	cmp	w8, w9
  403f4c:	b.lt	403f5c <printf@plt+0x2a5c>  // b.tstop
  403f50:	ldr	x0, [sp, #24]
  403f54:	bl	411b78 <_ZdlPvm@@Base+0x384>
  403f58:	ldr	w8, [x21, #32]
  403f5c:	ldr	x9, [x21, #24]
  403f60:	add	w10, w8, #0x1
  403f64:	str	w10, [x21, #32]
  403f68:	strb	w25, [x9, w8, sxtw]
  403f6c:	b	403e04 <printf@plt+0x2904>
  403f70:	ldr	x9, [x21, #24]
  403f74:	add	w10, w8, #0x1
  403f78:	str	w10, [x21, #32]
  403f7c:	strb	w25, [x9, w8, sxtw]
  403f80:	mov	x0, x22
  403f84:	bl	40181c <printf@plt+0x31c>
  403f88:	mov	w25, w0
  403f8c:	cmp	w0, #0x1f
  403f90:	b.gt	403fa8 <printf@plt+0x2aa8>
  403f94:	cmn	w25, #0x1
  403f98:	b.eq	403fd4 <printf@plt+0x2ad4>  // b.none
  403f9c:	cmp	w25, #0x9
  403fa0:	b.ne	403fb8 <printf@plt+0x2ab8>  // b.any
  403fa4:	b	403fd4 <printf@plt+0x2ad4>
  403fa8:	cmp	w25, #0x29
  403fac:	b.eq	403e04 <printf@plt+0x2904>  // b.none
  403fb0:	cmp	w25, #0x20
  403fb4:	b.eq	403fd4 <printf@plt+0x2ad4>  // b.none
  403fb8:	ldp	w8, w9, [x21, #32]
  403fbc:	cmp	w8, w9
  403fc0:	b.lt	403f70 <printf@plt+0x2a70>  // b.tstop
  403fc4:	ldr	x0, [sp, #24]
  403fc8:	bl	411b78 <_ZdlPvm@@Base+0x384>
  403fcc:	ldr	w8, [x21, #32]
  403fd0:	b	403f70 <printf@plt+0x2a70>
  403fd4:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  403fd8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  403fdc:	add	x1, x1, #0x8
  403fe0:	add	x0, x0, #0x8ee
  403fe4:	mov	x2, x1
  403fe8:	mov	x3, x1
  403fec:	bl	4102f8 <printf@plt+0xedf8>
  403ff0:	b	403a8c <printf@plt+0x258c>
  403ff4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  403ff8:	mov	x0, x23
  403ffc:	add	x1, x1, #0x1e1
  404000:	bl	411a3c <_ZdlPvm@@Base+0x248>
  404004:	cmn	w25, #0x1
  404008:	b.eq	404068 <printf@plt+0x2b68>  // b.none
  40400c:	and	x8, x25, #0xff
  404010:	ldrb	w8, [x28, x8]
  404014:	cbz	w8, 404068 <printf@plt+0x2b68>
  404018:	ldp	w8, w9, [x21, #72]
  40401c:	cmp	w8, w9
  404020:	b.lt	404030 <printf@plt+0x2b30>  // b.tstop
  404024:	mov	x0, x23
  404028:	bl	411b78 <_ZdlPvm@@Base+0x384>
  40402c:	ldr	w8, [x21, #72]
  404030:	ldr	x9, [x21, #64]
  404034:	add	w10, w8, #0x1
  404038:	mov	x0, x22
  40403c:	str	w10, [x21, #72]
  404040:	strb	w25, [x9, w8, sxtw]
  404044:	bl	40181c <printf@plt+0x31c>
  404048:	cmn	w0, #0x1
  40404c:	b.eq	404168 <printf@plt+0x2c68>  // b.none
  404050:	mov	w25, w0
  404054:	and	x8, x25, #0xff
  404058:	ldrb	w8, [x28, x8]
  40405c:	cbnz	w8, 404018 <printf@plt+0x2b18>
  404060:	str	wzr, [x21, #100]
  404064:	b	403a8c <printf@plt+0x258c>
  404068:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40406c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  404070:	add	x1, x1, #0x8
  404074:	add	x0, x0, #0xd82
  404078:	mov	x2, x1
  40407c:	mov	x3, x1
  404080:	bl	4102f8 <printf@plt+0xedf8>
  404084:	str	wzr, [x21, #100]
  404088:	b	403a8c <printf@plt+0x258c>
  40408c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  404090:	mov	x0, x23
  404094:	add	x1, x1, #0x1e1
  404098:	bl	411a3c <_ZdlPvm@@Base+0x248>
  40409c:	b	4040b0 <printf@plt+0x2bb0>
  4040a0:	ldr	x9, [x21, #64]
  4040a4:	add	w10, w8, #0x1
  4040a8:	str	w10, [x21, #72]
  4040ac:	strb	w25, [x9, w8, sxtw]
  4040b0:	mov	x0, x22
  4040b4:	bl	40181c <printf@plt+0x31c>
  4040b8:	cmn	w0, #0x1
  4040bc:	b.eq	404244 <printf@plt+0x2d44>  // b.none
  4040c0:	mov	w25, w0
  4040c4:	cmp	w0, #0x29
  4040c8:	b.eq	404174 <printf@plt+0x2c74>  // b.none
  4040cc:	cmp	w25, #0xa
  4040d0:	b.eq	404244 <printf@plt+0x2d44>  // b.none
  4040d4:	ldp	w8, w9, [x21, #72]
  4040d8:	cmp	w8, w9
  4040dc:	b.lt	4040a0 <printf@plt+0x2ba0>  // b.tstop
  4040e0:	mov	x0, x23
  4040e4:	bl	411b78 <_ZdlPvm@@Base+0x384>
  4040e8:	ldr	w8, [x21, #72]
  4040ec:	b	4040a0 <printf@plt+0x2ba0>
  4040f0:	mov	w25, #0xffffffff            	// #-1
  4040f4:	ldrh	w8, [x21, #6]
  4040f8:	add	w8, w8, #0x48
  4040fc:	and	w8, w8, #0xffff
  404100:	cmp	w8, #0x91
  404104:	b.cc	403a8c <printf@plt+0x258c>  // b.lo, b.ul, b.last
  404108:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40410c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  404110:	add	x1, x1, #0x8
  404114:	add	x0, x0, #0xd64
  404118:	mov	x2, x1
  40411c:	mov	x3, x1
  404120:	bl	4102f8 <printf@plt+0xedf8>
  404124:	str	wzr, [x21, #4]
  404128:	b	403a8c <printf@plt+0x258c>
  40412c:	mov	w25, #0xffffffff            	// #-1
  404130:	ldrh	w8, [x21, #2]
  404134:	add	w8, w8, #0x63
  404138:	and	w8, w8, #0xffff
  40413c:	cmp	w8, #0xc7
  404140:	b.cc	403a8c <printf@plt+0x258c>  // b.lo, b.ul, b.last
  404144:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404148:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  40414c:	add	x1, x1, #0x8
  404150:	add	x0, x0, #0xd24
  404154:	mov	x2, x1
  404158:	mov	x3, x1
  40415c:	bl	4102f8 <printf@plt+0xedf8>
  404160:	str	wzr, [x21]
  404164:	b	403a8c <printf@plt+0x258c>
  404168:	mov	w25, #0xffffffff            	// #-1
  40416c:	str	wzr, [x21, #100]
  404170:	b	403a8c <printf@plt+0x258c>
  404174:	mov	x0, x22
  404178:	bl	40181c <printf@plt+0x31c>
  40417c:	mov	w25, w0
  404180:	str	wzr, [x21, #100]
  404184:	b	403a8c <printf@plt+0x258c>
  404188:	ldr	x9, [sp, #8]
  40418c:	ldr	w8, [x9]
  404190:	cmp	w8, #0x3
  404194:	b.lt	4041bc <printf@plt+0x2cbc>  // b.tstop
  404198:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40419c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  4041a0:	add	x1, x1, #0x8
  4041a4:	mov	w8, #0x2                   	// #2
  4041a8:	add	x0, x0, #0xda0
  4041ac:	mov	x2, x1
  4041b0:	mov	x3, x1
  4041b4:	str	w8, [x9]
  4041b8:	bl	4102f8 <printf@plt+0xedf8>
  4041bc:	ldr	x27, [sp, #16]
  4041c0:	cmp	w25, #0x2c
  4041c4:	b.eq	4041d4 <printf@plt+0x2cd4>  // b.none
  4041c8:	cmp	w25, #0xa
  4041cc:	mov	x23, x21
  4041d0:	b.ne	403954 <printf@plt+0x2454>  // b.any
  4041d4:	mov	x0, x22
  4041d8:	bl	40181c <printf@plt+0x31c>
  4041dc:	mov	w8, #0x1                   	// #1
  4041e0:	mov	w25, w0
  4041e4:	str	w8, [x21, #92]
  4041e8:	mov	x23, x21
  4041ec:	b	403954 <printf@plt+0x2454>
  4041f0:	mov	x0, x22
  4041f4:	bl	40181c <printf@plt+0x31c>
  4041f8:	cmp	w0, #0x9
  4041fc:	b.eq	4041f0 <printf@plt+0x2cf0>  // b.none
  404200:	cmp	w0, #0x20
  404204:	b.eq	4041f0 <printf@plt+0x2cf0>  // b.none
  404208:	cmp	w0, #0xa
  40420c:	b.ne	4043f8 <printf@plt+0x2ef8>  // b.any
  404210:	cbz	x23, 40444c <printf@plt+0x2f4c>
  404214:	mov	x26, xzr
  404218:	mov	w8, #0x1                   	// #1
  40421c:	str	w8, [x23, #92]
  404220:	mov	x8, x26
  404224:	mov	x26, x23
  404228:	ldr	x23, [x23, #56]
  40422c:	str	x8, [x26, #56]
  404230:	cbnz	x23, 404220 <printf@plt+0x2d20>
  404234:	mov	w9, wzr
  404238:	mov	w22, wzr
  40423c:	mov	x8, x26
  404240:	b	40429c <printf@plt+0x2d9c>
  404244:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404248:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  40424c:	add	x1, x1, #0x8
  404250:	add	x0, x0, #0x8ee
  404254:	mov	x2, x1
  404258:	mov	x3, x1
  40425c:	bl	4102f8 <printf@plt+0xedf8>
  404260:	ldr	x19, [x21, #56]
  404264:	add	x0, x21, #0x40
  404268:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40426c:	add	x0, x21, #0x18
  404270:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  404274:	add	x0, x21, #0x8
  404278:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40427c:	mov	x0, x21
  404280:	bl	4117e8 <_ZdlPv@@Base>
  404284:	mov	x21, x19
  404288:	cbnz	x19, 404260 <printf@plt+0x2d60>
  40428c:	b	40437c <printf@plt+0x2e7c>
  404290:	add	w9, w9, #0x1
  404294:	ldr	x8, [x8, #56]
  404298:	cbz	x8, 4042bc <printf@plt+0x2dbc>
  40429c:	ldr	w10, [x8, #92]
  4042a0:	cbz	w10, 404290 <printf@plt+0x2d90>
  4042a4:	cmp	w9, w22
  4042a8:	csinc	w22, w22, w9, lt  // lt = tstop
  4042ac:	add	w23, w23, #0x1
  4042b0:	mov	w9, wzr
  4042b4:	ldr	x8, [x8, #56]
  4042b8:	cbnz	x8, 40429c <printf@plt+0x2d9c>
  4042bc:	ldr	x21, [sp]
  4042c0:	cbz	x21, 40446c <printf@plt+0x2f6c>
  4042c4:	ldr	w8, [x21, #4]
  4042c8:	cmp	w22, w8
  4042cc:	b.le	404490 <printf@plt+0x2f90>
  4042d0:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4042d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  4042d8:	add	x1, x1, #0x8
  4042dc:	add	x0, x0, #0xdf7
  4042e0:	mov	x2, x1
  4042e4:	mov	x3, x1
  4042e8:	bl	4102f8 <printf@plt+0xedf8>
  4042ec:	ldr	x19, [x26, #56]
  4042f0:	add	x0, x26, #0x40
  4042f4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4042f8:	add	x0, x26, #0x18
  4042fc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  404300:	add	x0, x26, #0x8
  404304:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  404308:	mov	x0, x26
  40430c:	bl	4117e8 <_ZdlPv@@Base>
  404310:	mov	x21, xzr
  404314:	mov	x26, x19
  404318:	cbnz	x19, 4042ec <printf@plt+0x2dec>
  40431c:	b	40437c <printf@plt+0x2e7c>
  404320:	sub	x0, x29, #0x10
  404324:	mov	w1, w25
  404328:	bl	4100f0 <printf@plt+0xebf0>
  40432c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404330:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  404334:	add	x2, x2, #0x8
  404338:	add	x0, x0, #0xcba
  40433c:	sub	x1, x29, #0x10
  404340:	mov	x3, x2
  404344:	bl	4102f8 <printf@plt+0xedf8>
  404348:	cbz	x23, 404378 <printf@plt+0x2e78>
  40434c:	ldr	x19, [x23, #56]
  404350:	add	x0, x23, #0x40
  404354:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  404358:	add	x0, x23, #0x18
  40435c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  404360:	add	x0, x23, #0x8
  404364:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  404368:	mov	x0, x23
  40436c:	bl	4117e8 <_ZdlPv@@Base>
  404370:	mov	x23, x19
  404374:	cbnz	x19, 40434c <printf@plt+0x2e4c>
  404378:	mov	x21, xzr
  40437c:	mov	x0, x21
  404380:	ldp	x20, x19, [sp, #144]
  404384:	ldp	x22, x21, [sp, #128]
  404388:	ldp	x24, x23, [sp, #112]
  40438c:	ldp	x26, x25, [sp, #96]
  404390:	ldp	x28, x27, [sp, #80]
  404394:	ldp	x29, x30, [sp, #64]
  404398:	ldp	d9, d8, [sp, #48]
  40439c:	add	sp, sp, #0xa0
  4043a0:	ret
  4043a4:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4043a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  4043ac:	add	x1, x1, #0x8
  4043b0:	add	x0, x0, #0xc95
  4043b4:	mov	x2, x1
  4043b8:	mov	x3, x1
  4043bc:	bl	4102f8 <printf@plt+0xedf8>
  4043c0:	cbz	x23, 404378 <printf@plt+0x2e78>
  4043c4:	ldr	x19, [x23, #56]
  4043c8:	add	x0, x23, #0x40
  4043cc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4043d0:	add	x0, x23, #0x18
  4043d4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4043d8:	add	x0, x23, #0x8
  4043dc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4043e0:	mov	x0, x23
  4043e4:	bl	4117e8 <_ZdlPv@@Base>
  4043e8:	mov	x21, xzr
  4043ec:	mov	x23, x19
  4043f0:	cbnz	x19, 4043c4 <printf@plt+0x2ec4>
  4043f4:	b	40437c <printf@plt+0x2e7c>
  4043f8:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4043fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  404400:	add	x1, x1, #0x8
  404404:	add	x0, x0, #0xdce
  404408:	mov	x2, x1
  40440c:	mov	x3, x1
  404410:	bl	4102f8 <printf@plt+0xedf8>
  404414:	cbz	x23, 404378 <printf@plt+0x2e78>
  404418:	ldr	x19, [x23, #56]
  40441c:	add	x0, x23, #0x40
  404420:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  404424:	add	x0, x23, #0x18
  404428:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40442c:	add	x0, x23, #0x8
  404430:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  404434:	mov	x0, x23
  404438:	bl	4117e8 <_ZdlPv@@Base>
  40443c:	mov	x21, xzr
  404440:	mov	x23, x19
  404444:	cbnz	x19, 404418 <printf@plt+0x2f18>
  404448:	b	40437c <printf@plt+0x2e7c>
  40444c:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404450:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  404454:	add	x1, x1, #0x8
  404458:	add	x0, x0, #0xded
  40445c:	mov	x2, x1
  404460:	mov	x3, x1
  404464:	bl	4102f8 <printf@plt+0xedf8>
  404468:	b	404378 <printf@plt+0x2e78>
  40446c:	mov	w0, #0x38                  	// #56
  404470:	str	x27, [sp, #16]
  404474:	bl	411744 <_Znwm@@Base>
  404478:	mov	x21, x0
  40447c:	mov	w1, w23
  404480:	mov	w2, w22
  404484:	bl	402fd8 <printf@plt+0x1ad8>
  404488:	mov	w27, wzr
  40448c:	b	4044a4 <printf@plt+0x2fa4>
  404490:	str	x27, [sp, #16]
  404494:	ldr	w27, [x21]
  404498:	mov	x0, x21
  40449c:	mov	w1, w23
  4044a0:	bl	4032cc <printf@plt+0x1dcc>
  4044a4:	adrp	x24, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4044a8:	mov	w28, wzr
  4044ac:	sub	w23, w22, #0x1
  4044b0:	add	x24, x24, #0x8
  4044b4:	mov	x20, x26
  4044b8:	str	wzr, [sp, #24]
  4044bc:	b	4044f8 <printf@plt+0x2ff8>
  4044c0:	ldr	x9, [x21, #48]
  4044c4:	ldr	x9, [x9, x27, lsl #3]
  4044c8:	strb	w8, [x9, x25]
  4044cc:	ldr	x8, [x21, #48]
  4044d0:	ldr	w9, [x20, #84]
  4044d4:	add	x10, x25, #0x1
  4044d8:	ldr	x8, [x8, x27, lsl #3]
  4044dc:	strb	w9, [x8, x10]
  4044e0:	ldr	w8, [x20, #92]
  4044e4:	ldr	x20, [x20, #56]
  4044e8:	cmp	w8, #0x0
  4044ec:	csel	w28, w10, wzr, eq  // eq = none
  4044f0:	cinc	w27, w27, ne  // ne = any
  4044f4:	cbz	x20, 4046d0 <printf@plt+0x31d0>
  4044f8:	ldr	x8, [x21, #40]
  4044fc:	ldr	x9, [x20]
  404500:	mov	w10, #0x38                  	// #56
  404504:	add	x1, x20, #0x8
  404508:	ldr	x8, [x8, w27, sxtw #3]
  40450c:	sxtw	x25, w28
  404510:	smaddl	x19, w28, w10, x8
  404514:	add	x0, x19, #0x8
  404518:	str	x9, [x19]
  40451c:	bl	4119b0 <_ZdlPvm@@Base+0x1bc>
  404520:	add	x0, x19, #0x18
  404524:	add	x1, x20, #0x18
  404528:	bl	4119b0 <_ZdlPvm@@Base+0x1bc>
  40452c:	ldr	w8, [x20, #40]
  404530:	ldrh	w9, [x20, #44]
  404534:	cmp	w28, w23
  404538:	str	w8, [x19, #40]
  40453c:	strh	w9, [x19, #44]
  404540:	ldr	w8, [x20, #48]
  404544:	str	w8, [x19, #48]
  404548:	ldr	w8, [x20, #80]
  40454c:	b.ge	404574 <printf@plt+0x3074>  // b.tcont
  404550:	ldr	x9, [x21, #8]
  404554:	ldr	w10, [x9, x25, lsl #2]
  404558:	cmp	w8, w10
  40455c:	b.le	404590 <printf@plt+0x3090>
  404560:	ldr	x10, [sp]
  404564:	cbz	x10, 4045c8 <printf@plt+0x30c8>
  404568:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  40456c:	add	x0, x0, #0xe33
  404570:	b	404580 <printf@plt+0x3080>
  404574:	tbnz	w8, #31, 404590 <printf@plt+0x3090>
  404578:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  40457c:	add	x0, x0, #0xe67
  404580:	mov	x1, x24
  404584:	mov	x2, x24
  404588:	mov	x3, x24
  40458c:	bl	4102f8 <printf@plt+0xedf8>
  404590:	ldr	w8, [x20, #96]
  404594:	cbz	w8, 4045e0 <printf@plt+0x30e0>
  404598:	ldr	x8, [x21, #24]
  40459c:	ldrb	w9, [x8, x25]
  4045a0:	cbnz	w9, 4045e0 <printf@plt+0x30e0>
  4045a4:	ldr	x9, [sp]
  4045a8:	cbz	x9, 4045d8 <printf@plt+0x30d8>
  4045ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  4045b0:	add	x0, x0, #0xe93
  4045b4:	mov	x1, x24
  4045b8:	mov	x2, x24
  4045bc:	mov	x3, x24
  4045c0:	bl	4102f8 <printf@plt+0xedf8>
  4045c4:	b	4045e0 <printf@plt+0x30e0>
  4045c8:	str	w8, [x9, x25, lsl #2]
  4045cc:	ldr	w8, [x20, #96]
  4045d0:	cbnz	w8, 404598 <printf@plt+0x3098>
  4045d4:	b	4045e0 <printf@plt+0x30e0>
  4045d8:	mov	w9, #0x1                   	// #1
  4045dc:	strb	w9, [x8, x25]
  4045e0:	ldr	w8, [x20, #100]
  4045e4:	cbz	w8, 4045f4 <printf@plt+0x30f4>
  4045e8:	ldr	x8, [x21, #32]
  4045ec:	ldrb	w9, [x8, x25]
  4045f0:	cbz	w9, 404688 <printf@plt+0x3188>
  4045f4:	ldrsw	x2, [x20, #72]
  4045f8:	cbz	w2, 404660 <printf@plt+0x3160>
  4045fc:	ldr	x19, [x21, #16]
  404600:	add	x28, x20, #0x40
  404604:	add	x8, x19, x25, lsl #4
  404608:	ldr	w8, [x8, #8]
  40460c:	cbz	w8, 404654 <printf@plt+0x3154>
  404610:	cmp	w8, w2
  404614:	b.ne	40462c <printf@plt+0x312c>  // b.any
  404618:	lsl	x8, x25, #4
  40461c:	ldr	x0, [x19, x8]
  404620:	ldr	x1, [x28]
  404624:	bl	4014f0 <bcmp@plt>
  404628:	cbz	w0, 404654 <printf@plt+0x3154>
  40462c:	add	w1, w25, #0x1
  404630:	sub	x0, x29, #0x10
  404634:	bl	4100d0 <printf@plt+0xebd0>
  404638:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  40463c:	sub	x1, x29, #0x10
  404640:	add	x0, x0, #0xf0a
  404644:	mov	x2, x24
  404648:	mov	x3, x24
  40464c:	bl	4102f8 <printf@plt+0xedf8>
  404650:	ldr	x19, [x21, #16]
  404654:	add	x0, x19, x25, lsl #4
  404658:	mov	x1, x28
  40465c:	bl	4119b0 <_ZdlPvm@@Base+0x1bc>
  404660:	ldr	w8, [x20, #88]
  404664:	sxtw	x27, w27
  404668:	cbz	w8, 4044cc <printf@plt+0x2fcc>
  40466c:	cbz	w25, 4044c0 <printf@plt+0x2fc0>
  404670:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  404674:	mov	w0, #0x4b3                 	// #1203
  404678:	add	x1, x1, #0x870
  40467c:	bl	40faf8 <printf@plt+0xe5f8>
  404680:	ldr	w8, [x20, #88]
  404684:	b	4044c0 <printf@plt+0x2fc0>
  404688:	ldr	x9, [sp]
  40468c:	cbz	x9, 4046b4 <printf@plt+0x31b4>
  404690:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  404694:	add	x0, x0, #0xecd
  404698:	mov	x1, x24
  40469c:	mov	x2, x24
  4046a0:	mov	x3, x24
  4046a4:	bl	4102f8 <printf@plt+0xedf8>
  4046a8:	ldrsw	x2, [x20, #72]
  4046ac:	cbnz	w2, 4045fc <printf@plt+0x30fc>
  4046b0:	b	404660 <printf@plt+0x3160>
  4046b4:	mov	w10, #0x1                   	// #1
  4046b8:	mov	w9, #0x1                   	// #1
  4046bc:	str	w9, [sp, #24]
  4046c0:	strb	w10, [x8, x25]
  4046c4:	ldrsw	x2, [x20, #72]
  4046c8:	cbnz	w2, 4045fc <printf@plt+0x30fc>
  4046cc:	b	404660 <printf@plt+0x3160>
  4046d0:	ldr	x19, [x26, #56]
  4046d4:	add	x0, x26, #0x40
  4046d8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4046dc:	add	x0, x26, #0x18
  4046e0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4046e4:	add	x0, x26, #0x8
  4046e8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4046ec:	mov	x0, x26
  4046f0:	bl	4117e8 <_ZdlPv@@Base>
  4046f4:	mov	x26, x19
  4046f8:	cbnz	x19, 4046d0 <printf@plt+0x31d0>
  4046fc:	ldr	x19, [sp, #16]
  404700:	cmp	w22, #0x1
  404704:	b.lt	40474c <printf@plt+0x324c>  // b.tstop
  404708:	ldr	x8, [x21, #40]
  40470c:	ldrsw	x9, [x21]
  404710:	mov	w11, #0x1a0                 	// #416
  404714:	add	x8, x8, x9, lsl #3
  404718:	ldur	x10, [x8, #-8]
  40471c:	mov	w8, w22
  404720:	mov	w9, #0x1                   	// #1
  404724:	add	x10, x10, #0x30
  404728:	ldr	w12, [x10]
  40472c:	cmp	w12, #0x8
  404730:	b.hi	404780 <printf@plt+0x3280>  // b.pmore
  404734:	lsl	w12, w9, w12
  404738:	tst	w12, w11
  40473c:	b.eq	404780 <printf@plt+0x3280>  // b.none
  404740:	subs	x8, x8, #0x1
  404744:	add	x10, x10, #0x38
  404748:	b.ne	404728 <printf@plt+0x3228>  // b.any
  40474c:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404750:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  404754:	add	x1, x1, #0x8
  404758:	add	x0, x0, #0xf28
  40475c:	mov	x2, x1
  404760:	mov	x3, x1
  404764:	bl	4102f8 <printf@plt+0xedf8>
  404768:	mov	x0, x21
  40476c:	bl	403568 <printf@plt+0x2068>
  404770:	mov	x0, x21
  404774:	bl	4117e8 <_ZdlPv@@Base>
  404778:	mov	x21, xzr
  40477c:	b	40437c <printf@plt+0x2e7c>
  404780:	ldr	w8, [sp, #24]
  404784:	cbz	w8, 40437c <printf@plt+0x2e7c>
  404788:	ldrb	w8, [x19]
  40478c:	tbz	w8, #1, 40437c <printf@plt+0x2e7c>
  404790:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404794:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  404798:	add	x1, x1, #0x8
  40479c:	add	x0, x0, #0xf48
  4047a0:	mov	x2, x1
  4047a4:	mov	x3, x1
  4047a8:	bl	4102f8 <printf@plt+0xedf8>
  4047ac:	ldr	w8, [x19]
  4047b0:	and	w8, w8, #0xfffffffd
  4047b4:	str	w8, [x19]
  4047b8:	b	40437c <printf@plt+0x2e7c>
  4047bc:	b	4047e0 <printf@plt+0x32e0>
  4047c0:	mov	x19, x0
  4047c4:	ldr	x0, [sp, #24]
  4047c8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4047cc:	b	4047d4 <printf@plt+0x32d4>
  4047d0:	mov	x19, x0
  4047d4:	mov	x0, x27
  4047d8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4047dc:	b	4047e4 <printf@plt+0x32e4>
  4047e0:	mov	x19, x0
  4047e4:	mov	x0, x21
  4047e8:	bl	4117e8 <_ZdlPv@@Base>
  4047ec:	mov	x0, x19
  4047f0:	bl	4014a0 <_Unwind_Resume@plt>
  4047f4:	sub	sp, sp, #0xe0
  4047f8:	stp	x29, x30, [sp, #128]
  4047fc:	stp	x28, x27, [sp, #144]
  404800:	stp	x26, x25, [sp, #160]
  404804:	stp	x24, x23, [sp, #176]
  404808:	stp	x22, x21, [sp, #192]
  40480c:	stp	x20, x19, [sp, #208]
  404810:	add	x29, sp, #0x80
  404814:	ldrb	w8, [x2, #10]
  404818:	ldr	w26, [x1, #4]
  40481c:	mov	x23, x0
  404820:	mov	w0, #0x88                  	// #136
  404824:	mov	x21, x2
  404828:	mov	x20, x1
  40482c:	stur	w8, [x29, #-52]
  404830:	bl	411744 <_Znwm@@Base>
  404834:	ldp	w2, w3, [x21]
  404838:	ldrb	w4, [x21, #11]
  40483c:	mov	x19, x0
  404840:	mov	w1, w26
  404844:	bl	40a1f0 <printf@plt+0x8cf0>
  404848:	ldrb	w1, [x21, #8]
  40484c:	str	x20, [sp, #64]
  404850:	cbz	w1, 404860 <printf@plt+0x3360>
  404854:	ldrb	w2, [x21, #9]
  404858:	mov	x0, x19
  40485c:	bl	40a4f4 <printf@plt+0x8ff4>
  404860:	sxtw	x8, w26
  404864:	stur	x8, [x29, #-48]
  404868:	add	x8, x23, #0x10
  40486c:	str	x8, [sp, #8]
  404870:	mov	w8, #0x38                  	// #56
  404874:	mul	x8, x26, x8
  404878:	mov	w25, wzr
  40487c:	mov	w24, wzr
  404880:	str	x8, [sp]
  404884:	sub	x8, x8, #0x38
  404888:	stp	x21, x8, [sp, #32]
  40488c:	stur	x19, [x29, #-40]
  404890:	str	x26, [sp, #56]
  404894:	b	4048c4 <printf@plt+0x33c4>
  404898:	ldur	w9, [x29, #-8]
  40489c:	ldur	x8, [x29, #-16]
  4048a0:	add	w10, w9, #0x1
  4048a4:	stur	w10, [x29, #-8]
  4048a8:	strb	wzr, [x8, w9, sxtw]
  4048ac:	ldur	x8, [x29, #-16]
  4048b0:	add	x0, x8, #0x3
  4048b4:	bl	41159c <printf@plt+0x1009c>
  4048b8:	sub	x0, x29, #0x10
  4048bc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4048c0:	cbnz	w21, 4054c0 <printf@plt+0x3fc0>
  4048c4:	mov	x0, x23
  4048c8:	bl	40181c <printf@plt+0x31c>
  4048cc:	mov	w27, w0
  4048d0:	cmp	w0, #0x2e
  4048d4:	b.eq	404920 <printf@plt+0x3420>  // b.none
  4048d8:	cmn	w27, #0x1
  4048dc:	b.eq	4054ec <printf@plt+0x3fec>  // b.none
  4048e0:	cmp	w27, #0x5f
  4048e4:	b.eq	4048f0 <printf@plt+0x33f0>  // b.none
  4048e8:	cmp	w27, #0x3d
  4048ec:	b.ne	404994 <printf@plt+0x3494>  // b.any
  4048f0:	mov	x0, x23
  4048f4:	bl	40181c <printf@plt+0x31c>
  4048f8:	cmp	w0, #0xa
  4048fc:	b.ne	404a9c <printf@plt+0x359c>  // b.any
  404900:	mov	x0, x19
  404904:	mov	w1, w24
  404908:	cmp	w27, #0x5f
  40490c:	b.ne	4053a8 <printf@plt+0x3ea8>  // b.any
  404910:	bl	40a6fc <printf@plt+0x91fc>
  404914:	mov	w21, wzr
  404918:	cbz	w21, 4048c4 <printf@plt+0x33c4>
  40491c:	b	4054c0 <printf@plt+0x3fc0>
  404920:	mov	x0, x23
  404924:	bl	40181c <printf@plt+0x31c>
  404928:	cmn	w0, #0x1
  40492c:	b.eq	404a88 <printf@plt+0x3588>  // b.none
  404930:	mov	w21, w0
  404934:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  404938:	and	x8, x21, #0xff
  40493c:	add	x9, x9, #0x800
  404940:	ldrb	w8, [x9, x8]
  404944:	cbz	w8, 404ae0 <printf@plt+0x35e0>
  404948:	tst	w21, #0xff
  40494c:	b.eq	4053b8 <printf@plt+0x3eb8>  // b.none
  404950:	ldp	w8, w9, [x23, #24]
  404954:	cmp	w8, w9
  404958:	b.lt	404968 <printf@plt+0x3468>  // b.tstop
  40495c:	ldr	x0, [sp, #8]
  404960:	bl	411b78 <_ZdlPvm@@Base+0x384>
  404964:	ldr	w8, [x23, #24]
  404968:	ldr	x10, [x23, #16]
  40496c:	and	w9, w21, #0xff
  404970:	add	w11, w8, #0x1
  404974:	cmp	w9, #0xa
  404978:	str	w11, [x23, #24]
  40497c:	strb	w21, [x10, w8, sxtw]
  404980:	b.ne	404994 <printf@plt+0x3494>  // b.any
  404984:	adrp	x9, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404988:	ldr	w8, [x9, #140]
  40498c:	sub	w8, w8, #0x1
  404990:	str	w8, [x9, #140]
  404994:	sub	x0, x29, #0x10
  404998:	bl	411800 <_ZdlPvm@@Base+0xc>
  40499c:	ldr	x8, [sp, #64]
  4049a0:	ldr	w8, [x8]
  4049a4:	sub	w9, w8, #0x1
  4049a8:	cmp	w25, w8
  4049ac:	csel	w25, w25, w9, lt  // lt = tstop
  4049b0:	cmp	w25, w9
  4049b4:	b.ge	404cd8 <printf@plt+0x37d8>  // b.tcont
  4049b8:	ldr	x11, [sp]
  4049bc:	cmp	w26, #0x0
  4049c0:	sxtw	x25, w25
  4049c4:	b.le	404ca8 <printf@plt+0x37a8>
  4049c8:	ldr	x20, [sp, #64]
  4049cc:	ldr	x8, [x20, #40]
  4049d0:	mov	x9, xzr
  4049d4:	ldr	x8, [x8, x25, lsl #3]
  4049d8:	add	x10, x8, x9
  4049dc:	ldr	w10, [x10, #48]
  4049e0:	sub	w10, w10, #0x7
  4049e4:	cmp	w10, #0x2
  4049e8:	b.cs	404cd8 <printf@plt+0x37d8>  // b.hs, b.nlast
  4049ec:	add	x9, x9, #0x38
  4049f0:	cmp	x11, x9
  4049f4:	b.ne	4049d8 <printf@plt+0x34d8>  // b.any
  4049f8:	mov	x19, xzr
  4049fc:	mov	w21, wzr
  404a00:	adrp	x9, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404a04:	ldr	x5, [x9, #24]
  404a08:	adrp	x9, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404a0c:	ldr	w6, [x9, #140]
  404a10:	add	x4, x8, x19
  404a14:	ldur	x0, [x29, #-40]
  404a18:	sub	x3, x29, #0x10
  404a1c:	mov	w1, w24
  404a20:	mov	w2, w21
  404a24:	bl	40ae2c <printf@plt+0x992c>
  404a28:	ldr	x8, [sp, #40]
  404a2c:	cmp	x8, x19
  404a30:	b.eq	404a4c <printf@plt+0x354c>  // b.none
  404a34:	ldr	x8, [sp, #64]
  404a38:	add	w21, w21, #0x1
  404a3c:	add	x19, x19, #0x38
  404a40:	ldr	x8, [x8, #40]
  404a44:	ldr	x8, [x8, x25, lsl #3]
  404a48:	b	404a00 <printf@plt+0x3500>
  404a4c:	ldr	x20, [sp, #64]
  404a50:	ldr	x8, [x20, #48]
  404a54:	ldr	x2, [x8, x25, lsl #3]
  404a58:	ldur	x19, [x29, #-40]
  404a5c:	mov	w1, w24
  404a60:	mov	x0, x19
  404a64:	bl	40b76c <printf@plt+0xa26c>
  404a68:	ldrsw	x8, [x20]
  404a6c:	ldr	x11, [sp]
  404a70:	add	x25, x25, #0x1
  404a74:	add	w24, w24, #0x1
  404a78:	sub	x8, x8, #0x1
  404a7c:	cmp	x25, x8
  404a80:	b.lt	4049cc <printf@plt+0x34cc>  // b.tstop
  404a84:	b	404cd8 <printf@plt+0x37d8>
  404a88:	mov	w21, #0xff                  	// #255
  404a8c:	ldp	w8, w9, [x23, #24]
  404a90:	cmp	w8, w9
  404a94:	b.ge	404af4 <printf@plt+0x35f4>  // b.tcont
  404a98:	b	404b00 <printf@plt+0x3600>
  404a9c:	mov	w21, w0
  404aa0:	tst	w0, #0xff
  404aa4:	b.eq	4053d8 <printf@plt+0x3ed8>  // b.none
  404aa8:	ldp	w8, w9, [x23, #24]
  404aac:	cmp	w8, w9
  404ab0:	b.lt	404ac0 <printf@plt+0x35c0>  // b.tstop
  404ab4:	ldr	x0, [sp, #8]
  404ab8:	bl	411b78 <_ZdlPvm@@Base+0x384>
  404abc:	ldr	w8, [x23, #24]
  404ac0:	ldr	x10, [x23, #16]
  404ac4:	and	w9, w21, #0xff
  404ac8:	add	w11, w8, #0x1
  404acc:	cmp	w9, #0xa
  404ad0:	str	w11, [x23, #24]
  404ad4:	strb	w21, [x10, w8, sxtw]
  404ad8:	b.eq	404984 <printf@plt+0x3484>  // b.none
  404adc:	b	404994 <printf@plt+0x3494>
  404ae0:	tst	w21, #0xff
  404ae4:	b.eq	4053f8 <printf@plt+0x3ef8>  // b.none
  404ae8:	ldp	w8, w9, [x23, #24]
  404aec:	cmp	w8, w9
  404af0:	b.lt	404b00 <printf@plt+0x3600>  // b.tstop
  404af4:	ldr	x0, [sp, #8]
  404af8:	bl	411b78 <_ZdlPvm@@Base+0x384>
  404afc:	ldr	w8, [x23, #24]
  404b00:	ldr	x9, [x23, #16]
  404b04:	add	w10, w8, #0x1
  404b08:	str	w10, [x23, #24]
  404b0c:	and	w10, w21, #0xff
  404b10:	cmp	w10, #0xa
  404b14:	strb	w21, [x9, w8, sxtw]
  404b18:	b.ne	404b2c <printf@plt+0x362c>  // b.any
  404b1c:	adrp	x9, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404b20:	ldr	w8, [x9, #140]
  404b24:	sub	w8, w8, #0x1
  404b28:	str	w8, [x9, #140]
  404b2c:	sub	x0, x29, #0x10
  404b30:	bl	411800 <_ZdlPvm@@Base+0xc>
  404b34:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404b38:	ldr	w21, [x8, #140]
  404b3c:	mov	w22, #0x2e                  	// #46
  404b40:	ldp	w8, w9, [x29, #-8]
  404b44:	cmp	w8, w9
  404b48:	b.lt	404b58 <printf@plt+0x3658>  // b.tstop
  404b4c:	sub	x0, x29, #0x10
  404b50:	bl	411b78 <_ZdlPvm@@Base+0x384>
  404b54:	ldur	w8, [x29, #-8]
  404b58:	ldur	x9, [x29, #-16]
  404b5c:	add	w10, w8, #0x1
  404b60:	cmp	w22, #0xa
  404b64:	stur	w10, [x29, #-8]
  404b68:	strb	w22, [x9, w8, sxtw]
  404b6c:	b.eq	404b84 <printf@plt+0x3684>  // b.none
  404b70:	mov	x0, x23
  404b74:	bl	40181c <printf@plt+0x31c>
  404b78:	mov	w22, w0
  404b7c:	cmn	w0, #0x1
  404b80:	b.ne	404b40 <printf@plt+0x3640>  // b.any
  404b84:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404b88:	ldr	x3, [x8, #24]
  404b8c:	sub	x2, x29, #0x10
  404b90:	mov	x0, x19
  404b94:	mov	w1, w24
  404b98:	mov	w4, w21
  404b9c:	bl	40a664 <printf@plt+0x9164>
  404ba0:	ldur	w8, [x29, #-8]
  404ba4:	cmp	w8, #0x3
  404ba8:	b.le	404c28 <printf@plt+0x3728>
  404bac:	ldur	x8, [x29, #-16]
  404bb0:	ldrb	w9, [x8]
  404bb4:	cmp	w9, #0x2e
  404bb8:	b.ne	404c38 <printf@plt+0x3738>  // b.any
  404bbc:	ldrb	w9, [x8, #1]
  404bc0:	cmp	w9, #0x54
  404bc4:	b.ne	404c38 <printf@plt+0x3738>  // b.any
  404bc8:	ldur	w9, [x29, #-8]
  404bcc:	cmp	w9, #0x2
  404bd0:	b.gt	404be8 <printf@plt+0x36e8>
  404bd4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x180c>
  404bd8:	mov	w0, #0x62                  	// #98
  404bdc:	add	x1, x1, #0x5e
  404be0:	bl	40faf8 <printf@plt+0xe5f8>
  404be4:	ldur	x8, [x29, #-16]
  404be8:	ldrb	w8, [x8, #2]
  404bec:	cmp	w8, #0x26
  404bf0:	b.ne	404c38 <printf@plt+0x3738>  // b.any
  404bf4:	ldr	x20, [sp, #64]
  404bf8:	ldr	x1, [sp, #32]
  404bfc:	mov	x0, x23
  404c00:	mov	x2, x20
  404c04:	bl	4038ec <printf@plt+0x23ec>
  404c08:	cmp	x0, #0x0
  404c0c:	cset	w21, eq  // eq = none
  404c10:	csel	x20, x20, x0, eq  // eq = none
  404c14:	str	x20, [sp, #64]
  404c18:	ldur	w8, [x29, #-8]
  404c1c:	cmp	w8, #0x3
  404c20:	b.lt	4048b8 <printf@plt+0x33b8>  // b.tstop
  404c24:	b	404c48 <printf@plt+0x3748>
  404c28:	mov	w21, wzr
  404c2c:	cmp	w8, #0x3
  404c30:	b.lt	4048b8 <printf@plt+0x33b8>  // b.tstop
  404c34:	b	404c48 <printf@plt+0x3748>
  404c38:	mov	w21, wzr
  404c3c:	ldur	w8, [x29, #-8]
  404c40:	cmp	w8, #0x3
  404c44:	b.lt	4048b8 <printf@plt+0x33b8>  // b.tstop
  404c48:	ldur	x8, [x29, #-16]
  404c4c:	ldrb	w9, [x8]
  404c50:	cmp	w9, #0x2e
  404c54:	b.ne	4048b8 <printf@plt+0x33b8>  // b.any
  404c58:	ldrb	w9, [x8, #1]
  404c5c:	cmp	w9, #0x6c
  404c60:	b.ne	4048b8 <printf@plt+0x33b8>  // b.any
  404c64:	ldur	w9, [x29, #-8]
  404c68:	cmp	w9, #0x2
  404c6c:	b.gt	404c84 <printf@plt+0x3784>
  404c70:	adrp	x1, 413000 <_ZdlPvm@@Base+0x180c>
  404c74:	mov	w0, #0x62                  	// #98
  404c78:	add	x1, x1, #0x5e
  404c7c:	bl	40faf8 <printf@plt+0xe5f8>
  404c80:	ldur	x8, [x29, #-16]
  404c84:	ldrb	w9, [x8, #2]
  404c88:	cmp	w9, #0x66
  404c8c:	b.ne	4048b8 <printf@plt+0x33b8>  // b.any
  404c90:	ldp	w9, w10, [x29, #-8]
  404c94:	cmp	w9, w10
  404c98:	b.lt	4048a0 <printf@plt+0x33a0>  // b.tstop
  404c9c:	sub	x0, x29, #0x10
  404ca0:	bl	411b78 <_ZdlPvm@@Base+0x384>
  404ca4:	b	404898 <printf@plt+0x3398>
  404ca8:	ldr	x20, [sp, #64]
  404cac:	ldr	x8, [x20, #48]
  404cb0:	ldr	x2, [x8, x25, lsl #3]
  404cb4:	mov	x0, x19
  404cb8:	mov	w1, w24
  404cbc:	bl	40b76c <printf@plt+0xa26c>
  404cc0:	ldrsw	x8, [x20]
  404cc4:	add	x25, x25, #0x1
  404cc8:	add	w24, w24, #0x1
  404ccc:	sub	x8, x8, #0x1
  404cd0:	cmp	x25, x8
  404cd4:	b.lt	404cac <printf@plt+0x37ac>  // b.tstop
  404cd8:	ldr	x8, [sp, #64]
  404cdc:	mov	w21, wzr
  404ce0:	str	wzr, [sp, #28]
  404ce4:	ldr	x8, [x8, #40]
  404ce8:	ldr	x8, [x8, w25, sxtw #3]
  404cec:	str	x8, [sp, #48]
  404cf0:	sxtw	x8, w25
  404cf4:	str	x8, [sp, #16]
  404cf8:	ldur	w8, [x29, #-52]
  404cfc:	cmp	w27, w8
  404d00:	b.eq	404d38 <printf@plt+0x3838>  // b.none
  404d04:	cmp	w27, #0xa
  404d08:	b.eq	404d38 <printf@plt+0x3838>  // b.none
  404d0c:	ldp	w8, w9, [x29, #-8]
  404d10:	cmp	w8, w9
  404d14:	b.lt	404d24 <printf@plt+0x3824>  // b.tstop
  404d18:	sub	x0, x29, #0x10
  404d1c:	bl	411b78 <_ZdlPvm@@Base+0x384>
  404d20:	ldur	w8, [x29, #-8]
  404d24:	ldur	x9, [x29, #-16]
  404d28:	add	w10, w8, #0x1
  404d2c:	stur	w10, [x29, #-8]
  404d30:	strb	w27, [x9, w8, sxtw]
  404d34:	b	404f2c <printf@plt+0x3a2c>
  404d38:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404d3c:	ldr	w20, [x8, #140]
  404d40:	ldr	x8, [sp, #32]
  404d44:	cmp	w27, #0xa
  404d48:	sub	w26, w20, #0x1
  404d4c:	ldrb	w8, [x8]
  404d50:	csel	w22, w26, w20, eq  // eq = none
  404d54:	tbz	w8, #6, 404d60 <printf@plt+0x3860>
  404d58:	sub	x0, x29, #0x10
  404d5c:	bl	41231c <_ZdlPvm@@Base+0xb28>
  404d60:	ldr	x8, [sp, #56]
  404d64:	cmp	w21, w8
  404d68:	b.ge	404e10 <printf@plt+0x3910>  // b.tcont
  404d6c:	ldr	x10, [sp, #48]
  404d70:	mov	w9, #0x38                  	// #56
  404d74:	smaddl	x8, w21, w9, x10
  404d78:	ldr	w8, [x8, #48]
  404d7c:	cmp	w8, #0x5
  404d80:	sxtw	x8, w21
  404d84:	b.ne	404e20 <printf@plt+0x3920>  // b.any
  404d88:	add	x19, x8, #0x1
  404d8c:	madd	x28, x8, x9, x10
  404d90:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  404d94:	sub	x0, x29, #0x20
  404d98:	add	x1, x1, #0x1e1
  404d9c:	bl	411884 <_ZdlPvm@@Base+0x90>
  404da0:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404da4:	ldr	x5, [x8, #24]
  404da8:	ldur	x0, [x29, #-40]
  404dac:	sub	x3, x29, #0x20
  404db0:	mov	w1, w24
  404db4:	mov	w2, w21
  404db8:	mov	x4, x28
  404dbc:	mov	w6, w22
  404dc0:	bl	40ae2c <printf@plt+0x992c>
  404dc4:	sub	x0, x29, #0x20
  404dc8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  404dcc:	ldur	x8, [x29, #-48]
  404dd0:	cmp	x8, x19
  404dd4:	b.eq	404e34 <printf@plt+0x3934>  // b.none
  404dd8:	ldr	w8, [x28, #104]
  404ddc:	add	w21, w21, #0x1
  404de0:	add	x19, x19, #0x1
  404de4:	add	x28, x28, #0x38
  404de8:	cmp	w8, #0x5
  404dec:	b.eq	404d90 <printf@plt+0x3890>  // b.none
  404df0:	ldur	x8, [x29, #-48]
  404df4:	sub	x21, x19, #0x1
  404df8:	cmp	x21, x8
  404dfc:	cset	w28, lt  // lt = tstop
  404e00:	ldur	x19, [x29, #-40]
  404e04:	cmp	w27, #0xa
  404e08:	b.ne	404e9c <printf@plt+0x399c>  // b.any
  404e0c:	b	404e50 <printf@plt+0x3950>
  404e10:	mov	w28, wzr
  404e14:	cmp	w27, #0xa
  404e18:	b.eq	404e50 <printf@plt+0x3950>  // b.none
  404e1c:	b	404e9c <printf@plt+0x399c>
  404e20:	mov	w28, #0x1                   	// #1
  404e24:	mov	x21, x8
  404e28:	cmp	w27, #0xa
  404e2c:	b.eq	404e50 <printf@plt+0x3950>  // b.none
  404e30:	b	404e9c <printf@plt+0x399c>
  404e34:	ldur	x8, [x29, #-48]
  404e38:	ldr	x21, [sp, #56]
  404e3c:	cmp	x19, x8
  404e40:	cset	w28, lt  // lt = tstop
  404e44:	ldur	x19, [x29, #-40]
  404e48:	cmp	w27, #0xa
  404e4c:	b.ne	404e9c <printf@plt+0x399c>  // b.any
  404e50:	ldur	w8, [x29, #-8]
  404e54:	cmp	w8, #0x2
  404e58:	b.ne	404e94 <printf@plt+0x3994>  // b.any
  404e5c:	ldur	x8, [x29, #-16]
  404e60:	ldrb	w9, [x8]
  404e64:	cmp	w9, #0x54
  404e68:	b.ne	404e94 <printf@plt+0x3994>  // b.any
  404e6c:	ldrb	w8, [x8, #1]
  404e70:	cmp	w8, #0x7b
  404e74:	b.ne	404e94 <printf@plt+0x3994>  // b.any
  404e78:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  404e7c:	sub	x0, x29, #0x10
  404e80:	add	x1, x1, #0x1e1
  404e84:	bl	411a3c <_ZdlPvm@@Base+0x248>
  404e88:	mov	w26, wzr
  404e8c:	add	w20, w22, #0x1
  404e90:	b	404f5c <printf@plt+0x3a5c>
  404e94:	mov	w27, #0xa                   	// #10
  404e98:	mov	w20, w26
  404e9c:	tbz	w28, #0, 404ed0 <printf@plt+0x39d0>
  404ea0:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  404ea4:	ldr	x9, [sp, #48]
  404ea8:	ldr	x5, [x8, #24]
  404eac:	mov	w8, #0x38                  	// #56
  404eb0:	smaddl	x4, w21, w8, x9
  404eb4:	sub	x3, x29, #0x10
  404eb8:	mov	x0, x19
  404ebc:	mov	w1, w24
  404ec0:	mov	w2, w21
  404ec4:	mov	w6, w20
  404ec8:	bl	40ae2c <printf@plt+0x992c>
  404ecc:	b	404f10 <printf@plt+0x3a10>
  404ed0:	ldur	w8, [x29, #-8]
  404ed4:	cbz	w8, 404f10 <printf@plt+0x3a10>
  404ed8:	cmp	w8, #0x2
  404edc:	b.lt	404f08 <printf@plt+0x3a08>  // b.tstop
  404ee0:	ldur	x9, [x29, #-16]
  404ee4:	ldrb	w10, [x9]
  404ee8:	cmp	w10, #0x5c
  404eec:	b.ne	404f08 <printf@plt+0x3a08>  // b.any
  404ef0:	ldrb	w9, [x9, #1]
  404ef4:	cmp	w9, #0x22
  404ef8:	b.ne	404f08 <printf@plt+0x3a08>  // b.any
  404efc:	mov	w8, #0x1                   	// #1
  404f00:	str	w8, [sp, #28]
  404f04:	b	404f10 <printf@plt+0x3a10>
  404f08:	ldr	w9, [sp, #28]
  404f0c:	cbz	w9, 4052c0 <printf@plt+0x3dc0>
  404f10:	cmp	w27, #0xa
  404f14:	add	w21, w21, #0x1
  404f18:	b.eq	405428 <printf@plt+0x3f28>  // b.none
  404f1c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  404f20:	sub	x0, x29, #0x10
  404f24:	add	x1, x1, #0x1e1
  404f28:	bl	411a3c <_ZdlPvm@@Base+0x248>
  404f2c:	mov	x0, x23
  404f30:	bl	40181c <printf@plt+0x31c>
  404f34:	mov	w27, w0
  404f38:	cmn	w0, #0x1
  404f3c:	b.ne	404cf8 <printf@plt+0x37f8>  // b.any
  404f40:	b	405428 <printf@plt+0x3f28>
  404f44:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  404f48:	mov	w0, #0x58b                 	// #1419
  404f4c:	add	x1, x1, #0x870
  404f50:	bl	40faf8 <printf@plt+0xe5f8>
  404f54:	cmp	w26, #0x7
  404f58:	b.eq	40536c <printf@plt+0x3e6c>  // b.none
  404f5c:	mov	x0, x23
  404f60:	bl	40181c <printf@plt+0x31c>
  404f64:	mov	w27, w0
  404f68:	cmn	w0, #0x1
  404f6c:	b.eq	405374 <printf@plt+0x3e74>  // b.none
  404f70:	cmp	w26, #0x6
  404f74:	b.hi	404f44 <printf@plt+0x3a44>  // b.pmore
  404f78:	adrp	x11, 412000 <_ZdlPvm@@Base+0x80c>
  404f7c:	mov	w8, w26
  404f80:	add	x11, x11, #0x7f4
  404f84:	adr	x9, 404f94 <printf@plt+0x3a94>
  404f88:	ldrb	w10, [x11, x8]
  404f8c:	add	x9, x9, x10, lsl #2
  404f90:	br	x9
  404f94:	cmp	w27, #0x54
  404f98:	b.eq	405284 <printf@plt+0x3d84>  // b.none
  404f9c:	cmp	w27, #0x2e
  404fa0:	b.ne	40528c <printf@plt+0x3d8c>  // b.any
  404fa4:	mov	w26, #0x4                   	// #4
  404fa8:	b	404f54 <printf@plt+0x3a54>
  404fac:	ldp	w8, w9, [x29, #-8]
  404fb0:	cmp	w27, #0xa
  404fb4:	cset	w26, ne  // ne = any
  404fb8:	cmp	w8, w9
  404fbc:	b.lt	404fcc <printf@plt+0x3acc>  // b.tstop
  404fc0:	sub	x0, x29, #0x10
  404fc4:	bl	411b78 <_ZdlPvm@@Base+0x384>
  404fc8:	ldur	w8, [x29, #-8]
  404fcc:	ldur	x9, [x29, #-16]
  404fd0:	add	w10, w8, #0x1
  404fd4:	stur	w10, [x29, #-8]
  404fd8:	b	405244 <printf@plt+0x3d44>
  404fdc:	cmp	w27, #0x7d
  404fe0:	b.eq	4051a8 <printf@plt+0x3ca8>  // b.none
  404fe4:	ldp	w8, w9, [x29, #-8]
  404fe8:	cmp	w8, w9
  404fec:	b.lt	404ffc <printf@plt+0x3afc>  // b.tstop
  404ff0:	sub	x0, x29, #0x10
  404ff4:	bl	411b78 <_ZdlPvm@@Base+0x384>
  404ff8:	ldur	w8, [x29, #-8]
  404ffc:	ldur	x9, [x29, #-16]
  405000:	add	w10, w8, #0x1
  405004:	stur	w10, [x29, #-8]
  405008:	mov	w10, #0x54                  	// #84
  40500c:	strb	w10, [x9, w8, sxtw]
  405010:	ldp	w8, w9, [x29, #-8]
  405014:	cmp	w8, w9
  405018:	b.lt	4052a4 <printf@plt+0x3da4>  // b.tstop
  40501c:	sub	x0, x29, #0x10
  405020:	bl	411b78 <_ZdlPvm@@Base+0x384>
  405024:	b	4052a0 <printf@plt+0x3da0>
  405028:	ldr	x8, [sp, #32]
  40502c:	ldrb	w8, [x8]
  405030:	tbz	w8, #6, 4051b0 <printf@plt+0x3cb0>
  405034:	cmp	w27, #0x20
  405038:	b.ne	4051a0 <printf@plt+0x3ca0>  // b.any
  40503c:	mov	x0, x23
  405040:	bl	40181c <printf@plt+0x31c>
  405044:	mov	w27, w0
  405048:	b	405034 <printf@plt+0x3b34>
  40504c:	cmp	w27, #0x6c
  405050:	b.ne	405134 <printf@plt+0x3c34>  // b.any
  405054:	mov	w26, #0x5                   	// #5
  405058:	b	404f54 <printf@plt+0x3a54>
  40505c:	cmp	w27, #0x66
  405060:	b.ne	405178 <printf@plt+0x3c78>  // b.any
  405064:	mov	w26, #0x6                   	// #6
  405068:	b	404f54 <printf@plt+0x3a54>
  40506c:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  405070:	ldr	w8, [x8, #452]
  405074:	cbz	w8, 40524c <printf@plt+0x3d4c>
  405078:	sub	x0, x29, #0x20
  40507c:	bl	411800 <_ZdlPvm@@Base+0xc>
  405080:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  405084:	sub	x0, x29, #0x10
  405088:	add	x1, x1, #0x8d8
  40508c:	bl	411c10 <_ZdlPvm@@Base+0x41c>
  405090:	cmn	w27, #0x1
  405094:	b.eq	4050d8 <printf@plt+0x3bd8>  // b.none
  405098:	ldp	w8, w9, [x29, #-24]
  40509c:	cmp	w8, w9
  4050a0:	b.lt	4050b0 <printf@plt+0x3bb0>  // b.tstop
  4050a4:	sub	x0, x29, #0x20
  4050a8:	bl	411b78 <_ZdlPvm@@Base+0x384>
  4050ac:	ldur	w8, [x29, #-24]
  4050b0:	ldur	x9, [x29, #-32]
  4050b4:	add	w10, w8, #0x1
  4050b8:	cmp	w27, #0xa
  4050bc:	stur	w10, [x29, #-24]
  4050c0:	strb	w27, [x9, w8, sxtw]
  4050c4:	b.eq	4050d8 <printf@plt+0x3bd8>  // b.none
  4050c8:	mov	x0, x23
  4050cc:	bl	40181c <printf@plt+0x31c>
  4050d0:	mov	w27, w0
  4050d4:	b	405090 <printf@plt+0x3b90>
  4050d8:	ldp	w8, w9, [x29, #-24]
  4050dc:	cmp	w8, w9
  4050e0:	b.lt	4050f0 <printf@plt+0x3bf0>  // b.tstop
  4050e4:	sub	x0, x29, #0x20
  4050e8:	bl	411b78 <_ZdlPvm@@Base+0x384>
  4050ec:	ldur	w8, [x29, #-24]
  4050f0:	ldur	x9, [x29, #-32]
  4050f4:	add	w10, w8, #0x1
  4050f8:	stur	w10, [x29, #-24]
  4050fc:	strb	wzr, [x9, w8, sxtw]
  405100:	ldur	x0, [x29, #-32]
  405104:	bl	41159c <printf@plt+0x1009c>
  405108:	ldur	w8, [x29, #-24]
  40510c:	sub	w1, w8, #0x1
  405110:	sub	x0, x29, #0x20
  405114:	bl	412120 <_ZdlPvm@@Base+0x92c>
  405118:	sub	x0, x29, #0x10
  40511c:	sub	x1, x29, #0x20
  405120:	bl	411ce8 <_ZdlPvm@@Base+0x4f4>
  405124:	sub	x0, x29, #0x20
  405128:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40512c:	mov	w26, wzr
  405130:	b	404f54 <printf@plt+0x3a54>
  405134:	ldp	w8, w9, [x29, #-8]
  405138:	cmp	w8, w9
  40513c:	b.lt	40514c <printf@plt+0x3c4c>  // b.tstop
  405140:	sub	x0, x29, #0x10
  405144:	bl	411b78 <_ZdlPvm@@Base+0x384>
  405148:	ldur	w8, [x29, #-8]
  40514c:	ldur	x9, [x29, #-16]
  405150:	add	w10, w8, #0x1
  405154:	stur	w10, [x29, #-8]
  405158:	mov	w10, #0x2e                  	// #46
  40515c:	strb	w10, [x9, w8, sxtw]
  405160:	ldp	w8, w9, [x29, #-8]
  405164:	cmp	w8, w9
  405168:	b.lt	4052a4 <printf@plt+0x3da4>  // b.tstop
  40516c:	sub	x0, x29, #0x10
  405170:	bl	411b78 <_ZdlPvm@@Base+0x384>
  405174:	b	4052a0 <printf@plt+0x3da0>
  405178:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  40517c:	sub	x0, x29, #0x10
  405180:	add	x1, x1, #0xf82
  405184:	bl	411c10 <_ZdlPvm@@Base+0x41c>
  405188:	ldp	w8, w9, [x29, #-8]
  40518c:	cmp	w8, w9
  405190:	b.lt	4052a4 <printf@plt+0x3da4>  // b.tstop
  405194:	sub	x0, x29, #0x10
  405198:	bl	411b78 <_ZdlPvm@@Base+0x384>
  40519c:	b	4052a0 <printf@plt+0x3da0>
  4051a0:	cmn	w27, #0x1
  4051a4:	b.ne	4051b0 <printf@plt+0x3cb0>  // b.any
  4051a8:	mov	w26, #0x3                   	// #3
  4051ac:	b	404f54 <printf@plt+0x3a54>
  4051b0:	cmp	w27, #0xa
  4051b4:	b.eq	404e9c <printf@plt+0x399c>  // b.none
  4051b8:	ldur	w8, [x29, #-52]
  4051bc:	cmp	w27, w8
  4051c0:	b.eq	404e9c <printf@plt+0x399c>  // b.none
  4051c4:	ldp	w8, w9, [x29, #-8]
  4051c8:	cmp	w8, w9
  4051cc:	b.lt	4051dc <printf@plt+0x3cdc>  // b.tstop
  4051d0:	sub	x0, x29, #0x10
  4051d4:	bl	411b78 <_ZdlPvm@@Base+0x384>
  4051d8:	ldur	w8, [x29, #-8]
  4051dc:	ldur	x9, [x29, #-16]
  4051e0:	add	w10, w8, #0x1
  4051e4:	stur	w10, [x29, #-8]
  4051e8:	mov	w10, #0x54                  	// #84
  4051ec:	strb	w10, [x9, w8, sxtw]
  4051f0:	ldp	w8, w9, [x29, #-8]
  4051f4:	cmp	w8, w9
  4051f8:	b.lt	405208 <printf@plt+0x3d08>  // b.tstop
  4051fc:	sub	x0, x29, #0x10
  405200:	bl	411b78 <_ZdlPvm@@Base+0x384>
  405204:	ldur	w8, [x29, #-8]
  405208:	ldur	x9, [x29, #-16]
  40520c:	add	w10, w8, #0x1
  405210:	stur	w10, [x29, #-8]
  405214:	mov	w10, #0x7d                  	// #125
  405218:	strb	w10, [x9, w8, sxtw]
  40521c:	ldp	w8, w9, [x29, #-8]
  405220:	cmp	w8, w9
  405224:	b.lt	405234 <printf@plt+0x3d34>  // b.tstop
  405228:	sub	x0, x29, #0x10
  40522c:	bl	411b78 <_ZdlPvm@@Base+0x384>
  405230:	ldur	w8, [x29, #-8]
  405234:	ldur	x9, [x29, #-16]
  405238:	add	w10, w8, #0x1
  40523c:	stur	w10, [x29, #-8]
  405240:	mov	w26, #0x1                   	// #1
  405244:	strb	w27, [x9, w8, sxtw]
  405248:	b	404f54 <printf@plt+0x3a54>
  40524c:	cmp	w27, #0x20
  405250:	b.eq	405078 <printf@plt+0x3b78>  // b.none
  405254:	cmp	w27, #0xa
  405258:	b.eq	405078 <printf@plt+0x3b78>  // b.none
  40525c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  405260:	sub	x0, x29, #0x10
  405264:	add	x1, x1, #0x8d8
  405268:	bl	411c10 <_ZdlPvm@@Base+0x41c>
  40526c:	ldp	w8, w9, [x29, #-8]
  405270:	cmp	w8, w9
  405274:	b.lt	405234 <printf@plt+0x3d34>  // b.tstop
  405278:	sub	x0, x29, #0x10
  40527c:	bl	411b78 <_ZdlPvm@@Base+0x384>
  405280:	b	405230 <printf@plt+0x3d30>
  405284:	mov	w26, #0x2                   	// #2
  405288:	b	404f54 <printf@plt+0x3a54>
  40528c:	ldp	w8, w9, [x29, #-8]
  405290:	cmp	w8, w9
  405294:	b.lt	4052a4 <printf@plt+0x3da4>  // b.tstop
  405298:	sub	x0, x29, #0x10
  40529c:	bl	411b78 <_ZdlPvm@@Base+0x384>
  4052a0:	ldur	w8, [x29, #-8]
  4052a4:	ldur	x9, [x29, #-16]
  4052a8:	add	w10, w8, #0x1
  4052ac:	cmp	w27, #0xa
  4052b0:	stur	w10, [x29, #-8]
  4052b4:	strb	w27, [x9, w8, sxtw]
  4052b8:	cset	w26, ne  // ne = any
  4052bc:	b	404f54 <printf@plt+0x3a54>
  4052c0:	cmp	w27, #0xa
  4052c4:	b.ne	405308 <printf@plt+0x3e08>  // b.any
  4052c8:	ldp	w8, w9, [x23, #24]
  4052cc:	cmp	w8, w9
  4052d0:	b.lt	4052e0 <printf@plt+0x3de0>  // b.tstop
  4052d4:	ldr	x0, [sp, #8]
  4052d8:	bl	411b78 <_ZdlPvm@@Base+0x384>
  4052dc:	ldr	w8, [x23, #24]
  4052e0:	ldr	x9, [x23, #16]
  4052e4:	add	w10, w8, #0x1
  4052e8:	str	w10, [x23, #24]
  4052ec:	mov	w10, #0xa                   	// #10
  4052f0:	strb	w10, [x9, w8, sxtw]
  4052f4:	adrp	x10, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4052f8:	ldr	w9, [x10, #140]
  4052fc:	ldur	w8, [x29, #-8]
  405300:	sub	w9, w9, #0x1
  405304:	str	w9, [x10, #140]
  405308:	ldur	w9, [x29, #-4]
  40530c:	cmp	w8, w9
  405310:	b.lt	405320 <printf@plt+0x3e20>  // b.tstop
  405314:	sub	x0, x29, #0x10
  405318:	bl	411b78 <_ZdlPvm@@Base+0x384>
  40531c:	ldur	w8, [x29, #-8]
  405320:	ldur	x9, [x29, #-16]
  405324:	add	w10, w8, #0x1
  405328:	stur	w10, [x29, #-8]
  40532c:	strb	wzr, [x9, w8, sxtw]
  405330:	ldur	x1, [x29, #-16]
  405334:	sub	x0, x29, #0x20
  405338:	bl	4100a8 <printf@plt+0xeba8>
  40533c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  405340:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  405344:	add	x2, x2, #0x8
  405348:	sub	x1, x29, #0x20
  40534c:	add	x0, x0, #0xfa9
  405350:	mov	x3, x2
  405354:	bl	4102f8 <printf@plt+0xedf8>
  405358:	cmp	w27, #0xa
  40535c:	b.eq	40541c <printf@plt+0x3f1c>  // b.none
  405360:	str	wzr, [sp, #28]
  405364:	add	w21, w21, #0x1
  405368:	b	404f1c <printf@plt+0x3a1c>
  40536c:	cmn	w27, #0x1
  405370:	b.ne	404e9c <printf@plt+0x399c>  // b.any
  405374:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  405378:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  40537c:	add	x1, x1, #0x8
  405380:	add	x0, x0, #0xf85
  405384:	mov	x2, x1
  405388:	mov	x3, x1
  40538c:	bl	4102f8 <printf@plt+0xedf8>
  405390:	ldr	x26, [sp, #56]
  405394:	mov	w21, #0x1                   	// #1
  405398:	sub	x0, x29, #0x10
  40539c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4053a0:	cbz	w21, 4048c4 <printf@plt+0x33c4>
  4053a4:	b	4054c0 <printf@plt+0x3fc0>
  4053a8:	bl	40a750 <printf@plt+0x9250>
  4053ac:	mov	w21, wzr
  4053b0:	cbz	w21, 4048c4 <printf@plt+0x33c4>
  4053b4:	b	4054c0 <printf@plt+0x3fc0>
  4053b8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  4053bc:	mov	w0, #0x32                  	// #50
  4053c0:	add	x1, x1, #0x870
  4053c4:	bl	40faf8 <printf@plt+0xe5f8>
  4053c8:	ldp	w8, w9, [x23, #24]
  4053cc:	cmp	w8, w9
  4053d0:	b.ge	40495c <printf@plt+0x345c>  // b.tcont
  4053d4:	b	404968 <printf@plt+0x3468>
  4053d8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  4053dc:	mov	w0, #0x32                  	// #50
  4053e0:	add	x1, x1, #0x870
  4053e4:	bl	40faf8 <printf@plt+0xe5f8>
  4053e8:	ldp	w8, w9, [x23, #24]
  4053ec:	cmp	w8, w9
  4053f0:	b.ge	404ab4 <printf@plt+0x35b4>  // b.tcont
  4053f4:	b	404ac0 <printf@plt+0x35c0>
  4053f8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x80c>
  4053fc:	mov	w0, #0x32                  	// #50
  405400:	add	x1, x1, #0x870
  405404:	bl	40faf8 <printf@plt+0xe5f8>
  405408:	mov	w21, wzr
  40540c:	ldp	w8, w9, [x23, #24]
  405410:	cmp	w8, w9
  405414:	b.ge	404af4 <printf@plt+0x35f4>  // b.tcont
  405418:	b	404b00 <printf@plt+0x3600>
  40541c:	mov	x0, x23
  405420:	bl	40181c <printf@plt+0x31c>
  405424:	add	w21, w21, #0x1
  405428:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40542c:	sub	x0, x29, #0x10
  405430:	add	x1, x1, #0x1e1
  405434:	bl	411a3c <_ZdlPvm@@Base+0x248>
  405438:	ldr	x26, [sp, #56]
  40543c:	mov	w8, #0x38                  	// #56
  405440:	ldr	x9, [sp, #48]
  405444:	cmp	w21, w26
  405448:	b.ge	40548c <printf@plt+0x3f8c>  // b.tcont
  40544c:	smaddl	x22, w21, w8, x9
  405450:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  405454:	ldr	w8, [x8, #140]
  405458:	adrp	x9, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40545c:	ldr	x5, [x9, #24]
  405460:	sub	w6, w8, #0x1
  405464:	sub	x3, x29, #0x10
  405468:	mov	x0, x19
  40546c:	mov	w1, w24
  405470:	mov	w2, w21
  405474:	mov	x4, x22
  405478:	bl	40ae2c <printf@plt+0x992c>
  40547c:	add	w21, w21, #0x1
  405480:	cmp	w26, w21
  405484:	add	x22, x22, #0x38
  405488:	b.ne	405450 <printf@plt+0x3f50>  // b.any
  40548c:	ldr	x8, [sp, #64]
  405490:	ldr	x9, [sp, #16]
  405494:	ldr	x8, [x8, #48]
  405498:	ldr	x2, [x8, x9, lsl #3]
  40549c:	mov	x0, x19
  4054a0:	mov	w1, w24
  4054a4:	bl	40b76c <printf@plt+0xa26c>
  4054a8:	mov	w21, wzr
  4054ac:	add	w24, w24, #0x1
  4054b0:	add	w25, w25, #0x1
  4054b4:	sub	x0, x29, #0x10
  4054b8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4054bc:	cbz	w21, 4048c4 <printf@plt+0x33c4>
  4054c0:	mov	w8, #0x1                   	// #1
  4054c4:	orr	w9, w8, w24
  4054c8:	cbnz	w9, 4054f8 <printf@plt+0x3ff8>
  4054cc:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4054d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x80c>
  4054d4:	add	x1, x1, #0x8
  4054d8:	add	x0, x0, #0xfca
  4054dc:	mov	x2, x1
  4054e0:	mov	x3, x1
  4054e4:	bl	4102f8 <printf@plt+0xedf8>
  4054e8:	b	4054fc <printf@plt+0x3ffc>
  4054ec:	mov	w8, wzr
  4054f0:	orr	w9, w8, w24
  4054f4:	cbz	w9, 4054cc <printf@plt+0x3fcc>
  4054f8:	cbz	w8, 405534 <printf@plt+0x4034>
  4054fc:	mov	x0, x19
  405500:	bl	40a384 <printf@plt+0x8e84>
  405504:	mov	x0, x19
  405508:	bl	4117e8 <_ZdlPv@@Base>
  40550c:	mov	x19, xzr
  405510:	mov	x0, x19
  405514:	ldp	x20, x19, [sp, #208]
  405518:	ldp	x22, x21, [sp, #192]
  40551c:	ldp	x24, x23, [sp, #176]
  405520:	ldp	x26, x25, [sp, #160]
  405524:	ldp	x28, x27, [sp, #144]
  405528:	ldp	x29, x30, [sp, #128]
  40552c:	add	sp, sp, #0xe0
  405530:	ret
  405534:	ldr	x20, [sp, #64]
  405538:	subs	w19, w26, #0x1
  40553c:	b.le	405570 <printf@plt+0x4070>
  405540:	mov	x21, xzr
  405544:	b	405554 <printf@plt+0x4054>
  405548:	add	x21, x21, #0x1
  40554c:	cmp	x19, x21
  405550:	b.eq	405570 <printf@plt+0x4070>  // b.none
  405554:	ldr	x8, [x20, #8]
  405558:	ldr	w2, [x8, x21, lsl #2]
  40555c:	tbnz	w2, #31, 405548 <printf@plt+0x4048>
  405560:	ldur	x0, [x29, #-40]
  405564:	mov	w1, w21
  405568:	bl	40a558 <printf@plt+0x9058>
  40556c:	b	405548 <printf@plt+0x4048>
  405570:	cmp	w26, #0x1
  405574:	b.lt	4055f4 <printf@plt+0x40f4>  // b.tstop
  405578:	mov	x21, xzr
  40557c:	mov	w19, #0x8                   	// #8
  405580:	b	405594 <printf@plt+0x4094>
  405584:	add	x21, x21, #0x1
  405588:	cmp	x26, x21
  40558c:	add	x19, x19, #0x10
  405590:	b.eq	4055b8 <printf@plt+0x40b8>  // b.none
  405594:	ldr	x8, [x20, #16]
  405598:	ldr	w9, [x8, x19]
  40559c:	cbz	w9, 405584 <printf@plt+0x4084>
  4055a0:	ldur	x0, [x29, #-40]
  4055a4:	add	x8, x8, x19
  4055a8:	sub	x2, x8, #0x8
  4055ac:	mov	w1, w21
  4055b0:	bl	40a500 <printf@plt+0x9000>
  4055b4:	b	405584 <printf@plt+0x4084>
  4055b8:	cmp	w26, #0x1
  4055bc:	b.lt	4055f4 <printf@plt+0x40f4>  // b.tstop
  4055c0:	ldur	x19, [x29, #-40]
  4055c4:	mov	x21, xzr
  4055c8:	b	4055d8 <printf@plt+0x40d8>
  4055cc:	add	x21, x21, #0x1
  4055d0:	cmp	x26, x21
  4055d4:	b.eq	4055fc <printf@plt+0x40fc>  // b.none
  4055d8:	ldr	x8, [x20, #24]
  4055dc:	ldrb	w8, [x8, x21]
  4055e0:	cbz	w8, 4055cc <printf@plt+0x40cc>
  4055e4:	mov	x0, x19
  4055e8:	mov	w1, w21
  4055ec:	bl	40a5b0 <printf@plt+0x90b0>
  4055f0:	b	4055cc <printf@plt+0x40cc>
  4055f4:	ldur	x19, [x29, #-40]
  4055f8:	b	405510 <printf@plt+0x4010>
  4055fc:	cmp	w26, #0x1
  405600:	b.lt	405510 <printf@plt+0x4010>  // b.tstop
  405604:	mov	x21, xzr
  405608:	b	405618 <printf@plt+0x4118>
  40560c:	add	x21, x21, #0x1
  405610:	cmp	x26, x21
  405614:	b.eq	405510 <printf@plt+0x4010>  // b.none
  405618:	ldr	x8, [x20, #32]
  40561c:	ldrb	w8, [x8, x21]
  405620:	cbz	w8, 40560c <printf@plt+0x410c>
  405624:	mov	x0, x19
  405628:	mov	w1, w21
  40562c:	bl	40a5fc <printf@plt+0x90fc>
  405630:	b	40560c <printf@plt+0x410c>
  405634:	b	4056a0 <printf@plt+0x41a0>
  405638:	b	4056a0 <printf@plt+0x41a0>
  40563c:	mov	x20, x0
  405640:	mov	x0, x19
  405644:	bl	4117e8 <_ZdlPv@@Base>
  405648:	mov	x0, x20
  40564c:	bl	4014a0 <_Unwind_Resume@plt>
  405650:	b	4056a0 <printf@plt+0x41a0>
  405654:	b	4056a0 <printf@plt+0x41a0>
  405658:	b	4056a0 <printf@plt+0x41a0>
  40565c:	b	4056a0 <printf@plt+0x41a0>
  405660:	b	4056a0 <printf@plt+0x41a0>
  405664:	b	4056a0 <printf@plt+0x41a0>
  405668:	b	405690 <printf@plt+0x4190>
  40566c:	b	4056a0 <printf@plt+0x41a0>
  405670:	b	4056a0 <printf@plt+0x41a0>
  405674:	b	4056a0 <printf@plt+0x41a0>
  405678:	b	4056a0 <printf@plt+0x41a0>
  40567c:	b	4056a0 <printf@plt+0x41a0>
  405680:	b	4056a0 <printf@plt+0x41a0>
  405684:	b	4056a0 <printf@plt+0x41a0>
  405688:	b	405690 <printf@plt+0x4190>
  40568c:	b	4056a0 <printf@plt+0x41a0>
  405690:	mov	x20, x0
  405694:	sub	x0, x29, #0x20
  405698:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40569c:	b	4056a4 <printf@plt+0x41a4>
  4056a0:	mov	x20, x0
  4056a4:	sub	x0, x29, #0x10
  4056a8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4056ac:	mov	x0, x20
  4056b0:	bl	4014a0 <_Unwind_Resume@plt>
  4056b4:	sub	sp, sp, #0x80
  4056b8:	stp	x29, x30, [sp, #32]
  4056bc:	stp	x28, x27, [sp, #48]
  4056c0:	stp	x26, x25, [sp, #64]
  4056c4:	stp	x24, x23, [sp, #80]
  4056c8:	stp	x22, x21, [sp, #96]
  4056cc:	stp	x20, x19, [sp, #112]
  4056d0:	add	x29, sp, #0x20
  4056d4:	adrp	x24, 429000 <_Znam@GLIBCXX_3.4>
  4056d8:	mov	w19, w0
  4056dc:	ldr	x8, [x1]
  4056e0:	ldr	x0, [x24, #440]
  4056e4:	mov	x20, x1
  4056e8:	adrp	x1, 429000 <_Znam@GLIBCXX_3.4>
  4056ec:	adrp	x9, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4056f0:	add	x1, x1, #0x1c8
  4056f4:	str	x8, [x9, #144]
  4056f8:	bl	4014e0 <setbuf@plt>
  4056fc:	adrp	x21, 413000 <_ZdlPvm@@Base+0x180c>
  405700:	adrp	x22, 412000 <_ZdlPvm@@Base+0x80c>
  405704:	adrp	x23, 412000 <_ZdlPvm@@Base+0x80c>
  405708:	add	x21, x21, #0x12
  40570c:	add	x22, x22, #0x800
  405710:	adrp	x25, 429000 <_Znam@GLIBCXX_3.4>
  405714:	mov	w26, #0x1                   	// #1
  405718:	add	x23, x23, #0x870
  40571c:	mov	w0, w19
  405720:	mov	x1, x20
  405724:	mov	x2, x21
  405728:	mov	x3, x22
  40572c:	mov	x4, xzr
  405730:	bl	41148c <printf@plt+0xff8c>
  405734:	cmp	w0, #0x53
  405738:	b.gt	405754 <printf@plt+0x4254>
  40573c:	cmn	w0, #0x1
  405740:	b.eq	405788 <printf@plt+0x4288>  // b.none
  405744:	cmp	w0, #0x43
  405748:	b.ne	405770 <printf@plt+0x4270>  // b.any
  40574c:	str	w26, [x25, #452]
  405750:	b	40571c <printf@plt+0x421c>
  405754:	cmp	w0, #0x54
  405758:	b.eq	40571c <printf@plt+0x421c>  // b.none
  40575c:	cmp	w0, #0x76
  405760:	b.eq	405978 <printf@plt+0x4478>  // b.none
  405764:	cmp	w0, #0x100
  405768:	b.ne	405778 <printf@plt+0x4278>  // b.any
  40576c:	b	405994 <printf@plt+0x4494>
  405770:	cmp	w0, #0x3f
  405774:	b.eq	4059a8 <printf@plt+0x44a8>  // b.none
  405778:	mov	w0, #0x63e                 	// #1598
  40577c:	mov	x1, x23
  405780:	bl	40faf8 <printf@plt+0xe5f8>
  405784:	b	40571c <printf@plt+0x421c>
  405788:	adrp	x0, 413000 <_ZdlPvm@@Base+0x180c>
  40578c:	add	x0, x0, #0x9a
  405790:	bl	401260 <puts@plt>
  405794:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  405798:	ldrsw	x8, [x8, #384]
  40579c:	cmp	w8, w19
  4057a0:	b.ge	4058e0 <printf@plt+0x43e0>  // b.tcont
  4057a4:	add	x26, x20, x8, lsl #3
  4057a8:	adrp	x20, 412000 <_ZdlPvm@@Base+0x80c>
  4057ac:	adrp	x22, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4057b0:	adrp	x23, 413000 <_ZdlPvm@@Base+0x180c>
  4057b4:	sub	w27, w19, w8
  4057b8:	adrp	x28, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4057bc:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4057c0:	mov	w21, #0x1                   	// #1
  4057c4:	add	x20, x20, #0xd22
  4057c8:	add	x22, x22, #0x8
  4057cc:	add	x23, x23, #0x47
  4057d0:	b	405818 <printf@plt+0x4318>
  4057d4:	ldr	x1, [x26]
  4057d8:	add	x0, sp, #0x10
  4057dc:	bl	4100a8 <printf@plt+0xeba8>
  4057e0:	ldr	w0, [x25]
  4057e4:	bl	401320 <strerror@plt>
  4057e8:	mov	x1, x0
  4057ec:	mov	x0, sp
  4057f0:	bl	4100a8 <printf@plt+0xeba8>
  4057f4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x180c>
  4057f8:	add	x1, sp, #0x10
  4057fc:	mov	x2, sp
  405800:	add	x0, x0, #0x33
  405804:	mov	x3, x22
  405808:	bl	410360 <printf@plt+0xee60>
  40580c:	subs	w27, w27, #0x1
  405810:	add	x26, x26, #0x8
  405814:	b.eq	405914 <printf@plt+0x4414>  // b.none
  405818:	ldr	x24, [x26]
  40581c:	ldrb	w8, [x24]
  405820:	cmp	w8, #0x2d
  405824:	b.ne	405830 <printf@plt+0x4330>  // b.any
  405828:	ldrb	w8, [x24, #1]
  40582c:	cbz	w8, 4058b4 <printf@plt+0x43b4>
  405830:	bl	4013f0 <__errno_location@plt>
  405834:	mov	x25, x0
  405838:	str	wzr, [x0]
  40583c:	mov	x0, x24
  405840:	mov	x1, x20
  405844:	bl	401410 <fopen@plt>
  405848:	cbz	x0, 4057d4 <printf@plt+0x42d4>
  40584c:	str	w21, [x19, #140]
  405850:	ldr	x1, [x26]
  405854:	mov	x24, x0
  405858:	add	x0, sp, #0x10
  40585c:	bl	411884 <_ZdlPvm@@Base+0x90>
  405860:	ldp	w8, w9, [sp, #24]
  405864:	cmp	w8, w9
  405868:	b.lt	405878 <printf@plt+0x4378>  // b.tstop
  40586c:	add	x0, sp, #0x10
  405870:	bl	411b78 <_ZdlPvm@@Base+0x384>
  405874:	ldr	w8, [sp, #24]
  405878:	ldr	x9, [sp, #16]
  40587c:	add	w10, w8, #0x1
  405880:	str	w10, [sp, #24]
  405884:	strb	wzr, [x9, w8, sxtw]
  405888:	add	x0, sp, #0x10
  40588c:	bl	411740 <printf@plt+0x10240>
  405890:	ldr	x1, [sp, #16]
  405894:	mov	x0, x23
  405898:	str	x1, [x28, #24]
  40589c:	bl	401500 <printf@plt>
  4058a0:	mov	x0, x24
  4058a4:	bl	401ac8 <printf@plt+0x5c8>
  4058a8:	add	x0, sp, #0x10
  4058ac:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4058b0:	b	40580c <printf@plt+0x430c>
  4058b4:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  4058b8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x180c>
  4058bc:	add	x8, x8, #0xeb
  4058c0:	add	x0, x0, #0xe5
  4058c4:	str	x8, [x28, #24]
  4058c8:	str	w21, [x19, #140]
  4058cc:	bl	401260 <puts@plt>
  4058d0:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  4058d4:	ldr	x0, [x8, #424]
  4058d8:	bl	401ac8 <printf@plt+0x5c8>
  4058dc:	b	40580c <printf@plt+0x430c>
  4058e0:	adrp	x9, 413000 <_ZdlPvm@@Base+0x180c>
  4058e4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x180c>
  4058e8:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4058ec:	add	x9, x9, #0xeb
  4058f0:	adrp	x10, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4058f4:	mov	w11, #0x1                   	// #1
  4058f8:	add	x0, x0, #0xe5
  4058fc:	str	x9, [x8, #24]
  405900:	str	w11, [x10, #140]
  405904:	bl	401260 <puts@plt>
  405908:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  40590c:	ldr	x0, [x8, #424]
  405910:	bl	401ac8 <printf@plt+0x5c8>
  405914:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  405918:	ldr	x19, [x8, #432]
  40591c:	mov	x0, x19
  405920:	bl	4014b0 <ferror@plt>
  405924:	cbz	w0, 405948 <printf@plt+0x4448>
  405928:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40592c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x180c>
  405930:	add	x1, x1, #0x8
  405934:	add	x0, x0, #0x51
  405938:	mov	x2, x1
  40593c:	mov	x3, x1
  405940:	bl	410360 <printf@plt+0xee60>
  405944:	b	405954 <printf@plt+0x4454>
  405948:	mov	x0, x19
  40594c:	bl	4013d0 <fflush@plt>
  405950:	tbnz	w0, #31, 405928 <printf@plt+0x4428>
  405954:	ldp	x20, x19, [sp, #112]
  405958:	ldp	x22, x21, [sp, #96]
  40595c:	ldp	x24, x23, [sp, #80]
  405960:	ldp	x26, x25, [sp, #64]
  405964:	ldp	x28, x27, [sp, #48]
  405968:	ldp	x29, x30, [sp, #32]
  40596c:	mov	w0, wzr
  405970:	add	sp, sp, #0x80
  405974:	ret
  405978:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  40597c:	ldr	x1, [x8, #416]
  405980:	adrp	x0, 413000 <_ZdlPvm@@Base+0x180c>
  405984:	add	x0, x0, #0x17
  405988:	bl	401500 <printf@plt>
  40598c:	mov	w0, wzr
  405990:	bl	401480 <exit@plt>
  405994:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  405998:	ldr	x0, [x8, #432]
  40599c:	bl	4059cc <printf@plt+0x44cc>
  4059a0:	mov	w0, wzr
  4059a4:	bl	401480 <exit@plt>
  4059a8:	ldr	x0, [x24, #440]
  4059ac:	bl	4059cc <printf@plt+0x44cc>
  4059b0:	mov	w0, #0x1                   	// #1
  4059b4:	bl	401480 <exit@plt>
  4059b8:	mov	x19, x0
  4059bc:	add	x0, sp, #0x10
  4059c0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4059c4:	mov	x0, x19
  4059c8:	bl	4014a0 <_Unwind_Resume@plt>
  4059cc:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4059d0:	ldr	x2, [x8, #144]
  4059d4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x180c>
  4059d8:	add	x1, x1, #0x7a
  4059dc:	b	4012a0 <fprintf@plt>
  4059e0:	ldrsw	x2, [x0, #8]
  4059e4:	cbz	w2, 4059fc <printf@plt+0x44fc>
  4059e8:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  4059ec:	ldr	x0, [x0]
  4059f0:	ldr	x3, [x8, #432]
  4059f4:	mov	w1, #0x1                   	// #1
  4059f8:	b	401490 <fwrite@plt>
  4059fc:	ret
  405a00:	stp	x29, x30, [sp, #-32]!
  405a04:	stp	x20, x19, [sp, #16]
  405a08:	mov	x29, sp
  405a0c:	mov	x19, x0
  405a10:	ldr	x0, [x0, #56]
  405a14:	bl	405aa0 <printf@plt+0x45a0>
  405a18:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  405a1c:	ldr	x0, [x19, #64]
  405a20:	ldr	x1, [x20, #432]
  405a24:	bl	401240 <fputs@plt>
  405a28:	ldr	x19, [x19, #56]
  405a2c:	ldr	w8, [x19, #16]
  405a30:	cbz	w8, 405a4c <printf@plt+0x454c>
  405a34:	ldr	x3, [x20, #432]
  405a38:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405a3c:	add	x0, x0, #0x501
  405a40:	mov	w1, #0xc                   	// #12
  405a44:	mov	w2, #0x1                   	// #1
  405a48:	bl	401490 <fwrite@plt>
  405a4c:	ldrh	w8, [x19, #2]
  405a50:	cbz	w8, 405a6c <printf@plt+0x456c>
  405a54:	ldr	x3, [x20, #432]
  405a58:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405a5c:	add	x0, x0, #0x50e
  405a60:	mov	w1, #0xb                   	// #11
  405a64:	mov	w2, #0x1                   	// #1
  405a68:	bl	401490 <fwrite@plt>
  405a6c:	ldrb	w8, [x19, #45]
  405a70:	cbz	w8, 405a94 <printf@plt+0x4594>
  405a74:	ldr	x3, [x20, #432]
  405a78:	ldp	x20, x19, [sp, #16]
  405a7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405a80:	add	x0, x0, #0x48d
  405a84:	mov	w1, #0x7                   	// #7
  405a88:	mov	w2, #0x1                   	// #1
  405a8c:	ldp	x29, x30, [sp], #32
  405a90:	b	401490 <fwrite@plt>
  405a94:	ldp	x20, x19, [sp, #16]
  405a98:	ldp	x29, x30, [sp], #32
  405a9c:	ret
  405aa0:	sub	sp, sp, #0x30
  405aa4:	stp	x29, x30, [sp, #16]
  405aa8:	stp	x20, x19, [sp, #32]
  405aac:	add	x29, sp, #0x10
  405ab0:	ldr	w8, [x0, #16]
  405ab4:	mov	x19, x0
  405ab8:	cbz	w8, 405ae0 <printf@plt+0x45e0>
  405abc:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405ac0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405ac4:	add	x2, x2, #0x1d0
  405ac8:	add	x1, x19, #0x8
  405acc:	add	x0, x0, #0x4f6
  405ad0:	mov	x3, x2
  405ad4:	mov	x4, x2
  405ad8:	mov	x5, x2
  405adc:	bl	405ff4 <printf@plt+0x4af4>
  405ae0:	ldrh	w8, [x19, #2]
  405ae4:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  405ae8:	cbz	w8, 405b5c <printf@plt+0x465c>
  405aec:	ldr	x3, [x20, #432]
  405af0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405af4:	add	x0, x0, #0x4fd
  405af8:	mov	w1, #0x3                   	// #3
  405afc:	mov	w2, #0x1                   	// #1
  405b00:	bl	401490 <fwrite@plt>
  405b04:	ldrsh	w8, [x19]
  405b08:	cmp	w8, #0x0
  405b0c:	b.le	405b20 <printf@plt+0x4620>
  405b10:	mov	w0, #0x2b                  	// #43
  405b14:	ldr	x1, [x20, #432]
  405b18:	bl	4012b0 <putc@plt>
  405b1c:	b	405b24 <printf@plt+0x4624>
  405b20:	tbnz	w8, #31, 405b8c <printf@plt+0x468c>
  405b24:	ldrsh	w0, [x19, #2]
  405b28:	mov	x8, sp
  405b2c:	bl	412458 <_ZdlPvm@@Base+0xc64>
  405b30:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405b34:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405b38:	add	x2, x2, #0x1d0
  405b3c:	add	x0, x0, #0x4f9
  405b40:	mov	x1, sp
  405b44:	mov	x3, x2
  405b48:	mov	x4, x2
  405b4c:	mov	x5, x2
  405b50:	bl	405ff4 <printf@plt+0x4af4>
  405b54:	mov	x0, sp
  405b58:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  405b5c:	ldrb	w8, [x19, #45]
  405b60:	cbz	w8, 405b7c <printf@plt+0x467c>
  405b64:	ldr	x3, [x20, #432]
  405b68:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405b6c:	add	x0, x0, #0x465
  405b70:	mov	w1, #0x8                   	// #8
  405b74:	mov	w2, #0x1                   	// #1
  405b78:	bl	401490 <fwrite@plt>
  405b7c:	ldp	x20, x19, [sp, #32]
  405b80:	ldp	x29, x30, [sp, #16]
  405b84:	add	sp, sp, #0x30
  405b88:	ret
  405b8c:	mov	w0, #0x2d                  	// #45
  405b90:	b	405b14 <printf@plt+0x4614>
  405b94:	mov	x19, x0
  405b98:	mov	x0, sp
  405b9c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  405ba0:	mov	x0, x19
  405ba4:	bl	4014a0 <_Unwind_Resume@plt>
  405ba8:	stp	x29, x30, [sp, #-32]!
  405bac:	stp	x20, x19, [sp, #16]
  405bb0:	ldr	w8, [x0, #16]
  405bb4:	mov	x19, x0
  405bb8:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  405bbc:	mov	x29, sp
  405bc0:	cbz	w8, 405bdc <printf@plt+0x46dc>
  405bc4:	ldr	x3, [x20, #432]
  405bc8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405bcc:	add	x0, x0, #0x501
  405bd0:	mov	w1, #0xc                   	// #12
  405bd4:	mov	w2, #0x1                   	// #1
  405bd8:	bl	401490 <fwrite@plt>
  405bdc:	ldrh	w8, [x19, #2]
  405be0:	cbz	w8, 405bfc <printf@plt+0x46fc>
  405be4:	ldr	x3, [x20, #432]
  405be8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405bec:	add	x0, x0, #0x50e
  405bf0:	mov	w1, #0xb                   	// #11
  405bf4:	mov	w2, #0x1                   	// #1
  405bf8:	bl	401490 <fwrite@plt>
  405bfc:	ldrb	w8, [x19, #45]
  405c00:	cbz	w8, 405c24 <printf@plt+0x4724>
  405c04:	ldr	x3, [x20, #432]
  405c08:	ldp	x20, x19, [sp, #16]
  405c0c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405c10:	add	x0, x0, #0x48d
  405c14:	mov	w1, #0x7                   	// #7
  405c18:	mov	w2, #0x1                   	// #1
  405c1c:	ldp	x29, x30, [sp], #32
  405c20:	b	401490 <fwrite@plt>
  405c24:	ldp	x20, x19, [sp, #16]
  405c28:	ldp	x29, x30, [sp], #32
  405c2c:	ret
  405c30:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  405c34:	add	x8, x8, #0x128
  405c38:	mov	w9, #0xffffffff            	// #-1
  405c3c:	mov	x10, #0xffffffffffffffff    	// #-1
  405c40:	stp	x8, xzr, [x0]
  405c44:	str	w9, [x0, #16]
  405c48:	stp	xzr, x10, [x0, #24]
  405c4c:	stp	x10, x1, [x0, #40]
  405c50:	str	x2, [x0, #56]
  405c54:	ret
  405c58:	brk	#0x1
  405c5c:	mov	w0, wzr
  405c60:	ret
  405c64:	ret
  405c68:	mov	x0, xzr
  405c6c:	ret
  405c70:	mov	x0, xzr
  405c74:	ret
  405c78:	mov	x0, xzr
  405c7c:	ret
  405c80:	ret
  405c84:	ldr	x8, [x0, #24]
  405c88:	ldr	w1, [x0, #16]
  405c8c:	mov	x0, x8
  405c90:	b	405c94 <printf@plt+0x4794>
  405c94:	sub	sp, sp, #0x60
  405c98:	stp	x29, x30, [sp, #48]
  405c9c:	stp	x22, x21, [sp, #64]
  405ca0:	stp	x20, x19, [sp, #80]
  405ca4:	add	x29, sp, #0x30
  405ca8:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405cac:	ldr	w8, [x21, #480]
  405cb0:	mov	w20, w1
  405cb4:	mov	x19, x0
  405cb8:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405cbc:	cbnz	w8, 405cd4 <printf@plt+0x47d4>
  405cc0:	ldr	x1, [x22, #504]
  405cc4:	cbz	x1, 405cd4 <printf@plt+0x47d4>
  405cc8:	mov	x0, x19
  405ccc:	bl	401420 <strcmp@plt>
  405cd0:	cbz	w0, 405d80 <printf@plt+0x4880>
  405cd4:	sub	x0, x29, #0x10
  405cd8:	mov	x1, x19
  405cdc:	bl	411884 <_ZdlPvm@@Base+0x90>
  405ce0:	ldp	w8, w9, [x29, #-8]
  405ce4:	cmp	w8, w9
  405ce8:	b.lt	405cf8 <printf@plt+0x47f8>  // b.tstop
  405cec:	sub	x0, x29, #0x10
  405cf0:	bl	411b78 <_ZdlPvm@@Base+0x384>
  405cf4:	ldur	w8, [x29, #-8]
  405cf8:	ldur	x9, [x29, #-16]
  405cfc:	add	w10, w8, #0x1
  405d00:	stur	w10, [x29, #-8]
  405d04:	strb	wzr, [x9, w8, sxtw]
  405d08:	sub	x0, x29, #0x10
  405d0c:	bl	411740 <printf@plt+0x10240>
  405d10:	add	x8, sp, #0x10
  405d14:	mov	w0, w20
  405d18:	bl	412458 <_ZdlPvm@@Base+0xc64>
  405d1c:	ldur	x1, [x29, #-16]
  405d20:	mov	x0, sp
  405d24:	bl	411884 <_ZdlPvm@@Base+0x90>
  405d28:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405d2c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  405d30:	add	x3, x3, #0x1d0
  405d34:	add	x0, x0, #0x861
  405d38:	add	x1, sp, #0x10
  405d3c:	mov	x2, sp
  405d40:	mov	x4, x3
  405d44:	mov	x5, x3
  405d48:	bl	405ff4 <printf@plt+0x4af4>
  405d4c:	mov	x0, sp
  405d50:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  405d54:	add	x0, sp, #0x10
  405d58:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  405d5c:	str	x19, [x22, #504]
  405d60:	str	wzr, [x21, #480]
  405d64:	sub	x0, x29, #0x10
  405d68:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  405d6c:	ldp	x20, x19, [sp, #80]
  405d70:	ldp	x22, x21, [sp, #64]
  405d74:	ldp	x29, x30, [sp, #48]
  405d78:	add	sp, sp, #0x60
  405d7c:	ret
  405d80:	sub	x8, x29, #0x10
  405d84:	mov	w0, w20
  405d88:	bl	412458 <_ZdlPvm@@Base+0xc64>
  405d8c:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405d90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  405d94:	add	x2, x2, #0x1d0
  405d98:	add	x0, x0, #0x859
  405d9c:	sub	x1, x29, #0x10
  405da0:	mov	x3, x2
  405da4:	mov	x4, x2
  405da8:	mov	x5, x2
  405dac:	bl	405ff4 <printf@plt+0x4af4>
  405db0:	b	405d64 <printf@plt+0x4864>
  405db4:	b	405ddc <printf@plt+0x48dc>
  405db8:	mov	x19, x0
  405dbc:	mov	x0, sp
  405dc0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  405dc4:	b	405dcc <printf@plt+0x48cc>
  405dc8:	mov	x19, x0
  405dcc:	add	x0, sp, #0x10
  405dd0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  405dd4:	b	405de0 <printf@plt+0x48e0>
  405dd8:	b	405ddc <printf@plt+0x48dc>
  405ddc:	mov	x19, x0
  405de0:	sub	x0, x29, #0x10
  405de4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  405de8:	mov	x0, x19
  405dec:	bl	4014a0 <_Unwind_Resume@plt>
  405df0:	mov	w0, #0xffffffff            	// #-1
  405df4:	ret
  405df8:	ret
  405dfc:	ret
  405e00:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  405e04:	mov	w8, #0xffffffff            	// #-1
  405e08:	mov	x9, #0xffffffffffffffff    	// #-1
  405e0c:	add	x10, x10, #0x1a0
  405e10:	stp	x1, x2, [x0, #48]
  405e14:	str	w8, [x0, #16]
  405e18:	stp	xzr, x9, [x0, #24]
  405e1c:	str	x9, [x0, #40]
  405e20:	stp	x10, xzr, [x0]
  405e24:	ret
  405e28:	ret
  405e2c:	ret
  405e30:	sub	sp, sp, #0x30
  405e34:	stp	x29, x30, [sp, #16]
  405e38:	stp	x20, x19, [sp, #32]
  405e3c:	add	x29, sp, #0x10
  405e40:	ldp	w2, w8, [x0, #32]
  405e44:	cmp	w2, w8
  405e48:	b.eq	405fa8 <printf@plt+0x4aa8>  // b.none
  405e4c:	ldr	x8, [x0, #56]
  405e50:	mov	x19, x0
  405e54:	ldr	w8, [x8, #40]
  405e58:	cbz	w8, 405eb8 <printf@plt+0x49b8>
  405e5c:	cmp	w8, #0x2
  405e60:	b.eq	405f58 <printf@plt+0x4a58>  // b.none
  405e64:	cmp	w8, #0x1
  405e68:	b.ne	405fb8 <printf@plt+0x4ab8>  // b.any
  405e6c:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405e70:	add	x19, x19, #0x202
  405e74:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  405e78:	add	x1, x1, #0xf2e
  405e7c:	mov	x0, x19
  405e80:	bl	401340 <sprintf@plt>
  405e84:	mov	x0, sp
  405e88:	mov	x1, x19
  405e8c:	bl	411884 <_ZdlPvm@@Base+0x90>
  405e90:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405e94:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405e98:	add	x2, x2, #0x1d0
  405e9c:	add	x0, x0, #0x128
  405ea0:	mov	x1, sp
  405ea4:	mov	x3, x2
  405ea8:	mov	x4, x2
  405eac:	mov	x5, x2
  405eb0:	bl	405ff4 <printf@plt+0x4af4>
  405eb4:	b	405fa0 <printf@plt+0x4aa0>
  405eb8:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405ebc:	add	x20, x20, #0x202
  405ec0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  405ec4:	add	x1, x1, #0xf2e
  405ec8:	mov	x0, x20
  405ecc:	bl	401340 <sprintf@plt>
  405ed0:	mov	x0, sp
  405ed4:	mov	x1, x20
  405ed8:	bl	411884 <_ZdlPvm@@Base+0x90>
  405edc:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405ee0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405ee4:	add	x2, x2, #0x1d0
  405ee8:	add	x0, x0, #0x128
  405eec:	mov	x1, sp
  405ef0:	mov	x3, x2
  405ef4:	mov	x4, x2
  405ef8:	mov	x5, x2
  405efc:	bl	405ff4 <printf@plt+0x4af4>
  405f00:	mov	x0, sp
  405f04:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  405f08:	ldr	w2, [x19, #32]
  405f0c:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405f10:	add	x19, x19, #0x202
  405f14:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  405f18:	add	x1, x1, #0xf2e
  405f1c:	mov	x0, x19
  405f20:	bl	401340 <sprintf@plt>
  405f24:	mov	x0, sp
  405f28:	mov	x1, x19
  405f2c:	bl	411884 <_ZdlPvm@@Base+0x90>
  405f30:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405f34:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405f38:	add	x2, x2, #0x1d0
  405f3c:	add	x0, x0, #0x136
  405f40:	mov	x1, sp
  405f44:	mov	x3, x2
  405f48:	mov	x4, x2
  405f4c:	mov	x5, x2
  405f50:	bl	405ff4 <printf@plt+0x4af4>
  405f54:	b	405fa0 <printf@plt+0x4aa0>
  405f58:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405f5c:	add	x19, x19, #0x202
  405f60:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  405f64:	add	x1, x1, #0xf2e
  405f68:	mov	x0, x19
  405f6c:	bl	401340 <sprintf@plt>
  405f70:	mov	x0, sp
  405f74:	mov	x1, x19
  405f78:	bl	411884 <_ZdlPvm@@Base+0x90>
  405f7c:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  405f80:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  405f84:	add	x2, x2, #0x1d0
  405f88:	add	x0, x0, #0x153
  405f8c:	mov	x1, sp
  405f90:	mov	x3, x2
  405f94:	mov	x4, x2
  405f98:	mov	x5, x2
  405f9c:	bl	405ff4 <printf@plt+0x4af4>
  405fa0:	mov	x0, sp
  405fa4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  405fa8:	ldp	x20, x19, [sp, #32]
  405fac:	ldp	x29, x30, [sp, #16]
  405fb0:	add	sp, sp, #0x30
  405fb4:	ret
  405fb8:	ldp	x20, x19, [sp, #32]
  405fbc:	ldp	x29, x30, [sp, #16]
  405fc0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  405fc4:	add	x1, x1, #0x176
  405fc8:	mov	w0, #0x1a8                 	// #424
  405fcc:	add	sp, sp, #0x30
  405fd0:	b	40faf8 <printf@plt+0xe5f8>
  405fd4:	b	405fe0 <printf@plt+0x4ae0>
  405fd8:	b	405fe0 <printf@plt+0x4ae0>
  405fdc:	b	405fe0 <printf@plt+0x4ae0>
  405fe0:	mov	x19, x0
  405fe4:	mov	x0, sp
  405fe8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  405fec:	mov	x0, x19
  405ff0:	bl	4014a0 <_Unwind_Resume@plt>
  405ff4:	stp	x29, x30, [sp, #-96]!
  405ff8:	str	x27, [sp, #16]
  405ffc:	stp	x26, x25, [sp, #32]
  406000:	stp	x24, x23, [sp, #48]
  406004:	stp	x22, x21, [sp, #64]
  406008:	stp	x20, x19, [sp, #80]
  40600c:	mov	x29, sp
  406010:	cbz	x0, 406124 <printf@plt+0x4c24>
  406014:	adrp	x24, 414000 <_ZdlPvm@@Base+0x280c>
  406018:	adrp	x25, 413000 <_ZdlPvm@@Base+0x180c>
  40601c:	mov	x19, x5
  406020:	mov	x20, x4
  406024:	mov	x21, x3
  406028:	mov	x22, x2
  40602c:	mov	x23, x1
  406030:	add	x24, x24, #0x176
  406034:	add	x25, x25, #0xf0
  406038:	adrp	x26, 429000 <_Znam@GLIBCXX_3.4>
  40603c:	b	406054 <printf@plt+0x4b54>
  406040:	ldr	x0, [x23]
  406044:	ldr	x3, [x26, #432]
  406048:	mov	w1, #0x1                   	// #1
  40604c:	bl	401490 <fwrite@plt>
  406050:	mov	x0, x27
  406054:	mov	x27, x0
  406058:	ldrb	w8, [x27], #1
  40605c:	cmp	w8, #0x25
  406060:	b.eq	40607c <printf@plt+0x4b7c>  // b.none
  406064:	cbz	w8, 406124 <printf@plt+0x4c24>
  406068:	ldr	x1, [x26, #432]
  40606c:	mov	w0, w8
  406070:	bl	4012b0 <putc@plt>
  406074:	mov	x0, x27
  406078:	b	406054 <printf@plt+0x4b54>
  40607c:	ldrb	w8, [x0, #1]
  406080:	add	x27, x0, #0x2
  406084:	sub	w8, w8, #0x25
  406088:	cmp	w8, #0x14
  40608c:	b.hi	4060b0 <printf@plt+0x4bb0>  // b.pmore
  406090:	adr	x9, 406054 <printf@plt+0x4b54>
  406094:	ldrb	w10, [x25, x8]
  406098:	add	x9, x9, x10, lsl #2
  40609c:	mov	x0, x27
  4060a0:	br	x9
  4060a4:	ldr	x1, [x26, #432]
  4060a8:	mov	w0, #0x25                  	// #37
  4060ac:	b	406070 <printf@plt+0x4b70>
  4060b0:	mov	w0, #0xbc2                 	// #3010
  4060b4:	mov	x1, x24
  4060b8:	bl	40faf8 <printf@plt+0xe5f8>
  4060bc:	mov	x0, x27
  4060c0:	b	406054 <printf@plt+0x4b54>
  4060c4:	ldrsw	x2, [x22, #8]
  4060c8:	mov	x0, x27
  4060cc:	cbz	w2, 406054 <printf@plt+0x4b54>
  4060d0:	ldr	x0, [x22]
  4060d4:	b	406044 <printf@plt+0x4b44>
  4060d8:	ldrsw	x2, [x21, #8]
  4060dc:	mov	x0, x27
  4060e0:	cbz	w2, 406054 <printf@plt+0x4b54>
  4060e4:	ldr	x0, [x21]
  4060e8:	b	406044 <printf@plt+0x4b44>
  4060ec:	ldrsw	x2, [x20, #8]
  4060f0:	mov	x0, x27
  4060f4:	cbz	w2, 406054 <printf@plt+0x4b54>
  4060f8:	ldr	x0, [x20]
  4060fc:	b	406044 <printf@plt+0x4b44>
  406100:	ldrsw	x2, [x19, #8]
  406104:	mov	x0, x27
  406108:	cbz	w2, 406054 <printf@plt+0x4b54>
  40610c:	ldr	x0, [x19]
  406110:	b	406044 <printf@plt+0x4b44>
  406114:	ldrsw	x2, [x23, #8]
  406118:	mov	x0, x27
  40611c:	cbz	w2, 406054 <printf@plt+0x4b54>
  406120:	b	406040 <printf@plt+0x4b40>
  406124:	ldp	x20, x19, [sp, #80]
  406128:	ldp	x22, x21, [sp, #64]
  40612c:	ldp	x24, x23, [sp, #48]
  406130:	ldp	x26, x25, [sp, #32]
  406134:	ldr	x27, [sp, #16]
  406138:	ldp	x29, x30, [sp], #96
  40613c:	ret
  406140:	stp	x29, x30, [sp, #-32]!
  406144:	stp	x20, x19, [sp, #16]
  406148:	mov	x29, sp
  40614c:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406150:	add	x20, x20, #0x202
  406154:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406158:	mov	w2, w0
  40615c:	add	x1, x1, #0xf2e
  406160:	mov	x0, x20
  406164:	mov	x19, x8
  406168:	bl	401340 <sprintf@plt>
  40616c:	mov	x0, x19
  406170:	mov	x1, x20
  406174:	ldp	x20, x19, [sp, #16]
  406178:	ldp	x29, x30, [sp], #32
  40617c:	b	411884 <_ZdlPvm@@Base+0x90>
  406180:	stp	x29, x30, [sp, #-32]!
  406184:	stp	x20, x19, [sp, #16]
  406188:	mov	x29, sp
  40618c:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  406190:	ldr	x3, [x20, #432]
  406194:	mov	x19, x0
  406198:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40619c:	add	x0, x0, #0x190
  4061a0:	mov	w1, #0x3                   	// #3
  4061a4:	mov	w2, #0x1                   	// #1
  4061a8:	bl	401490 <fwrite@plt>
  4061ac:	ldr	x8, [x19]
  4061b0:	mov	x0, x19
  4061b4:	ldr	x8, [x8, #104]
  4061b8:	blr	x8
  4061bc:	ldr	x1, [x20, #432]
  4061c0:	mov	w0, #0xa                   	// #10
  4061c4:	bl	4012b0 <putc@plt>
  4061c8:	ldr	x0, [x19, #24]
  4061cc:	ldr	w1, [x19, #16]
  4061d0:	bl	405c94 <printf@plt+0x4794>
  4061d4:	ldr	x3, [x20, #432]
  4061d8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4061dc:	add	x0, x0, #0x1b0
  4061e0:	mov	w1, #0x2                   	// #2
  4061e4:	mov	w2, #0x1                   	// #1
  4061e8:	bl	401490 <fwrite@plt>
  4061ec:	ldr	x8, [x19]
  4061f0:	mov	x0, x19
  4061f4:	mov	w1, wzr
  4061f8:	ldr	x8, [x8, #112]
  4061fc:	blr	x8
  406200:	ldr	x1, [x20, #432]
  406204:	ldp	x20, x19, [sp, #16]
  406208:	mov	w0, #0xa                   	// #10
  40620c:	ldp	x29, x30, [sp], #32
  406210:	b	4012b0 <putc@plt>
  406214:	ret
  406218:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40621c:	mov	w8, #0xffffffff            	// #-1
  406220:	mov	x9, #0xffffffffffffffff    	// #-1
  406224:	add	x10, x10, #0x228
  406228:	stp	x1, x2, [x0, #48]
  40622c:	str	w8, [x0, #16]
  406230:	stp	xzr, x9, [x0, #24]
  406234:	str	x9, [x0, #40]
  406238:	stp	x10, xzr, [x0]
  40623c:	ret
  406240:	mov	w0, wzr
  406244:	ret
  406248:	mov	w8, #0xffffffff            	// #-1
  40624c:	str	w8, [x0, #16]
  406250:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  406254:	mov	x9, #0xffffffffffffffff    	// #-1
  406258:	add	x8, x8, #0x2b0
  40625c:	stp	xzr, x9, [x0, #24]
  406260:	stp	x9, x1, [x0, #40]
  406264:	stp	x8, xzr, [x0]
  406268:	stp	x2, x3, [x0, #56]
  40626c:	ret
  406270:	stp	x29, x30, [sp, #-32]!
  406274:	str	x19, [sp, #16]
  406278:	mov	x19, x0
  40627c:	ldr	x0, [x0, #64]
  406280:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  406284:	add	x8, x8, #0x2b0
  406288:	mov	x29, sp
  40628c:	str	x8, [x19]
  406290:	bl	4012e0 <free@plt>
  406294:	mov	x0, x19
  406298:	ldr	x19, [sp, #16]
  40629c:	ldp	x29, x30, [sp], #32
  4062a0:	b	4117e8 <_ZdlPv@@Base>
  4062a4:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  4062a8:	mov	w8, #0xffffffff            	// #-1
  4062ac:	mov	x9, #0xffffffffffffffff    	// #-1
  4062b0:	add	x10, x10, #0x338
  4062b4:	stp	x2, x3, [x0, #56]
  4062b8:	str	w8, [x0, #16]
  4062bc:	stp	xzr, x9, [x0, #24]
  4062c0:	stp	x9, x1, [x0, #40]
  4062c4:	stp	x10, xzr, [x0]
  4062c8:	ret
  4062cc:	sub	sp, sp, #0x40
  4062d0:	stp	x29, x30, [sp, #16]
  4062d4:	stp	x22, x21, [sp, #32]
  4062d8:	stp	x20, x19, [sp, #48]
  4062dc:	add	x29, sp, #0x10
  4062e0:	ldr	w2, [x0, #40]
  4062e4:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4062e8:	add	x20, x20, #0x210
  4062ec:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4062f0:	mov	x19, x0
  4062f4:	add	x1, x1, #0xf34
  4062f8:	mov	x0, x20
  4062fc:	bl	401340 <sprintf@plt>
  406300:	mov	x0, sp
  406304:	mov	x1, x20
  406308:	bl	411884 <_ZdlPvm@@Base+0x90>
  40630c:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406310:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406314:	add	x2, x2, #0x1d0
  406318:	add	x0, x0, #0x194
  40631c:	mov	x1, sp
  406320:	mov	x3, x2
  406324:	mov	x4, x2
  406328:	mov	x5, x2
  40632c:	bl	405ff4 <printf@plt+0x4af4>
  406330:	mov	x0, sp
  406334:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406338:	ldr	x0, [x19, #56]
  40633c:	bl	405aa0 <printf@plt+0x45a0>
  406340:	ldp	w22, w20, [x19, #40]
  406344:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406348:	add	x21, x21, #0x248
  40634c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406350:	add	x1, x1, #0xf0f
  406354:	mov	x0, x21
  406358:	mov	w2, w22
  40635c:	bl	401340 <sprintf@plt>
  406360:	cmp	w20, w22
  406364:	b.eq	406384 <printf@plt+0x4e84>  // b.none
  406368:	mov	x0, x21
  40636c:	bl	401290 <strlen@plt>
  406370:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406374:	add	x0, x21, x0
  406378:	add	x1, x1, #0xf01
  40637c:	mov	w2, w20
  406380:	bl	401340 <sprintf@plt>
  406384:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406388:	add	x1, x1, #0x248
  40638c:	mov	x0, sp
  406390:	bl	411884 <_ZdlPvm@@Base+0x90>
  406394:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406398:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40639c:	add	x2, x2, #0x1d0
  4063a0:	add	x0, x0, #0x1a1
  4063a4:	mov	x1, sp
  4063a8:	mov	x3, x2
  4063ac:	mov	x4, x2
  4063b0:	mov	x5, x2
  4063b4:	bl	405ff4 <printf@plt+0x4af4>
  4063b8:	mov	x0, sp
  4063bc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4063c0:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  4063c4:	ldr	x0, [x19, #64]
  4063c8:	ldr	x1, [x20, #432]
  4063cc:	bl	401240 <fputs@plt>
  4063d0:	ldr	x3, [x20, #432]
  4063d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4063d8:	add	x0, x0, #0x1ec
  4063dc:	mov	w1, #0x6                   	// #6
  4063e0:	mov	w2, #0x1                   	// #1
  4063e4:	bl	401490 <fwrite@plt>
  4063e8:	ldr	x19, [x19, #56]
  4063ec:	ldr	w8, [x19, #16]
  4063f0:	cbz	w8, 40640c <printf@plt+0x4f0c>
  4063f4:	ldr	x3, [x20, #432]
  4063f8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4063fc:	add	x0, x0, #0x501
  406400:	mov	w1, #0xc                   	// #12
  406404:	mov	w2, #0x1                   	// #1
  406408:	bl	401490 <fwrite@plt>
  40640c:	ldrh	w8, [x19, #2]
  406410:	cbz	w8, 40642c <printf@plt+0x4f2c>
  406414:	ldr	x3, [x20, #432]
  406418:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40641c:	add	x0, x0, #0x50e
  406420:	mov	w1, #0xb                   	// #11
  406424:	mov	w2, #0x1                   	// #1
  406428:	bl	401490 <fwrite@plt>
  40642c:	ldrb	w8, [x19, #45]
  406430:	cbz	w8, 40644c <printf@plt+0x4f4c>
  406434:	ldr	x3, [x20, #432]
  406438:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40643c:	add	x0, x0, #0x48d
  406440:	mov	w1, #0x7                   	// #7
  406444:	mov	w2, #0x1                   	// #1
  406448:	bl	401490 <fwrite@plt>
  40644c:	ldp	x20, x19, [sp, #48]
  406450:	ldp	x22, x21, [sp, #32]
  406454:	ldp	x29, x30, [sp, #16]
  406458:	add	sp, sp, #0x40
  40645c:	ret
  406460:	b	406464 <printf@plt+0x4f64>
  406464:	mov	x19, x0
  406468:	mov	x0, sp
  40646c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406470:	mov	x0, x19
  406474:	bl	4014a0 <_Unwind_Resume@plt>
  406478:	stp	x29, x30, [sp, #-32]!
  40647c:	stp	x20, x19, [sp, #16]
  406480:	mov	x29, sp
  406484:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406488:	add	x20, x20, #0x210
  40648c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406490:	mov	w2, w0
  406494:	add	x1, x1, #0xf34
  406498:	mov	x0, x20
  40649c:	mov	x19, x8
  4064a0:	bl	401340 <sprintf@plt>
  4064a4:	mov	x0, x19
  4064a8:	mov	x1, x20
  4064ac:	ldp	x20, x19, [sp, #16]
  4064b0:	ldp	x29, x30, [sp], #32
  4064b4:	b	411884 <_ZdlPvm@@Base+0x90>
  4064b8:	stp	x29, x30, [sp, #-48]!
  4064bc:	stp	x22, x21, [sp, #16]
  4064c0:	stp	x20, x19, [sp, #32]
  4064c4:	mov	x29, sp
  4064c8:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4064cc:	mov	w20, w1
  4064d0:	mov	w22, w0
  4064d4:	add	x21, x21, #0x248
  4064d8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4064dc:	add	x1, x1, #0xf0f
  4064e0:	mov	x0, x21
  4064e4:	mov	w2, w22
  4064e8:	mov	x19, x8
  4064ec:	bl	401340 <sprintf@plt>
  4064f0:	cmp	w20, w22
  4064f4:	b.eq	406514 <printf@plt+0x5014>  // b.none
  4064f8:	mov	x0, x21
  4064fc:	bl	401290 <strlen@plt>
  406500:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406504:	add	x0, x21, x0
  406508:	add	x1, x1, #0xf01
  40650c:	mov	w2, w20
  406510:	bl	401340 <sprintf@plt>
  406514:	mov	x0, x19
  406518:	ldp	x20, x19, [sp, #32]
  40651c:	ldp	x22, x21, [sp, #16]
  406520:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406524:	add	x1, x1, #0x248
  406528:	ldp	x29, x30, [sp], #48
  40652c:	b	411884 <_ZdlPvm@@Base+0x90>
  406530:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  406534:	mov	w8, #0xffffffff            	// #-1
  406538:	mov	x9, #0xffffffffffffffff    	// #-1
  40653c:	add	x10, x10, #0x3c0
  406540:	stp	x2, x3, [x0, #56]
  406544:	str	w8, [x0, #16]
  406548:	stp	xzr, x9, [x0, #24]
  40654c:	stp	x9, x1, [x0, #40]
  406550:	stp	x10, xzr, [x0]
  406554:	ret
  406558:	sub	sp, sp, #0x40
  40655c:	stp	x29, x30, [sp, #16]
  406560:	stp	x22, x21, [sp, #32]
  406564:	stp	x20, x19, [sp, #48]
  406568:	add	x29, sp, #0x10
  40656c:	mov	x19, x0
  406570:	ldr	x0, [x0, #24]
  406574:	ldr	w1, [x19, #16]
  406578:	bl	405c94 <printf@plt+0x4794>
  40657c:	ldp	w22, w20, [x19, #40]
  406580:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406584:	add	x21, x21, #0x248
  406588:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40658c:	add	x1, x1, #0xf0f
  406590:	mov	x0, x21
  406594:	mov	w2, w22
  406598:	bl	401340 <sprintf@plt>
  40659c:	cmp	w20, w22
  4065a0:	b.eq	4065c0 <printf@plt+0x50c0>  // b.none
  4065a4:	mov	x0, x21
  4065a8:	bl	401290 <strlen@plt>
  4065ac:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4065b0:	add	x0, x21, x0
  4065b4:	add	x1, x1, #0xf01
  4065b8:	mov	w2, w20
  4065bc:	bl	401340 <sprintf@plt>
  4065c0:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4065c4:	add	x1, x1, #0x248
  4065c8:	mov	x0, sp
  4065cc:	bl	411884 <_ZdlPvm@@Base+0x90>
  4065d0:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4065d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4065d8:	add	x2, x2, #0x1d0
  4065dc:	add	x0, x0, #0x1b3
  4065e0:	mov	x1, sp
  4065e4:	mov	x3, x2
  4065e8:	mov	x4, x2
  4065ec:	mov	x5, x2
  4065f0:	bl	405ff4 <printf@plt+0x4af4>
  4065f4:	mov	x0, sp
  4065f8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4065fc:	mov	x0, x19
  406600:	bl	405a00 <printf@plt+0x4500>
  406604:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  406608:	ldr	x3, [x8, #432]
  40660c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406610:	add	x0, x0, #0x1cb
  406614:	mov	w1, #0x7                   	// #7
  406618:	mov	w2, #0x1                   	// #1
  40661c:	bl	401490 <fwrite@plt>
  406620:	ldp	x20, x19, [sp, #48]
  406624:	ldp	x22, x21, [sp, #32]
  406628:	ldp	x29, x30, [sp, #16]
  40662c:	add	sp, sp, #0x40
  406630:	ret
  406634:	mov	x19, x0
  406638:	mov	x0, sp
  40663c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406640:	mov	x0, x19
  406644:	bl	4014a0 <_Unwind_Resume@plt>
  406648:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40664c:	mov	w8, #0xffffffff            	// #-1
  406650:	mov	x9, #0xffffffffffffffff    	// #-1
  406654:	add	x10, x10, #0x448
  406658:	stp	x2, x3, [x0, #56]
  40665c:	str	w8, [x0, #16]
  406660:	stp	xzr, x9, [x0, #24]
  406664:	stp	x9, x1, [x0, #40]
  406668:	stp	x10, xzr, [x0]
  40666c:	ret
  406670:	sub	sp, sp, #0x30
  406674:	stp	x29, x30, [sp, #16]
  406678:	stp	x20, x19, [sp, #32]
  40667c:	add	x29, sp, #0x10
  406680:	ldr	w2, [x0, #40]
  406684:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406688:	add	x20, x20, #0x210
  40668c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406690:	mov	x19, x0
  406694:	add	x1, x1, #0xf34
  406698:	mov	x0, x20
  40669c:	bl	401340 <sprintf@plt>
  4066a0:	mov	x0, sp
  4066a4:	mov	x1, x20
  4066a8:	bl	411884 <_ZdlPvm@@Base+0x90>
  4066ac:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4066b0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4066b4:	add	x2, x2, #0x1d0
  4066b8:	add	x0, x0, #0x194
  4066bc:	mov	x1, sp
  4066c0:	mov	x3, x2
  4066c4:	mov	x4, x2
  4066c8:	mov	x5, x2
  4066cc:	bl	405ff4 <printf@plt+0x4af4>
  4066d0:	mov	x0, sp
  4066d4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4066d8:	mov	x0, x19
  4066dc:	bl	405a00 <printf@plt+0x4500>
  4066e0:	ldp	x20, x19, [sp, #32]
  4066e4:	ldp	x29, x30, [sp, #16]
  4066e8:	add	sp, sp, #0x30
  4066ec:	ret
  4066f0:	mov	x19, x0
  4066f4:	mov	x0, sp
  4066f8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4066fc:	mov	x0, x19
  406700:	bl	4014a0 <_Unwind_Resume@plt>
  406704:	sub	sp, sp, #0x30
  406708:	stp	x29, x30, [sp, #16]
  40670c:	str	x19, [sp, #32]
  406710:	add	x29, sp, #0x10
  406714:	ldr	w2, [x0, #44]
  406718:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40671c:	add	x19, x19, #0x21e
  406720:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406724:	add	x1, x1, #0xf3a
  406728:	mov	x0, x19
  40672c:	bl	401340 <sprintf@plt>
  406730:	mov	x0, sp
  406734:	mov	x1, x19
  406738:	bl	411884 <_ZdlPvm@@Base+0x90>
  40673c:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406740:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406744:	add	x2, x2, #0x1d0
  406748:	add	x0, x0, #0x1d3
  40674c:	mov	x1, sp
  406750:	mov	x3, x2
  406754:	mov	x4, x2
  406758:	mov	x5, x2
  40675c:	bl	405ff4 <printf@plt+0x4af4>
  406760:	mov	x0, sp
  406764:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406768:	ldr	x19, [sp, #32]
  40676c:	ldp	x29, x30, [sp, #16]
  406770:	add	sp, sp, #0x30
  406774:	ret
  406778:	mov	x19, x0
  40677c:	mov	x0, sp
  406780:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406784:	mov	x0, x19
  406788:	bl	4014a0 <_Unwind_Resume@plt>
  40678c:	stp	x29, x30, [sp, #-32]!
  406790:	stp	x20, x19, [sp, #16]
  406794:	mov	x29, sp
  406798:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40679c:	add	x20, x20, #0x21e
  4067a0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4067a4:	mov	w2, w0
  4067a8:	add	x1, x1, #0xf3a
  4067ac:	mov	x0, x20
  4067b0:	mov	x19, x8
  4067b4:	bl	401340 <sprintf@plt>
  4067b8:	mov	x0, x19
  4067bc:	mov	x1, x20
  4067c0:	ldp	x20, x19, [sp, #16]
  4067c4:	ldp	x29, x30, [sp], #32
  4067c8:	b	411884 <_ZdlPvm@@Base+0x90>
  4067cc:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  4067d0:	mov	w8, #0xffffffff            	// #-1
  4067d4:	mov	x9, #0xffffffffffffffff    	// #-1
  4067d8:	add	x10, x10, #0x4d0
  4067dc:	stp	x2, x3, [x0, #56]
  4067e0:	str	w8, [x0, #16]
  4067e4:	stp	xzr, x9, [x0, #24]
  4067e8:	stp	x9, x1, [x0, #40]
  4067ec:	stp	x10, xzr, [x0]
  4067f0:	ret
  4067f4:	sub	sp, sp, #0x30
  4067f8:	stp	x29, x30, [sp, #16]
  4067fc:	stp	x20, x19, [sp, #32]
  406800:	add	x29, sp, #0x10
  406804:	ldr	w2, [x0, #40]
  406808:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40680c:	add	x20, x20, #0x210
  406810:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406814:	mov	x19, x0
  406818:	add	x1, x1, #0xf34
  40681c:	mov	x0, x20
  406820:	bl	401340 <sprintf@plt>
  406824:	mov	x0, sp
  406828:	mov	x1, x20
  40682c:	bl	411884 <_ZdlPvm@@Base+0x90>
  406830:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406834:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406838:	add	x2, x2, #0x1d0
  40683c:	add	x0, x0, #0x194
  406840:	mov	x1, sp
  406844:	mov	x3, x2
  406848:	mov	x4, x2
  40684c:	mov	x5, x2
  406850:	bl	405ff4 <printf@plt+0x4af4>
  406854:	mov	x0, sp
  406858:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40685c:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  406860:	ldr	x3, [x20, #432]
  406864:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406868:	add	x0, x0, #0x1dc
  40686c:	mov	w1, #0x2                   	// #2
  406870:	mov	w2, #0x1                   	// #1
  406874:	bl	401490 <fwrite@plt>
  406878:	mov	x0, x19
  40687c:	bl	405a00 <printf@plt+0x4500>
  406880:	ldr	x1, [x20, #432]
  406884:	mov	w0, #0x2                   	// #2
  406888:	bl	401390 <fputc@plt>
  40688c:	ldp	x20, x19, [sp, #32]
  406890:	ldp	x29, x30, [sp, #16]
  406894:	add	sp, sp, #0x30
  406898:	ret
  40689c:	mov	x19, x0
  4068a0:	mov	x0, sp
  4068a4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4068a8:	mov	x0, x19
  4068ac:	bl	4014a0 <_Unwind_Resume@plt>
  4068b0:	sub	sp, sp, #0x30
  4068b4:	stp	x29, x30, [sp, #16]
  4068b8:	str	x19, [sp, #32]
  4068bc:	add	x29, sp, #0x10
  4068c0:	ldr	w2, [x0, #44]
  4068c4:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4068c8:	add	x19, x19, #0x21e
  4068cc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4068d0:	add	x1, x1, #0xf3a
  4068d4:	mov	x0, x19
  4068d8:	bl	401340 <sprintf@plt>
  4068dc:	mov	x0, sp
  4068e0:	mov	x1, x19
  4068e4:	bl	411884 <_ZdlPvm@@Base+0x90>
  4068e8:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4068ec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4068f0:	add	x2, x2, #0x1d0
  4068f4:	add	x0, x0, #0x1d3
  4068f8:	mov	x1, sp
  4068fc:	mov	x3, x2
  406900:	mov	x4, x2
  406904:	mov	x5, x2
  406908:	bl	405ff4 <printf@plt+0x4af4>
  40690c:	mov	x0, sp
  406910:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406914:	ldr	x19, [sp, #32]
  406918:	ldp	x29, x30, [sp, #16]
  40691c:	add	sp, sp, #0x30
  406920:	ret
  406924:	mov	x19, x0
  406928:	mov	x0, sp
  40692c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406930:	mov	x0, x19
  406934:	bl	4014a0 <_Unwind_Resume@plt>
  406938:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40693c:	mov	w8, #0xffffffff            	// #-1
  406940:	mov	x9, #0xffffffffffffffff    	// #-1
  406944:	add	x10, x10, #0x558
  406948:	stp	x2, x3, [x0, #56]
  40694c:	str	w8, [x0, #16]
  406950:	stp	xzr, x9, [x0, #24]
  406954:	stp	x9, x1, [x0, #40]
  406958:	stp	x10, xzr, [x0]
  40695c:	ret
  406960:	sub	sp, sp, #0x30
  406964:	stp	x29, x30, [sp, #16]
  406968:	stp	x20, x19, [sp, #32]
  40696c:	add	x29, sp, #0x10
  406970:	ldr	w2, [x0, #40]
  406974:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406978:	add	x20, x20, #0x210
  40697c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406980:	mov	x19, x0
  406984:	add	x1, x1, #0xf34
  406988:	mov	x0, x20
  40698c:	bl	401340 <sprintf@plt>
  406990:	mov	x0, sp
  406994:	mov	x1, x20
  406998:	bl	411884 <_ZdlPvm@@Base+0x90>
  40699c:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4069a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4069a4:	add	x2, x2, #0x1d0
  4069a8:	add	x0, x0, #0x194
  4069ac:	mov	x1, sp
  4069b0:	mov	x3, x2
  4069b4:	mov	x4, x2
  4069b8:	mov	x5, x2
  4069bc:	bl	405ff4 <printf@plt+0x4af4>
  4069c0:	mov	x0, sp
  4069c4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4069c8:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  4069cc:	ldr	x3, [x20, #432]
  4069d0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4069d4:	add	x0, x0, #0x1dc
  4069d8:	mov	w1, #0x2                   	// #2
  4069dc:	mov	w2, #0x1                   	// #1
  4069e0:	bl	401490 <fwrite@plt>
  4069e4:	mov	x0, x19
  4069e8:	bl	405a00 <printf@plt+0x4500>
  4069ec:	ldr	x3, [x20, #432]
  4069f0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4069f4:	add	x0, x0, #0x1df
  4069f8:	mov	w1, #0x2                   	// #2
  4069fc:	mov	w2, #0x1                   	// #1
  406a00:	bl	401490 <fwrite@plt>
  406a04:	ldp	x20, x19, [sp, #32]
  406a08:	ldp	x29, x30, [sp, #16]
  406a0c:	add	sp, sp, #0x30
  406a10:	ret
  406a14:	mov	x19, x0
  406a18:	mov	x0, sp
  406a1c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406a20:	mov	x0, x19
  406a24:	bl	4014a0 <_Unwind_Resume@plt>
  406a28:	sub	sp, sp, #0x30
  406a2c:	stp	x29, x30, [sp, #16]
  406a30:	str	x19, [sp, #32]
  406a34:	add	x29, sp, #0x10
  406a38:	ldr	w2, [x0, #44]
  406a3c:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406a40:	add	x19, x19, #0x21e
  406a44:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406a48:	add	x1, x1, #0xf3a
  406a4c:	mov	x0, x19
  406a50:	bl	401340 <sprintf@plt>
  406a54:	mov	x0, sp
  406a58:	mov	x1, x19
  406a5c:	bl	411884 <_ZdlPvm@@Base+0x90>
  406a60:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406a64:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406a68:	add	x2, x2, #0x1d0
  406a6c:	add	x0, x0, #0x1d3
  406a70:	mov	x1, sp
  406a74:	mov	x3, x2
  406a78:	mov	x4, x2
  406a7c:	mov	x5, x2
  406a80:	bl	405ff4 <printf@plt+0x4af4>
  406a84:	mov	x0, sp
  406a88:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406a8c:	ldr	x19, [sp, #32]
  406a90:	ldp	x29, x30, [sp, #16]
  406a94:	add	sp, sp, #0x30
  406a98:	ret
  406a9c:	mov	x19, x0
  406aa0:	mov	x0, sp
  406aa4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406aa8:	mov	x0, x19
  406aac:	bl	4014a0 <_Unwind_Resume@plt>
  406ab0:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  406ab4:	mov	w8, #0xffffffff            	// #-1
  406ab8:	mov	x9, #0xffffffffffffffff    	// #-1
  406abc:	add	x10, x10, #0x5e0
  406ac0:	stp	x2, x3, [x0, #56]
  406ac4:	str	w8, [x0, #16]
  406ac8:	stp	xzr, x9, [x0, #24]
  406acc:	stp	x9, x1, [x0, #40]
  406ad0:	stp	x10, xzr, [x0]
  406ad4:	str	w4, [x0, #72]
  406ad8:	ret
  406adc:	sub	sp, sp, #0x60
  406ae0:	stp	x29, x30, [sp, #32]
  406ae4:	stp	x24, x23, [sp, #48]
  406ae8:	stp	x22, x21, [sp, #64]
  406aec:	stp	x20, x19, [sp, #80]
  406af0:	add	x29, sp, #0x20
  406af4:	ldr	w8, [x0, #72]
  406af8:	mov	x19, x0
  406afc:	adrp	x24, 429000 <_Znam@GLIBCXX_3.4>
  406b00:	cbz	w8, 406cc0 <printf@plt+0x57c0>
  406b04:	ldr	x0, [x19, #24]
  406b08:	ldr	w1, [x19, #16]
  406b0c:	bl	405c94 <printf@plt+0x4794>
  406b10:	ldr	w2, [x19, #32]
  406b14:	ldr	w3, [x19, #40]
  406b18:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406b1c:	add	x20, x20, #0x279
  406b20:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406b24:	add	x1, x1, #0xef1
  406b28:	mov	x0, x20
  406b2c:	bl	401340 <sprintf@plt>
  406b30:	add	x0, sp, #0x10
  406b34:	mov	x1, x20
  406b38:	bl	411884 <_ZdlPvm@@Base+0x90>
  406b3c:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406b40:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406b44:	add	x2, x2, #0x1d0
  406b48:	add	x0, x0, #0x1e2
  406b4c:	add	x1, sp, #0x10
  406b50:	mov	x3, x2
  406b54:	mov	x4, x2
  406b58:	mov	x5, x2
  406b5c:	bl	405ff4 <printf@plt+0x4af4>
  406b60:	add	x0, sp, #0x10
  406b64:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406b68:	ldr	x0, [x19, #56]
  406b6c:	bl	405aa0 <printf@plt+0x45a0>
  406b70:	ldr	w8, [x19, #72]
  406b74:	cmp	w8, #0x1
  406b78:	b.lt	406ba0 <printf@plt+0x56a0>  // b.tstop
  406b7c:	mov	x21, xzr
  406b80:	ldr	x8, [x19, #64]
  406b84:	ldr	x1, [x24, #432]
  406b88:	ldrb	w0, [x8, x21]
  406b8c:	bl	4012b0 <putc@plt>
  406b90:	ldrsw	x8, [x19, #72]
  406b94:	add	x21, x21, #0x1
  406b98:	cmp	x21, x8
  406b9c:	b.lt	406b80 <printf@plt+0x5680>  // b.tstop
  406ba0:	ldr	x21, [x19, #56]
  406ba4:	ldr	w8, [x21, #16]
  406ba8:	cbz	w8, 406bc4 <printf@plt+0x56c4>
  406bac:	ldr	x3, [x24, #432]
  406bb0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406bb4:	add	x0, x0, #0x501
  406bb8:	mov	w1, #0xc                   	// #12
  406bbc:	mov	w2, #0x1                   	// #1
  406bc0:	bl	401490 <fwrite@plt>
  406bc4:	ldrh	w8, [x21, #2]
  406bc8:	cbz	w8, 406be4 <printf@plt+0x56e4>
  406bcc:	ldr	x3, [x24, #432]
  406bd0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406bd4:	add	x0, x0, #0x50e
  406bd8:	mov	w1, #0xb                   	// #11
  406bdc:	mov	w2, #0x1                   	// #1
  406be0:	bl	401490 <fwrite@plt>
  406be4:	ldrb	w8, [x21, #45]
  406be8:	cbz	w8, 406c04 <printf@plt+0x5704>
  406bec:	ldr	x3, [x24, #432]
  406bf0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406bf4:	add	x0, x0, #0x48d
  406bf8:	mov	w1, #0x7                   	// #7
  406bfc:	mov	w2, #0x1                   	// #1
  406c00:	bl	401490 <fwrite@plt>
  406c04:	ldr	x3, [x24, #432]
  406c08:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406c0c:	add	x0, x0, #0x1cb
  406c10:	mov	w1, #0x7                   	// #7
  406c14:	mov	w2, #0x1                   	// #1
  406c18:	bl	401490 <fwrite@plt>
  406c1c:	ldp	w23, w21, [x19, #40]
  406c20:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406c24:	add	x22, x22, #0x2c7
  406c28:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406c2c:	add	x1, x1, #0xf14
  406c30:	mov	x0, x22
  406c34:	mov	w2, w23
  406c38:	bl	401340 <sprintf@plt>
  406c3c:	cmp	w21, w23
  406c40:	b.eq	406c60 <printf@plt+0x5760>  // b.none
  406c44:	mov	x0, x22
  406c48:	bl	401290 <strlen@plt>
  406c4c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406c50:	add	x0, x22, x0
  406c54:	add	x1, x1, #0xf01
  406c58:	mov	w2, w21
  406c5c:	bl	401340 <sprintf@plt>
  406c60:	add	x1, x20, #0x4e
  406c64:	add	x0, sp, #0x10
  406c68:	bl	411884 <_ZdlPvm@@Base+0x90>
  406c6c:	ldr	w2, [x19, #32]
  406c70:	ldr	w3, [x19, #40]
  406c74:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406c78:	add	x1, x1, #0xef1
  406c7c:	mov	x0, x20
  406c80:	bl	401340 <sprintf@plt>
  406c84:	mov	x0, sp
  406c88:	mov	x1, x20
  406c8c:	bl	411884 <_ZdlPvm@@Base+0x90>
  406c90:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406c94:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406c98:	add	x3, x3, #0x1d0
  406c9c:	add	x0, x0, #0x1f3
  406ca0:	add	x1, sp, #0x10
  406ca4:	mov	x2, sp
  406ca8:	mov	x4, x3
  406cac:	mov	x5, x3
  406cb0:	bl	405ff4 <printf@plt+0x4af4>
  406cb4:	mov	x0, sp
  406cb8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406cbc:	b	406d10 <printf@plt+0x5810>
  406cc0:	ldr	w2, [x19, #32]
  406cc4:	ldr	w3, [x19, #40]
  406cc8:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406ccc:	add	x20, x20, #0x279
  406cd0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406cd4:	add	x1, x1, #0xef1
  406cd8:	mov	x0, x20
  406cdc:	bl	401340 <sprintf@plt>
  406ce0:	add	x0, sp, #0x10
  406ce4:	mov	x1, x20
  406ce8:	bl	411884 <_ZdlPvm@@Base+0x90>
  406cec:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406cf0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406cf4:	add	x2, x2, #0x1d0
  406cf8:	add	x0, x0, #0x20a
  406cfc:	add	x1, sp, #0x10
  406d00:	mov	x3, x2
  406d04:	mov	x4, x2
  406d08:	mov	x5, x2
  406d0c:	bl	405ff4 <printf@plt+0x4af4>
  406d10:	add	x0, sp, #0x10
  406d14:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406d18:	ldr	x8, [x19, #64]
  406d1c:	ldrsw	x9, [x19, #72]
  406d20:	ldrb	w8, [x8, x9]
  406d24:	cbz	w8, 406e4c <printf@plt+0x594c>
  406d28:	ldr	x0, [x19, #24]
  406d2c:	ldr	w1, [x19, #16]
  406d30:	bl	405c94 <printf@plt+0x4794>
  406d34:	ldp	w22, w20, [x19, #40]
  406d38:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406d3c:	add	x21, x21, #0x2e1
  406d40:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406d44:	add	x1, x1, #0xf1b
  406d48:	mov	x0, x21
  406d4c:	mov	w2, w22
  406d50:	bl	401340 <sprintf@plt>
  406d54:	cmp	w20, w22
  406d58:	b.eq	406d78 <printf@plt+0x5878>  // b.none
  406d5c:	mov	x0, x21
  406d60:	bl	401290 <strlen@plt>
  406d64:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406d68:	add	x0, x21, x0
  406d6c:	add	x1, x1, #0xf01
  406d70:	mov	w2, w20
  406d74:	bl	401340 <sprintf@plt>
  406d78:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406d7c:	add	x1, x1, #0x2e1
  406d80:	add	x0, sp, #0x10
  406d84:	bl	411884 <_ZdlPvm@@Base+0x90>
  406d88:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406d8c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406d90:	add	x2, x2, #0x1d0
  406d94:	add	x0, x0, #0x1b3
  406d98:	add	x1, sp, #0x10
  406d9c:	mov	x3, x2
  406da0:	mov	x4, x2
  406da4:	mov	x5, x2
  406da8:	bl	405ff4 <printf@plt+0x4af4>
  406dac:	add	x0, sp, #0x10
  406db0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406db4:	ldr	x0, [x19, #56]
  406db8:	bl	405aa0 <printf@plt+0x45a0>
  406dbc:	ldr	x8, [x19, #64]
  406dc0:	ldrsw	x9, [x19, #72]
  406dc4:	ldr	x1, [x24, #432]
  406dc8:	add	x0, x8, x9
  406dcc:	bl	401240 <fputs@plt>
  406dd0:	ldr	x19, [x19, #56]
  406dd4:	ldr	w8, [x19, #16]
  406dd8:	cbz	w8, 406df4 <printf@plt+0x58f4>
  406ddc:	ldr	x3, [x24, #432]
  406de0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406de4:	add	x0, x0, #0x501
  406de8:	mov	w1, #0xc                   	// #12
  406dec:	mov	w2, #0x1                   	// #1
  406df0:	bl	401490 <fwrite@plt>
  406df4:	ldrh	w8, [x19, #2]
  406df8:	cbz	w8, 406e14 <printf@plt+0x5914>
  406dfc:	ldr	x3, [x24, #432]
  406e00:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406e04:	add	x0, x0, #0x50e
  406e08:	mov	w1, #0xb                   	// #11
  406e0c:	mov	w2, #0x1                   	// #1
  406e10:	bl	401490 <fwrite@plt>
  406e14:	ldrb	w8, [x19, #45]
  406e18:	cbz	w8, 406e34 <printf@plt+0x5934>
  406e1c:	ldr	x3, [x24, #432]
  406e20:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406e24:	add	x0, x0, #0x48d
  406e28:	mov	w1, #0x7                   	// #7
  406e2c:	mov	w2, #0x1                   	// #1
  406e30:	bl	401490 <fwrite@plt>
  406e34:	ldr	x3, [x24, #432]
  406e38:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  406e3c:	add	x0, x0, #0x1cb
  406e40:	mov	w1, #0x7                   	// #7
  406e44:	mov	w2, #0x1                   	// #1
  406e48:	bl	401490 <fwrite@plt>
  406e4c:	ldp	x20, x19, [sp, #80]
  406e50:	ldp	x22, x21, [sp, #64]
  406e54:	ldp	x24, x23, [sp, #48]
  406e58:	ldp	x29, x30, [sp, #32]
  406e5c:	add	sp, sp, #0x60
  406e60:	ret
  406e64:	b	406e80 <printf@plt+0x5980>
  406e68:	b	406e80 <printf@plt+0x5980>
  406e6c:	mov	x19, x0
  406e70:	mov	x0, sp
  406e74:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406e78:	b	406e84 <printf@plt+0x5984>
  406e7c:	b	406e80 <printf@plt+0x5980>
  406e80:	mov	x19, x0
  406e84:	add	x0, sp, #0x10
  406e88:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  406e8c:	mov	x0, x19
  406e90:	bl	4014a0 <_Unwind_Resume@plt>
  406e94:	stp	x29, x30, [sp, #-32]!
  406e98:	stp	x20, x19, [sp, #16]
  406e9c:	mov	x29, sp
  406ea0:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406ea4:	mov	w3, w1
  406ea8:	add	x20, x20, #0x279
  406eac:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406eb0:	mov	w2, w0
  406eb4:	add	x1, x1, #0xef1
  406eb8:	mov	x0, x20
  406ebc:	mov	x19, x8
  406ec0:	bl	401340 <sprintf@plt>
  406ec4:	mov	x0, x19
  406ec8:	mov	x1, x20
  406ecc:	ldp	x20, x19, [sp, #16]
  406ed0:	ldp	x29, x30, [sp], #32
  406ed4:	b	411884 <_ZdlPvm@@Base+0x90>
  406ed8:	stp	x29, x30, [sp, #-48]!
  406edc:	stp	x22, x21, [sp, #16]
  406ee0:	stp	x20, x19, [sp, #32]
  406ee4:	mov	x29, sp
  406ee8:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406eec:	mov	w20, w1
  406ef0:	mov	w22, w0
  406ef4:	add	x21, x21, #0x2c7
  406ef8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406efc:	add	x1, x1, #0xf14
  406f00:	mov	x0, x21
  406f04:	mov	w2, w22
  406f08:	mov	x19, x8
  406f0c:	bl	401340 <sprintf@plt>
  406f10:	cmp	w20, w22
  406f14:	b.eq	406f34 <printf@plt+0x5a34>  // b.none
  406f18:	mov	x0, x21
  406f1c:	bl	401290 <strlen@plt>
  406f20:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406f24:	add	x0, x21, x0
  406f28:	add	x1, x1, #0xf01
  406f2c:	mov	w2, w20
  406f30:	bl	401340 <sprintf@plt>
  406f34:	mov	x0, x19
  406f38:	ldp	x20, x19, [sp, #32]
  406f3c:	ldp	x22, x21, [sp, #16]
  406f40:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406f44:	add	x1, x1, #0x2c7
  406f48:	ldp	x29, x30, [sp], #48
  406f4c:	b	411884 <_ZdlPvm@@Base+0x90>
  406f50:	stp	x29, x30, [sp, #-48]!
  406f54:	stp	x22, x21, [sp, #16]
  406f58:	stp	x20, x19, [sp, #32]
  406f5c:	mov	x29, sp
  406f60:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406f64:	mov	w20, w1
  406f68:	mov	w22, w0
  406f6c:	add	x21, x21, #0x2e1
  406f70:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406f74:	add	x1, x1, #0xf1b
  406f78:	mov	x0, x21
  406f7c:	mov	w2, w22
  406f80:	mov	x19, x8
  406f84:	bl	401340 <sprintf@plt>
  406f88:	cmp	w20, w22
  406f8c:	b.eq	406fac <printf@plt+0x5aac>  // b.none
  406f90:	mov	x0, x21
  406f94:	bl	401290 <strlen@plt>
  406f98:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406f9c:	add	x0, x21, x0
  406fa0:	add	x1, x1, #0xf01
  406fa4:	mov	w2, w20
  406fa8:	bl	401340 <sprintf@plt>
  406fac:	mov	x0, x19
  406fb0:	ldp	x20, x19, [sp, #32]
  406fb4:	ldp	x22, x21, [sp, #16]
  406fb8:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406fbc:	add	x1, x1, #0x2e1
  406fc0:	ldp	x29, x30, [sp], #48
  406fc4:	b	411884 <_ZdlPvm@@Base+0x90>
  406fc8:	sub	sp, sp, #0x80
  406fcc:	stp	x29, x30, [sp, #80]
  406fd0:	stp	x22, x21, [sp, #96]
  406fd4:	stp	x20, x19, [sp, #112]
  406fd8:	add	x29, sp, #0x50
  406fdc:	ldp	w22, w21, [x0, #40]
  406fe0:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  406fe4:	add	x20, x20, #0x248
  406fe8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  406fec:	mov	x19, x0
  406ff0:	add	x1, x1, #0xf0f
  406ff4:	mov	x0, x20
  406ff8:	mov	w2, w22
  406ffc:	bl	401340 <sprintf@plt>
  407000:	cmp	w21, w22
  407004:	b.eq	407024 <printf@plt+0x5b24>  // b.none
  407008:	mov	x0, x20
  40700c:	bl	401290 <strlen@plt>
  407010:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407014:	add	x0, x20, x0
  407018:	add	x1, x1, #0xf01
  40701c:	mov	w2, w21
  407020:	bl	401340 <sprintf@plt>
  407024:	sub	x0, x29, #0x10
  407028:	mov	x1, x20
  40702c:	bl	411884 <_ZdlPvm@@Base+0x90>
  407030:	ldp	w22, w21, [x19, #40]
  407034:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407038:	add	x0, x20, #0x7f
  40703c:	add	x1, x1, #0xf14
  407040:	mov	w2, w22
  407044:	bl	401340 <sprintf@plt>
  407048:	cmp	w21, w22
  40704c:	b.eq	407074 <printf@plt+0x5b74>  // b.none
  407050:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407054:	add	x20, x20, #0x2c7
  407058:	mov	x0, x20
  40705c:	bl	401290 <strlen@plt>
  407060:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407064:	add	x0, x20, x0
  407068:	add	x1, x1, #0xf01
  40706c:	mov	w2, w21
  407070:	bl	401340 <sprintf@plt>
  407074:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407078:	add	x1, x1, #0x2c7
  40707c:	sub	x0, x29, #0x20
  407080:	bl	411884 <_ZdlPvm@@Base+0x90>
  407084:	ldp	w22, w20, [x19, #40]
  407088:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40708c:	add	x21, x21, #0x2e1
  407090:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407094:	add	x1, x1, #0xf1b
  407098:	mov	x0, x21
  40709c:	mov	w2, w22
  4070a0:	bl	401340 <sprintf@plt>
  4070a4:	cmp	w20, w22
  4070a8:	b.eq	4070c8 <printf@plt+0x5bc8>  // b.none
  4070ac:	mov	x0, x21
  4070b0:	bl	401290 <strlen@plt>
  4070b4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4070b8:	add	x0, x21, x0
  4070bc:	add	x1, x1, #0xf01
  4070c0:	mov	w2, w20
  4070c4:	bl	401340 <sprintf@plt>
  4070c8:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4070cc:	add	x1, x1, #0x2e1
  4070d0:	add	x0, sp, #0x20
  4070d4:	bl	411884 <_ZdlPvm@@Base+0x90>
  4070d8:	ldr	w2, [x19, #40]
  4070dc:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4070e0:	add	x20, x20, #0x210
  4070e4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4070e8:	add	x1, x1, #0xf34
  4070ec:	mov	x0, x20
  4070f0:	bl	401340 <sprintf@plt>
  4070f4:	add	x0, sp, #0x10
  4070f8:	mov	x1, x20
  4070fc:	bl	411884 <_ZdlPvm@@Base+0x90>
  407100:	ldr	w2, [x19, #32]
  407104:	ldr	w3, [x19, #40]
  407108:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40710c:	add	x20, x20, #0x279
  407110:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407114:	add	x1, x1, #0xef1
  407118:	mov	x0, x20
  40711c:	bl	401340 <sprintf@plt>
  407120:	mov	x0, sp
  407124:	mov	x1, x20
  407128:	bl	411884 <_ZdlPvm@@Base+0x90>
  40712c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407130:	add	x0, x0, #0x214
  407134:	sub	x1, x29, #0x10
  407138:	sub	x2, x29, #0x20
  40713c:	add	x3, sp, #0x20
  407140:	add	x4, sp, #0x10
  407144:	mov	x5, sp
  407148:	bl	405ff4 <printf@plt+0x4af4>
  40714c:	mov	x0, sp
  407150:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407154:	add	x0, sp, #0x10
  407158:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40715c:	add	x0, sp, #0x20
  407160:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407164:	sub	x0, x29, #0x20
  407168:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40716c:	sub	x0, x29, #0x10
  407170:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407174:	mov	x0, x19
  407178:	bl	405a00 <printf@plt+0x4500>
  40717c:	ldp	x20, x19, [sp, #112]
  407180:	ldp	x22, x21, [sp, #96]
  407184:	ldp	x29, x30, [sp, #80]
  407188:	add	sp, sp, #0x80
  40718c:	ret
  407190:	mov	x19, x0
  407194:	mov	x0, sp
  407198:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40719c:	b	4071a4 <printf@plt+0x5ca4>
  4071a0:	mov	x19, x0
  4071a4:	add	x0, sp, #0x10
  4071a8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4071ac:	b	4071b4 <printf@plt+0x5cb4>
  4071b0:	mov	x19, x0
  4071b4:	add	x0, sp, #0x20
  4071b8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4071bc:	b	4071c4 <printf@plt+0x5cc4>
  4071c0:	mov	x19, x0
  4071c4:	sub	x0, x29, #0x20
  4071c8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4071cc:	b	4071d4 <printf@plt+0x5cd4>
  4071d0:	mov	x19, x0
  4071d4:	sub	x0, x29, #0x10
  4071d8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4071dc:	mov	x0, x19
  4071e0:	bl	4014a0 <_Unwind_Resume@plt>
  4071e4:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  4071e8:	mov	w8, #0xffffffff            	// #-1
  4071ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4071f0:	add	x10, x10, #0x668
  4071f4:	stp	x2, x3, [x0, #56]
  4071f8:	str	w8, [x0, #16]
  4071fc:	stp	xzr, x9, [x0, #24]
  407200:	stp	x9, x1, [x0, #40]
  407204:	stp	x10, xzr, [x0]
  407208:	ret
  40720c:	sub	sp, sp, #0x40
  407210:	stp	x29, x30, [sp, #16]
  407214:	stp	x22, x21, [sp, #32]
  407218:	stp	x20, x19, [sp, #48]
  40721c:	add	x29, sp, #0x10
  407220:	mov	x19, x0
  407224:	ldr	x0, [x0, #24]
  407228:	ldr	w1, [x19, #16]
  40722c:	bl	405c94 <printf@plt+0x4794>
  407230:	ldp	w22, w20, [x19, #40]
  407234:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407238:	add	x21, x21, #0x260
  40723c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407240:	add	x1, x1, #0xf22
  407244:	mov	x0, x21
  407248:	mov	w2, w22
  40724c:	bl	401340 <sprintf@plt>
  407250:	cmp	w20, w22
  407254:	b.eq	407274 <printf@plt+0x5d74>  // b.none
  407258:	mov	x0, x21
  40725c:	bl	401290 <strlen@plt>
  407260:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407264:	add	x0, x21, x0
  407268:	add	x1, x1, #0xf01
  40726c:	mov	w2, w20
  407270:	bl	401340 <sprintf@plt>
  407274:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407278:	add	x1, x1, #0x260
  40727c:	mov	x0, sp
  407280:	bl	411884 <_ZdlPvm@@Base+0x90>
  407284:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407288:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40728c:	add	x2, x2, #0x1d0
  407290:	add	x0, x0, #0x1b3
  407294:	mov	x1, sp
  407298:	mov	x3, x2
  40729c:	mov	x4, x2
  4072a0:	mov	x5, x2
  4072a4:	bl	405ff4 <printf@plt+0x4af4>
  4072a8:	mov	x0, sp
  4072ac:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4072b0:	mov	x0, x19
  4072b4:	bl	405a00 <printf@plt+0x4500>
  4072b8:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  4072bc:	ldr	x3, [x8, #432]
  4072c0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4072c4:	add	x0, x0, #0x1cb
  4072c8:	mov	w1, #0x7                   	// #7
  4072cc:	mov	w2, #0x1                   	// #1
  4072d0:	bl	401490 <fwrite@plt>
  4072d4:	ldp	x20, x19, [sp, #48]
  4072d8:	ldp	x22, x21, [sp, #32]
  4072dc:	ldp	x29, x30, [sp, #16]
  4072e0:	add	sp, sp, #0x40
  4072e4:	ret
  4072e8:	mov	x19, x0
  4072ec:	mov	x0, sp
  4072f0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4072f4:	mov	x0, x19
  4072f8:	bl	4014a0 <_Unwind_Resume@plt>
  4072fc:	stp	x29, x30, [sp, #-48]!
  407300:	stp	x22, x21, [sp, #16]
  407304:	stp	x20, x19, [sp, #32]
  407308:	mov	x29, sp
  40730c:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407310:	mov	w20, w1
  407314:	mov	w22, w0
  407318:	add	x21, x21, #0x260
  40731c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407320:	add	x1, x1, #0xf22
  407324:	mov	x0, x21
  407328:	mov	w2, w22
  40732c:	mov	x19, x8
  407330:	bl	401340 <sprintf@plt>
  407334:	cmp	w20, w22
  407338:	b.eq	407358 <printf@plt+0x5e58>  // b.none
  40733c:	mov	x0, x21
  407340:	bl	401290 <strlen@plt>
  407344:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407348:	add	x0, x21, x0
  40734c:	add	x1, x1, #0xf01
  407350:	mov	w2, w20
  407354:	bl	401340 <sprintf@plt>
  407358:	mov	x0, x19
  40735c:	ldp	x20, x19, [sp, #32]
  407360:	ldp	x22, x21, [sp, #16]
  407364:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407368:	add	x1, x1, #0x260
  40736c:	ldp	x29, x30, [sp], #48
  407370:	b	411884 <_ZdlPvm@@Base+0x90>
  407374:	sub	sp, sp, #0x50
  407378:	stp	x29, x30, [sp, #32]
  40737c:	stp	x22, x21, [sp, #48]
  407380:	stp	x20, x19, [sp, #64]
  407384:	add	x29, sp, #0x20
  407388:	ldr	w2, [x0, #40]
  40738c:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407390:	add	x20, x20, #0x210
  407394:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407398:	mov	x19, x0
  40739c:	add	x1, x1, #0xf34
  4073a0:	mov	x0, x20
  4073a4:	bl	401340 <sprintf@plt>
  4073a8:	add	x0, sp, #0x10
  4073ac:	mov	x1, x20
  4073b0:	bl	411884 <_ZdlPvm@@Base+0x90>
  4073b4:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4073b8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4073bc:	add	x2, x2, #0x1d0
  4073c0:	add	x0, x0, #0x194
  4073c4:	add	x1, sp, #0x10
  4073c8:	mov	x3, x2
  4073cc:	mov	x4, x2
  4073d0:	mov	x5, x2
  4073d4:	bl	405ff4 <printf@plt+0x4af4>
  4073d8:	add	x0, sp, #0x10
  4073dc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4073e0:	ldp	w22, w21, [x19, #40]
  4073e4:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4073e8:	add	x20, x20, #0x248
  4073ec:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4073f0:	add	x1, x1, #0xf0f
  4073f4:	mov	x0, x20
  4073f8:	mov	w2, w22
  4073fc:	bl	401340 <sprintf@plt>
  407400:	cmp	w21, w22
  407404:	b.eq	407424 <printf@plt+0x5f24>  // b.none
  407408:	mov	x0, x20
  40740c:	bl	401290 <strlen@plt>
  407410:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407414:	add	x0, x20, x0
  407418:	add	x1, x1, #0xf01
  40741c:	mov	w2, w21
  407420:	bl	401340 <sprintf@plt>
  407424:	add	x0, sp, #0x10
  407428:	mov	x1, x20
  40742c:	bl	411884 <_ZdlPvm@@Base+0x90>
  407430:	ldp	w22, w21, [x19, #40]
  407434:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407438:	add	x0, x20, #0x18
  40743c:	add	x1, x1, #0xf22
  407440:	mov	w2, w22
  407444:	bl	401340 <sprintf@plt>
  407448:	cmp	w21, w22
  40744c:	b.eq	407474 <printf@plt+0x5f74>  // b.none
  407450:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407454:	add	x20, x20, #0x260
  407458:	mov	x0, x20
  40745c:	bl	401290 <strlen@plt>
  407460:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407464:	add	x0, x20, x0
  407468:	add	x1, x1, #0xf01
  40746c:	mov	w2, w21
  407470:	bl	401340 <sprintf@plt>
  407474:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407478:	add	x1, x1, #0x260
  40747c:	mov	x0, sp
  407480:	bl	411884 <_ZdlPvm@@Base+0x90>
  407484:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407488:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40748c:	add	x3, x3, #0x1d0
  407490:	add	x0, x0, #0x24e
  407494:	add	x1, sp, #0x10
  407498:	mov	x2, sp
  40749c:	mov	x4, x3
  4074a0:	mov	x5, x3
  4074a4:	bl	405ff4 <printf@plt+0x4af4>
  4074a8:	mov	x0, sp
  4074ac:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4074b0:	add	x0, sp, #0x10
  4074b4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4074b8:	mov	x0, x19
  4074bc:	bl	405a00 <printf@plt+0x4500>
  4074c0:	ldp	x20, x19, [sp, #64]
  4074c4:	ldp	x22, x21, [sp, #48]
  4074c8:	ldp	x29, x30, [sp, #32]
  4074cc:	add	sp, sp, #0x50
  4074d0:	ret
  4074d4:	mov	x19, x0
  4074d8:	mov	x0, sp
  4074dc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4074e0:	b	4074ec <printf@plt+0x5fec>
  4074e4:	b	4074e8 <printf@plt+0x5fe8>
  4074e8:	mov	x19, x0
  4074ec:	add	x0, sp, #0x10
  4074f0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4074f4:	mov	x0, x19
  4074f8:	bl	4014a0 <_Unwind_Resume@plt>
  4074fc:	sub	sp, sp, #0x30
  407500:	stp	x29, x30, [sp, #16]
  407504:	str	x19, [sp, #32]
  407508:	add	x29, sp, #0x10
  40750c:	ldr	w2, [x0, #44]
  407510:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407514:	add	x19, x19, #0x21e
  407518:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40751c:	add	x1, x1, #0xf3a
  407520:	mov	x0, x19
  407524:	bl	401340 <sprintf@plt>
  407528:	mov	x0, sp
  40752c:	mov	x1, x19
  407530:	bl	411884 <_ZdlPvm@@Base+0x90>
  407534:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407538:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40753c:	add	x2, x2, #0x1d0
  407540:	add	x0, x0, #0x1d3
  407544:	mov	x1, sp
  407548:	mov	x3, x2
  40754c:	mov	x4, x2
  407550:	mov	x5, x2
  407554:	bl	405ff4 <printf@plt+0x4af4>
  407558:	mov	x0, sp
  40755c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407560:	ldr	x19, [sp, #32]
  407564:	ldp	x29, x30, [sp, #16]
  407568:	add	sp, sp, #0x30
  40756c:	ret
  407570:	mov	x19, x0
  407574:	mov	x0, sp
  407578:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40757c:	mov	x0, x19
  407580:	bl	4014a0 <_Unwind_Resume@plt>
  407584:	mov	w8, #0xffffffff            	// #-1
  407588:	str	w8, [x0, #16]
  40758c:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  407590:	mov	x9, #0xffffffffffffffff    	// #-1
  407594:	add	x8, x8, #0x6f0
  407598:	stp	xzr, x9, [x0, #24]
  40759c:	stp	x9, x1, [x0, #40]
  4075a0:	stp	x8, xzr, [x0]
  4075a4:	stp	x2, x3, [x0, #56]
  4075a8:	ret
  4075ac:	brk	#0x1
  4075b0:	sub	sp, sp, #0x40
  4075b4:	stp	x29, x30, [sp, #32]
  4075b8:	stp	x20, x19, [sp, #48]
  4075bc:	add	x29, sp, #0x20
  4075c0:	ldp	w2, w8, [x0, #32]
  4075c4:	mov	x19, x0
  4075c8:	cmp	w2, w8
  4075cc:	b.eq	407778 <printf@plt+0x6278>  // b.none
  4075d0:	ldr	x8, [x19, #56]
  4075d4:	ldr	w8, [x8, #40]
  4075d8:	cbz	w8, 407638 <printf@plt+0x6138>
  4075dc:	cmp	w8, #0x2
  4075e0:	b.eq	4076f8 <printf@plt+0x61f8>  // b.none
  4075e4:	cmp	w8, #0x1
  4075e8:	b.ne	4077b0 <printf@plt+0x62b0>  // b.any
  4075ec:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4075f0:	add	x20, x20, #0x202
  4075f4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4075f8:	add	x1, x1, #0xf2e
  4075fc:	mov	x0, x20
  407600:	bl	401340 <sprintf@plt>
  407604:	add	x0, sp, #0x10
  407608:	mov	x1, x20
  40760c:	bl	411884 <_ZdlPvm@@Base+0x90>
  407610:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407614:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407618:	add	x2, x2, #0x1d0
  40761c:	add	x0, x0, #0x128
  407620:	add	x1, sp, #0x10
  407624:	mov	x3, x2
  407628:	mov	x4, x2
  40762c:	mov	x5, x2
  407630:	bl	405ff4 <printf@plt+0x4af4>
  407634:	b	407770 <printf@plt+0x6270>
  407638:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40763c:	add	x20, x20, #0x202
  407640:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407644:	add	x1, x1, #0xf2e
  407648:	mov	x0, x20
  40764c:	bl	401340 <sprintf@plt>
  407650:	add	x0, sp, #0x10
  407654:	mov	x1, x20
  407658:	bl	411884 <_ZdlPvm@@Base+0x90>
  40765c:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407660:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407664:	add	x2, x2, #0x1d0
  407668:	add	x0, x0, #0x128
  40766c:	add	x1, sp, #0x10
  407670:	mov	x3, x2
  407674:	mov	x4, x2
  407678:	mov	x5, x2
  40767c:	bl	405ff4 <printf@plt+0x4af4>
  407680:	add	x0, sp, #0x10
  407684:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407688:	ldr	w2, [x19, #32]
  40768c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407690:	add	x1, x1, #0xf2e
  407694:	mov	x0, x20
  407698:	bl	401340 <sprintf@plt>
  40769c:	add	x0, sp, #0x10
  4076a0:	mov	x1, x20
  4076a4:	bl	411884 <_ZdlPvm@@Base+0x90>
  4076a8:	ldr	w2, [x19, #32]
  4076ac:	ldr	w3, [x19, #40]
  4076b0:	add	x20, x20, #0xab
  4076b4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4076b8:	add	x1, x1, #0xf05
  4076bc:	mov	x0, x20
  4076c0:	bl	401340 <sprintf@plt>
  4076c4:	mov	x0, sp
  4076c8:	mov	x1, x20
  4076cc:	bl	411884 <_ZdlPvm@@Base+0x90>
  4076d0:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4076d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4076d8:	add	x3, x3, #0x1d0
  4076dc:	add	x0, x0, #0x265
  4076e0:	add	x1, sp, #0x10
  4076e4:	mov	x2, sp
  4076e8:	mov	x4, x3
  4076ec:	mov	x5, x3
  4076f0:	bl	405ff4 <printf@plt+0x4af4>
  4076f4:	b	407768 <printf@plt+0x6268>
  4076f8:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4076fc:	add	x20, x20, #0x202
  407700:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407704:	add	x1, x1, #0xf2e
  407708:	mov	x0, x20
  40770c:	bl	401340 <sprintf@plt>
  407710:	add	x0, sp, #0x10
  407714:	mov	x1, x20
  407718:	bl	411884 <_ZdlPvm@@Base+0x90>
  40771c:	ldr	w2, [x19, #32]
  407720:	ldr	w3, [x19, #40]
  407724:	add	x20, x20, #0xab
  407728:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40772c:	add	x1, x1, #0xf05
  407730:	mov	x0, x20
  407734:	bl	401340 <sprintf@plt>
  407738:	mov	x0, sp
  40773c:	mov	x1, x20
  407740:	bl	411884 <_ZdlPvm@@Base+0x90>
  407744:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407748:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40774c:	add	x3, x3, #0x1d0
  407750:	add	x0, x0, #0x287
  407754:	add	x1, sp, #0x10
  407758:	mov	x2, sp
  40775c:	mov	x4, x3
  407760:	mov	x5, x3
  407764:	bl	405ff4 <printf@plt+0x4af4>
  407768:	mov	x0, sp
  40776c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407770:	add	x0, sp, #0x10
  407774:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407778:	ldr	x8, [x19, #56]
  40777c:	ldrb	w8, [x8, #45]
  407780:	cbz	w8, 4077a0 <printf@plt+0x62a0>
  407784:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  407788:	ldr	x3, [x8, #432]
  40778c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407790:	add	x0, x0, #0x2af
  407794:	mov	w1, #0x9                   	// #9
  407798:	mov	w2, #0x1                   	// #1
  40779c:	bl	401490 <fwrite@plt>
  4077a0:	ldp	x20, x19, [sp, #48]
  4077a4:	ldp	x29, x30, [sp, #32]
  4077a8:	add	sp, sp, #0x40
  4077ac:	ret
  4077b0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4077b4:	add	x1, x1, #0x176
  4077b8:	mov	w0, #0x296                 	// #662
  4077bc:	bl	40faf8 <printf@plt+0xe5f8>
  4077c0:	ldr	x8, [x19, #56]
  4077c4:	ldrb	w8, [x8, #45]
  4077c8:	cbnz	w8, 407784 <printf@plt+0x6284>
  4077cc:	b	4077a0 <printf@plt+0x62a0>
  4077d0:	b	4077d8 <printf@plt+0x62d8>
  4077d4:	b	4077f0 <printf@plt+0x62f0>
  4077d8:	mov	x19, x0
  4077dc:	mov	x0, sp
  4077e0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4077e4:	b	4077f4 <printf@plt+0x62f4>
  4077e8:	b	4077f0 <printf@plt+0x62f0>
  4077ec:	b	4077f0 <printf@plt+0x62f0>
  4077f0:	mov	x19, x0
  4077f4:	add	x0, sp, #0x10
  4077f8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4077fc:	mov	x0, x19
  407800:	bl	4014a0 <_Unwind_Resume@plt>
  407804:	stp	x29, x30, [sp, #-32]!
  407808:	stp	x20, x19, [sp, #16]
  40780c:	mov	x29, sp
  407810:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407814:	mov	w3, w1
  407818:	add	x20, x20, #0x2ad
  40781c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407820:	mov	w2, w0
  407824:	add	x1, x1, #0xf05
  407828:	mov	x0, x20
  40782c:	mov	x19, x8
  407830:	bl	401340 <sprintf@plt>
  407834:	mov	x0, x19
  407838:	mov	x1, x20
  40783c:	ldp	x20, x19, [sp, #16]
  407840:	ldp	x29, x30, [sp], #32
  407844:	b	411884 <_ZdlPvm@@Base+0x90>
  407848:	stp	x29, x30, [sp, #-16]!
  40784c:	mov	x29, sp
  407850:	mov	w5, w4
  407854:	mov	x4, x3
  407858:	mov	x3, x2
  40785c:	mov	w2, w1
  407860:	mov	w1, wzr
  407864:	bl	407874 <printf@plt+0x6374>
  407868:	mov	w0, #0x1                   	// #1
  40786c:	ldp	x29, x30, [sp], #16
  407870:	ret
  407874:	sub	sp, sp, #0xa0
  407878:	stp	x29, x30, [sp, #64]
  40787c:	stp	x28, x27, [sp, #80]
  407880:	stp	x26, x25, [sp, #96]
  407884:	stp	x24, x23, [sp, #112]
  407888:	stp	x22, x21, [sp, #128]
  40788c:	stp	x20, x19, [sp, #144]
  407890:	add	x29, sp, #0x40
  407894:	mov	x23, x3
  407898:	ldpsw	x3, x8, [x0, #40]
  40789c:	mov	x22, x4
  4078a0:	mov	w21, w2
  4078a4:	mov	x19, x0
  4078a8:	cmp	w3, w8
  4078ac:	mov	w27, w1
  4078b0:	b.gt	4078d4 <printf@plt+0x63d4>
  4078b4:	ldr	x9, [x19, #48]
  4078b8:	mov	x10, x3
  4078bc:	ldr	x9, [x9, #128]
  4078c0:	ldrb	w11, [x9, x10]
  4078c4:	cbnz	w11, 4078dc <printf@plt+0x63dc>
  4078c8:	cmp	x10, x8
  4078cc:	add	x10, x10, #0x1
  4078d0:	b.lt	4078c0 <printf@plt+0x63c0>  // b.tstop
  4078d4:	cbnz	w5, 407ea4 <printf@plt+0x69a4>
  4078d8:	b	4078e0 <printf@plt+0x63e0>
  4078dc:	cbz	w5, 407ea4 <printf@plt+0x69a4>
  4078e0:	ldr	w2, [x19, #32]
  4078e4:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4078e8:	add	x24, x24, #0x293
  4078ec:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4078f0:	add	x1, x1, #0xefb
  4078f4:	mov	x0, x24
  4078f8:	bl	401340 <sprintf@plt>
  4078fc:	sub	x0, x29, #0x10
  407900:	mov	x1, x24
  407904:	bl	411884 <_ZdlPvm@@Base+0x90>
  407908:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40790c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407910:	add	x2, x2, #0x1d0
  407914:	add	x0, x0, #0x2b9
  407918:	sub	x1, x29, #0x10
  40791c:	mov	x3, x2
  407920:	mov	x4, x2
  407924:	mov	x5, x2
  407928:	bl	405ff4 <printf@plt+0x4af4>
  40792c:	sub	x0, x29, #0x10
  407930:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407934:	adrp	x28, 429000 <_Znam@GLIBCXX_3.4>
  407938:	ldr	x3, [x28, #432]
  40793c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407940:	add	x0, x0, #0x2c1
  407944:	mov	w1, #0x17                  	// #23
  407948:	mov	w2, #0x1                   	// #1
  40794c:	bl	401490 <fwrite@plt>
  407950:	ldr	x3, [x28, #432]
  407954:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407958:	add	x0, x0, #0x2d9
  40795c:	mov	w1, #0x4                   	// #4
  407960:	mov	w2, #0x1                   	// #1
  407964:	bl	401490 <fwrite@plt>
  407968:	ldp	w24, w25, [x19, #40]
  40796c:	cmp	w24, w25
  407970:	b.gt	407b4c <printf@plt+0x664c>
  407974:	sxtw	x20, w24
  407978:	add	x9, x23, x20, lsl #4
  40797c:	sxtw	x8, w25
  407980:	add	x9, x9, #0x8
  407984:	mov	x10, x20
  407988:	b	40799c <printf@plt+0x649c>
  40798c:	cmp	x10, x8
  407990:	add	x10, x10, #0x1
  407994:	add	x9, x9, #0x10
  407998:	b.ge	407a5c <printf@plt+0x655c>  // b.tcont
  40799c:	ldr	w11, [x9]
  4079a0:	cbnz	w11, 40798c <printf@plt+0x648c>
  4079a4:	ldr	x11, [x19, #48]
  4079a8:	ldr	x11, [x11, #128]
  4079ac:	ldrb	w11, [x11, x10]
  4079b0:	cbnz	w11, 40798c <printf@plt+0x648c>
  4079b4:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4079b8:	add	x22, x22, #0x248
  4079bc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4079c0:	add	x1, x1, #0xf0f
  4079c4:	mov	x0, x22
  4079c8:	mov	w2, w24
  4079cc:	bl	401340 <sprintf@plt>
  4079d0:	cmp	w25, w24
  4079d4:	b.eq	4079f4 <printf@plt+0x64f4>  // b.none
  4079d8:	mov	x0, x22
  4079dc:	bl	401290 <strlen@plt>
  4079e0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4079e4:	add	x0, x22, x0
  4079e8:	add	x1, x1, #0xf01
  4079ec:	mov	w2, w25
  4079f0:	bl	401340 <sprintf@plt>
  4079f4:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4079f8:	add	x1, x1, #0x248
  4079fc:	sub	x0, x29, #0x10
  407a00:	bl	411884 <_ZdlPvm@@Base+0x90>
  407a04:	ldp	w9, w8, [x19, #40]
  407a08:	sub	w8, w8, w9
  407a0c:	add	w0, w8, #0x1
  407a10:	add	x8, sp, #0x20
  407a14:	bl	412458 <_ZdlPvm@@Base+0xc64>
  407a18:	add	w0, w21, #0x1
  407a1c:	add	x8, sp, #0x10
  407a20:	bl	412458 <_ZdlPvm@@Base+0xc64>
  407a24:	adrp	x4, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407a28:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407a2c:	add	x4, x4, #0x1d0
  407a30:	add	x0, x0, #0x301
  407a34:	sub	x1, x29, #0x10
  407a38:	add	x2, sp, #0x20
  407a3c:	add	x3, sp, #0x10
  407a40:	mov	x5, x4
  407a44:	bl	405ff4 <printf@plt+0x4af4>
  407a48:	add	x0, sp, #0x10
  407a4c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407a50:	add	x0, sp, #0x20
  407a54:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407a58:	b	407bc4 <printf@plt+0x66c4>
  407a5c:	cmp	w24, w25
  407a60:	b.gt	407b4c <printf@plt+0x664c>
  407a64:	cbz	x22, 407ec4 <printf@plt+0x69c4>
  407a68:	str	w27, [sp, #12]
  407a6c:	add	x21, x23, x20, lsl #4
  407a70:	sub	x26, x22, #0x4
  407a74:	adrp	x22, 414000 <_ZdlPvm@@Base+0x280c>
  407a78:	adrp	x23, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407a7c:	adrp	x27, 414000 <_ZdlPvm@@Base+0x280c>
  407a80:	add	x22, x22, #0x2de
  407a84:	add	x23, x23, #0x1d0
  407a88:	add	x27, x27, #0x2e3
  407a8c:	cmp	x20, w24, sxtw
  407a90:	b.le	407ad0 <printf@plt+0x65d0>
  407a94:	ldr	w0, [x26, x20, lsl #2]
  407a98:	sub	x8, x29, #0x10
  407a9c:	bl	412458 <_ZdlPvm@@Base+0xc64>
  407aa0:	sub	x1, x29, #0x10
  407aa4:	mov	x0, x22
  407aa8:	mov	x2, x23
  407aac:	mov	x3, x23
  407ab0:	mov	x4, x23
  407ab4:	mov	x5, x23
  407ab8:	bl	405ff4 <printf@plt+0x4af4>
  407abc:	sub	x0, x29, #0x10
  407ac0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407ac4:	ldr	x1, [x28, #432]
  407ac8:	mov	w0, #0x2b                  	// #43
  407acc:	bl	4012b0 <putc@plt>
  407ad0:	ldr	x8, [x19, #48]
  407ad4:	ldr	x8, [x8, #128]
  407ad8:	ldrb	w8, [x8, x20]
  407adc:	cbz	w8, 407b04 <printf@plt+0x6604>
  407ae0:	ldr	x3, [x28, #432]
  407ae4:	mov	w1, #0xc                   	// #12
  407ae8:	mov	w2, #0x1                   	// #1
  407aec:	mov	x0, x27
  407af0:	bl	401490 <fwrite@plt>
  407af4:	ldrsw	x25, [x19, #44]
  407af8:	cmp	x20, x25
  407afc:	b.lt	407b30 <printf@plt+0x6630>  // b.tstop
  407b00:	b	407b48 <printf@plt+0x6648>
  407b04:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407b08:	add	x0, x0, #0x2f0
  407b0c:	mov	x1, x21
  407b10:	mov	x2, x23
  407b14:	mov	x3, x23
  407b18:	mov	x4, x23
  407b1c:	mov	x5, x23
  407b20:	bl	405ff4 <printf@plt+0x4af4>
  407b24:	ldrsw	x25, [x19, #44]
  407b28:	cmp	x20, x25
  407b2c:	b.ge	407b48 <printf@plt+0x6648>  // b.tcont
  407b30:	ldr	w24, [x19, #40]
  407b34:	add	x20, x20, #0x1
  407b38:	add	x21, x21, #0x10
  407b3c:	cmp	x20, w24, sxtw
  407b40:	b.gt	407a94 <printf@plt+0x6594>
  407b44:	b	407ad0 <printf@plt+0x65d0>
  407b48:	ldr	w27, [sp, #12]
  407b4c:	ldr	w22, [x19, #40]
  407b50:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407b54:	add	x21, x21, #0x248
  407b58:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407b5c:	add	x1, x1, #0xf0f
  407b60:	mov	x0, x21
  407b64:	mov	w2, w22
  407b68:	bl	401340 <sprintf@plt>
  407b6c:	cmp	w25, w22
  407b70:	b.eq	407b90 <printf@plt+0x6690>  // b.none
  407b74:	mov	x0, x21
  407b78:	bl	401290 <strlen@plt>
  407b7c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407b80:	add	x0, x21, x0
  407b84:	add	x1, x1, #0xf01
  407b88:	mov	w2, w25
  407b8c:	bl	401340 <sprintf@plt>
  407b90:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407b94:	add	x1, x1, #0x248
  407b98:	sub	x0, x29, #0x10
  407b9c:	bl	411884 <_ZdlPvm@@Base+0x90>
  407ba0:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407ba4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407ba8:	add	x2, x2, #0x1d0
  407bac:	add	x0, x0, #0x2f7
  407bb0:	sub	x1, x29, #0x10
  407bb4:	mov	x3, x2
  407bb8:	mov	x4, x2
  407bbc:	mov	x5, x2
  407bc0:	bl	405ff4 <printf@plt+0x4af4>
  407bc4:	sub	x0, x29, #0x10
  407bc8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407bcc:	cbz	w27, 407be8 <printf@plt+0x66e8>
  407bd0:	ldr	x3, [x28, #432]
  407bd4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407bd8:	add	x0, x0, #0x31c
  407bdc:	mov	w1, #0x3                   	// #3
  407be0:	mov	w2, #0x1                   	// #1
  407be4:	bl	401490 <fwrite@plt>
  407be8:	ldr	x1, [x28, #432]
  407bec:	mov	w0, #0xa                   	// #10
  407bf0:	bl	401390 <fputc@plt>
  407bf4:	ldr	x3, [x28, #432]
  407bf8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  407bfc:	add	x0, x0, #0x84e
  407c00:	mov	w1, #0xa                   	// #10
  407c04:	mov	w2, #0x1                   	// #1
  407c08:	bl	401490 <fwrite@plt>
  407c0c:	ldr	x0, [x19, #56]
  407c10:	bl	408000 <printf@plt+0x6b00>
  407c14:	ldr	x0, [x19, #24]
  407c18:	ldr	w1, [x19, #16]
  407c1c:	bl	405c94 <printf@plt+0x4794>
  407c20:	ldr	x0, [x19, #64]
  407c24:	ldr	x1, [x28, #432]
  407c28:	bl	401240 <fputs@plt>
  407c2c:	ldr	x3, [x28, #432]
  407c30:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407c34:	add	x0, x0, #0x320
  407c38:	mov	w1, #0xe                   	// #14
  407c3c:	mov	w2, #0x1                   	// #1
  407c40:	bl	401490 <fwrite@plt>
  407c44:	ldr	x8, [x19, #56]
  407c48:	ldrb	w8, [x8, #44]
  407c4c:	cbnz	w8, 407dd0 <printf@plt+0x68d0>
  407c50:	cbz	w27, 407d50 <printf@plt+0x6850>
  407c54:	ldp	w22, w20, [x19, #40]
  407c58:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407c5c:	add	x21, x21, #0x248
  407c60:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407c64:	add	x1, x1, #0xf0f
  407c68:	mov	x0, x21
  407c6c:	mov	w2, w22
  407c70:	bl	401340 <sprintf@plt>
  407c74:	cmp	w20, w22
  407c78:	b.eq	407c98 <printf@plt+0x6798>  // b.none
  407c7c:	mov	x0, x21
  407c80:	bl	401290 <strlen@plt>
  407c84:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407c88:	add	x0, x21, x0
  407c8c:	add	x1, x1, #0xf01
  407c90:	mov	w2, w20
  407c94:	bl	401340 <sprintf@plt>
  407c98:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407c9c:	add	x1, x1, #0x248
  407ca0:	sub	x0, x29, #0x10
  407ca4:	bl	411884 <_ZdlPvm@@Base+0x90>
  407ca8:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407cac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407cb0:	add	x2, x2, #0x1d0
  407cb4:	add	x0, x0, #0x32f
  407cb8:	sub	x1, x29, #0x10
  407cbc:	mov	x3, x2
  407cc0:	mov	x4, x2
  407cc4:	mov	x5, x2
  407cc8:	bl	405ff4 <printf@plt+0x4af4>
  407ccc:	sub	x0, x29, #0x10
  407cd0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407cd4:	ldp	w22, w20, [x19, #40]
  407cd8:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407cdc:	add	x21, x21, #0x260
  407ce0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407ce4:	add	x1, x1, #0xf22
  407ce8:	mov	x0, x21
  407cec:	mov	w2, w22
  407cf0:	bl	401340 <sprintf@plt>
  407cf4:	cmp	w20, w22
  407cf8:	b.eq	407d18 <printf@plt+0x6818>  // b.none
  407cfc:	mov	x0, x21
  407d00:	bl	401290 <strlen@plt>
  407d04:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407d08:	add	x0, x21, x0
  407d0c:	add	x1, x1, #0xf01
  407d10:	mov	w2, w20
  407d14:	bl	401340 <sprintf@plt>
  407d18:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407d1c:	add	x1, x1, #0x260
  407d20:	sub	x0, x29, #0x10
  407d24:	bl	411884 <_ZdlPvm@@Base+0x90>
  407d28:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407d2c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407d30:	add	x2, x2, #0x1d0
  407d34:	add	x0, x0, #0x34b
  407d38:	sub	x1, x29, #0x10
  407d3c:	mov	x3, x2
  407d40:	mov	x4, x2
  407d44:	mov	x5, x2
  407d48:	bl	405ff4 <printf@plt+0x4af4>
  407d4c:	b	407dc8 <printf@plt+0x68c8>
  407d50:	ldp	w22, w20, [x19, #40]
  407d54:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407d58:	add	x21, x21, #0x248
  407d5c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407d60:	add	x1, x1, #0xf0f
  407d64:	mov	x0, x21
  407d68:	mov	w2, w22
  407d6c:	bl	401340 <sprintf@plt>
  407d70:	cmp	w20, w22
  407d74:	b.eq	407d94 <printf@plt+0x6894>  // b.none
  407d78:	mov	x0, x21
  407d7c:	bl	401290 <strlen@plt>
  407d80:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407d84:	add	x0, x21, x0
  407d88:	add	x1, x1, #0xf01
  407d8c:	mov	w2, w20
  407d90:	bl	401340 <sprintf@plt>
  407d94:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407d98:	add	x1, x1, #0x248
  407d9c:	sub	x0, x29, #0x10
  407da0:	bl	411884 <_ZdlPvm@@Base+0x90>
  407da4:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407da8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407dac:	add	x2, x2, #0x1d0
  407db0:	add	x0, x0, #0x34b
  407db4:	sub	x1, x29, #0x10
  407db8:	mov	x3, x2
  407dbc:	mov	x4, x2
  407dc0:	mov	x5, x2
  407dc4:	bl	405ff4 <printf@plt+0x4af4>
  407dc8:	sub	x0, x29, #0x10
  407dcc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407dd0:	ldr	w2, [x19, #32]
  407dd4:	ldr	w3, [x19, #40]
  407dd8:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407ddc:	add	x20, x20, #0x2ad
  407de0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407de4:	add	x1, x1, #0xf05
  407de8:	mov	x0, x20
  407dec:	bl	401340 <sprintf@plt>
  407df0:	sub	x0, x29, #0x10
  407df4:	mov	x1, x20
  407df8:	bl	411884 <_ZdlPvm@@Base+0x90>
  407dfc:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407e00:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407e04:	add	x2, x2, #0x1d0
  407e08:	add	x0, x0, #0x362
  407e0c:	sub	x1, x29, #0x10
  407e10:	mov	x3, x2
  407e14:	mov	x4, x2
  407e18:	mov	x5, x2
  407e1c:	bl	405ff4 <printf@plt+0x4af4>
  407e20:	sub	x0, x29, #0x10
  407e24:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407e28:	ldr	w2, [x19, #32]
  407e2c:	ldr	w3, [x19, #40]
  407e30:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407e34:	add	x19, x19, #0x279
  407e38:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407e3c:	add	x1, x1, #0xef1
  407e40:	mov	x0, x19
  407e44:	bl	401340 <sprintf@plt>
  407e48:	sub	x0, x29, #0x10
  407e4c:	mov	x1, x19
  407e50:	bl	411884 <_ZdlPvm@@Base+0x90>
  407e54:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407e58:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407e5c:	add	x2, x2, #0x1d0
  407e60:	add	x0, x0, #0x371
  407e64:	sub	x1, x29, #0x10
  407e68:	mov	x3, x2
  407e6c:	mov	x4, x2
  407e70:	mov	x5, x2
  407e74:	bl	405ff4 <printf@plt+0x4af4>
  407e78:	sub	x0, x29, #0x10
  407e7c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407e80:	ldr	x3, [x28, #432]
  407e84:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  407e88:	add	x0, x0, #0x380
  407e8c:	mov	w1, #0x19                  	// #25
  407e90:	mov	w2, #0x1                   	// #1
  407e94:	mov	w19, #0x1                   	// #1
  407e98:	bl	401490 <fwrite@plt>
  407e9c:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407ea0:	str	w19, [x8, #480]
  407ea4:	ldp	x20, x19, [sp, #144]
  407ea8:	ldp	x22, x21, [sp, #128]
  407eac:	ldp	x24, x23, [sp, #112]
  407eb0:	ldp	x26, x25, [sp, #96]
  407eb4:	ldp	x28, x27, [sp, #80]
  407eb8:	ldp	x29, x30, [sp, #64]
  407ebc:	add	sp, sp, #0xa0
  407ec0:	ret
  407ec4:	add	x21, x23, x20, lsl #4
  407ec8:	adrp	x22, 414000 <_ZdlPvm@@Base+0x280c>
  407ecc:	adrp	x23, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407ed0:	adrp	x26, 414000 <_ZdlPvm@@Base+0x280c>
  407ed4:	add	x22, x22, #0x2f0
  407ed8:	add	x23, x23, #0x1d0
  407edc:	add	x26, x26, #0x2e3
  407ee0:	cmp	x20, w24, sxtw
  407ee4:	b.le	407ef4 <printf@plt+0x69f4>
  407ee8:	ldr	x1, [x28, #432]
  407eec:	mov	w0, #0x2b                  	// #43
  407ef0:	bl	4012b0 <putc@plt>
  407ef4:	ldr	x8, [x19, #48]
  407ef8:	ldr	x8, [x8, #128]
  407efc:	ldrb	w8, [x8, x20]
  407f00:	cbz	w8, 407f28 <printf@plt+0x6a28>
  407f04:	ldr	x3, [x28, #432]
  407f08:	mov	w1, #0xc                   	// #12
  407f0c:	mov	w2, #0x1                   	// #1
  407f10:	mov	x0, x26
  407f14:	bl	401490 <fwrite@plt>
  407f18:	ldrsw	x25, [x19, #44]
  407f1c:	cmp	x20, x25
  407f20:	b.lt	407f50 <printf@plt+0x6a50>  // b.tstop
  407f24:	b	407b4c <printf@plt+0x664c>
  407f28:	mov	x0, x22
  407f2c:	mov	x1, x21
  407f30:	mov	x2, x23
  407f34:	mov	x3, x23
  407f38:	mov	x4, x23
  407f3c:	mov	x5, x23
  407f40:	bl	405ff4 <printf@plt+0x4af4>
  407f44:	ldrsw	x25, [x19, #44]
  407f48:	cmp	x20, x25
  407f4c:	b.ge	407b4c <printf@plt+0x664c>  // b.tcont
  407f50:	ldr	w24, [x19, #40]
  407f54:	add	x20, x20, #0x1
  407f58:	add	x21, x21, #0x10
  407f5c:	cmp	x20, w24, sxtw
  407f60:	b.gt	407ee8 <printf@plt+0x69e8>
  407f64:	b	407ef4 <printf@plt+0x69f4>
  407f68:	mov	x19, x0
  407f6c:	add	x0, sp, #0x10
  407f70:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407f74:	b	407f80 <printf@plt+0x6a80>
  407f78:	b	407fa8 <printf@plt+0x6aa8>
  407f7c:	mov	x19, x0
  407f80:	add	x0, sp, #0x20
  407f84:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407f88:	b	407fac <printf@plt+0x6aac>
  407f8c:	b	407fa8 <printf@plt+0x6aa8>
  407f90:	b	407fa8 <printf@plt+0x6aa8>
  407f94:	b	407fa8 <printf@plt+0x6aa8>
  407f98:	b	407fa8 <printf@plt+0x6aa8>
  407f9c:	b	407fa8 <printf@plt+0x6aa8>
  407fa0:	b	407fa8 <printf@plt+0x6aa8>
  407fa4:	b	407fa8 <printf@plt+0x6aa8>
  407fa8:	mov	x19, x0
  407fac:	sub	x0, x29, #0x10
  407fb0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  407fb4:	mov	x0, x19
  407fb8:	bl	4014a0 <_Unwind_Resume@plt>
  407fbc:	stp	x29, x30, [sp, #-32]!
  407fc0:	stp	x20, x19, [sp, #16]
  407fc4:	mov	x29, sp
  407fc8:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  407fcc:	mov	w3, w1
  407fd0:	add	x20, x20, #0x293
  407fd4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  407fd8:	mov	w2, w0
  407fdc:	add	x1, x1, #0xefb
  407fe0:	mov	x0, x20
  407fe4:	mov	x19, x8
  407fe8:	bl	401340 <sprintf@plt>
  407fec:	mov	x0, x19
  407ff0:	mov	x1, x20
  407ff4:	ldp	x20, x19, [sp, #16]
  407ff8:	ldp	x29, x30, [sp], #32
  407ffc:	b	411884 <_ZdlPvm@@Base+0x90>
  408000:	sub	sp, sp, #0x30
  408004:	stp	x29, x30, [sp, #16]
  408008:	stp	x20, x19, [sp, #32]
  40800c:	add	x29, sp, #0x10
  408010:	ldr	w8, [x0, #16]
  408014:	mov	x19, x0
  408018:	cbz	w8, 408040 <printf@plt+0x6b40>
  40801c:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408020:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408024:	add	x2, x2, #0x1d0
  408028:	add	x1, x19, #0x8
  40802c:	add	x0, x0, #0x4e4
  408030:	mov	x3, x2
  408034:	mov	x4, x2
  408038:	mov	x5, x2
  40803c:	bl	405ff4 <printf@plt+0x4af4>
  408040:	ldrh	w8, [x19, #2]
  408044:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  408048:	cbz	w8, 4080bc <printf@plt+0x6bbc>
  40804c:	ldr	x3, [x20, #432]
  408050:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408054:	add	x0, x0, #0x4ec
  408058:	mov	w1, #0x4                   	// #4
  40805c:	mov	w2, #0x1                   	// #1
  408060:	bl	401490 <fwrite@plt>
  408064:	ldrsh	w8, [x19]
  408068:	cmp	w8, #0x0
  40806c:	b.le	408080 <printf@plt+0x6b80>
  408070:	mov	w0, #0x2b                  	// #43
  408074:	ldr	x1, [x20, #432]
  408078:	bl	4012b0 <putc@plt>
  40807c:	b	408084 <printf@plt+0x6b84>
  408080:	tbnz	w8, #31, 408170 <printf@plt+0x6c70>
  408084:	ldrsh	w0, [x19, #2]
  408088:	mov	x8, sp
  40808c:	bl	412458 <_ZdlPvm@@Base+0xc64>
  408090:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408094:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  408098:	add	x2, x2, #0x1d0
  40809c:	add	x0, x0, #0x85d
  4080a0:	mov	x1, sp
  4080a4:	mov	x3, x2
  4080a8:	mov	x4, x2
  4080ac:	mov	x5, x2
  4080b0:	bl	405ff4 <printf@plt+0x4af4>
  4080b4:	mov	x0, sp
  4080b8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4080bc:	ldrh	w8, [x19, #6]
  4080c0:	cbz	w8, 408134 <printf@plt+0x6c34>
  4080c4:	ldr	x3, [x20, #432]
  4080c8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4080cc:	add	x0, x0, #0x4f1
  4080d0:	mov	w1, #0x4                   	// #4
  4080d4:	mov	w2, #0x1                   	// #1
  4080d8:	bl	401490 <fwrite@plt>
  4080dc:	ldrsh	w8, [x19, #4]
  4080e0:	cmp	w8, #0x0
  4080e4:	b.le	4080f8 <printf@plt+0x6bf8>
  4080e8:	mov	w0, #0x2b                  	// #43
  4080ec:	ldr	x1, [x20, #432]
  4080f0:	bl	4012b0 <putc@plt>
  4080f4:	b	4080fc <printf@plt+0x6bfc>
  4080f8:	tbnz	w8, #31, 408178 <printf@plt+0x6c78>
  4080fc:	ldrsh	w0, [x19, #6]
  408100:	mov	x8, sp
  408104:	bl	412458 <_ZdlPvm@@Base+0xc64>
  408108:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40810c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  408110:	add	x2, x2, #0x1d0
  408114:	add	x0, x0, #0x85d
  408118:	mov	x1, sp
  40811c:	mov	x3, x2
  408120:	mov	x4, x2
  408124:	mov	x5, x2
  408128:	bl	405ff4 <printf@plt+0x4af4>
  40812c:	mov	x0, sp
  408130:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408134:	ldr	w8, [x19, #32]
  408138:	cbz	w8, 408160 <printf@plt+0x6c60>
  40813c:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408140:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408144:	add	x2, x2, #0x1d0
  408148:	add	x1, x19, #0x18
  40814c:	add	x0, x0, #0x3cc
  408150:	mov	x3, x2
  408154:	mov	x4, x2
  408158:	mov	x5, x2
  40815c:	bl	405ff4 <printf@plt+0x4af4>
  408160:	ldp	x20, x19, [sp, #32]
  408164:	ldp	x29, x30, [sp, #16]
  408168:	add	sp, sp, #0x30
  40816c:	ret
  408170:	mov	w0, #0x2d                  	// #45
  408174:	b	408074 <printf@plt+0x6b74>
  408178:	mov	w0, #0x2d                  	// #45
  40817c:	b	4080ec <printf@plt+0x6bec>
  408180:	b	408184 <printf@plt+0x6c84>
  408184:	mov	x19, x0
  408188:	mov	x0, sp
  40818c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408190:	mov	x0, x19
  408194:	bl	4014a0 <_Unwind_Resume@plt>
  408198:	sub	sp, sp, #0x40
  40819c:	stp	x29, x30, [sp, #32]
  4081a0:	stp	x20, x19, [sp, #48]
  4081a4:	add	x29, sp, #0x20
  4081a8:	ldr	w2, [x0, #32]
  4081ac:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4081b0:	add	x20, x20, #0x202
  4081b4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4081b8:	mov	x19, x0
  4081bc:	add	x1, x1, #0xf2e
  4081c0:	mov	x0, x20
  4081c4:	bl	401340 <sprintf@plt>
  4081c8:	add	x0, sp, #0x10
  4081cc:	mov	x1, x20
  4081d0:	bl	411884 <_ZdlPvm@@Base+0x90>
  4081d4:	ldr	w2, [x19, #32]
  4081d8:	ldr	w3, [x19, #40]
  4081dc:	add	x19, x20, #0xab
  4081e0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4081e4:	add	x1, x1, #0xf05
  4081e8:	mov	x0, x19
  4081ec:	bl	401340 <sprintf@plt>
  4081f0:	mov	x0, sp
  4081f4:	mov	x1, x19
  4081f8:	bl	411884 <_ZdlPvm@@Base+0x90>
  4081fc:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408200:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408204:	add	x3, x3, #0x1d0
  408208:	add	x0, x0, #0x39a
  40820c:	add	x1, sp, #0x10
  408210:	mov	x2, sp
  408214:	mov	x4, x3
  408218:	mov	x5, x3
  40821c:	bl	405ff4 <printf@plt+0x4af4>
  408220:	mov	x0, sp
  408224:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408228:	add	x0, sp, #0x10
  40822c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408230:	ldp	x20, x19, [sp, #48]
  408234:	ldp	x29, x30, [sp, #32]
  408238:	add	sp, sp, #0x40
  40823c:	ret
  408240:	mov	x19, x0
  408244:	mov	x0, sp
  408248:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40824c:	b	408254 <printf@plt+0x6d54>
  408250:	mov	x19, x0
  408254:	add	x0, sp, #0x10
  408258:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40825c:	mov	x0, x19
  408260:	bl	4014a0 <_Unwind_Resume@plt>
  408264:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  408268:	mov	w8, #0xffffffff            	// #-1
  40826c:	mov	x9, #0xffffffffffffffff    	// #-1
  408270:	add	x10, x10, #0x768
  408274:	stp	x2, x3, [x0, #56]
  408278:	str	w8, [x0, #16]
  40827c:	stp	xzr, x9, [x0, #24]
  408280:	stp	x9, x1, [x0, #40]
  408284:	stp	x10, xzr, [x0]
  408288:	ret
  40828c:	sub	sp, sp, #0x30
  408290:	stp	x29, x30, [sp, #16]
  408294:	stp	x20, x19, [sp, #32]
  408298:	add	x29, sp, #0x10
  40829c:	ldr	w2, [x0, #40]
  4082a0:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4082a4:	add	x20, x20, #0x210
  4082a8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4082ac:	mov	x19, x0
  4082b0:	add	x1, x1, #0xf34
  4082b4:	mov	x0, x20
  4082b8:	bl	401340 <sprintf@plt>
  4082bc:	mov	x0, sp
  4082c0:	mov	x1, x20
  4082c4:	bl	411884 <_ZdlPvm@@Base+0x90>
  4082c8:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4082cc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4082d0:	add	x2, x2, #0x1d0
  4082d4:	add	x0, x0, #0x3be
  4082d8:	mov	x1, sp
  4082dc:	mov	x3, x2
  4082e0:	mov	x4, x2
  4082e4:	mov	x5, x2
  4082e8:	bl	405ff4 <printf@plt+0x4af4>
  4082ec:	mov	x0, sp
  4082f0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4082f4:	ldr	w2, [x19, #32]
  4082f8:	ldr	w3, [x19, #40]
  4082fc:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408300:	add	x19, x19, #0x293
  408304:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408308:	add	x1, x1, #0xefb
  40830c:	mov	x0, x19
  408310:	bl	401340 <sprintf@plt>
  408314:	mov	x0, sp
  408318:	mov	x1, x19
  40831c:	bl	411884 <_ZdlPvm@@Base+0x90>
  408320:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408324:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408328:	add	x2, x2, #0x1d0
  40832c:	add	x0, x0, #0x3cc
  408330:	mov	x1, sp
  408334:	mov	x3, x2
  408338:	mov	x4, x2
  40833c:	mov	x5, x2
  408340:	bl	405ff4 <printf@plt+0x4af4>
  408344:	mov	x0, sp
  408348:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40834c:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  408350:	ldr	x3, [x8, #432]
  408354:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408358:	add	x0, x0, #0x3d1
  40835c:	mov	w1, #0x4                   	// #4
  408360:	mov	w2, #0x1                   	// #1
  408364:	bl	401490 <fwrite@plt>
  408368:	ldp	x20, x19, [sp, #32]
  40836c:	ldp	x29, x30, [sp, #16]
  408370:	add	sp, sp, #0x30
  408374:	ret
  408378:	b	40837c <printf@plt+0x6e7c>
  40837c:	mov	x19, x0
  408380:	mov	x0, sp
  408384:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408388:	mov	x0, x19
  40838c:	bl	4014a0 <_Unwind_Resume@plt>
  408390:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  408394:	mov	w8, #0xffffffff            	// #-1
  408398:	mov	x9, #0xffffffffffffffff    	// #-1
  40839c:	add	x10, x10, #0x7e0
  4083a0:	stp	x2, x3, [x0, #56]
  4083a4:	str	w8, [x0, #16]
  4083a8:	stp	xzr, x9, [x0, #24]
  4083ac:	stp	x9, x1, [x0, #40]
  4083b0:	stp	x10, xzr, [x0]
  4083b4:	ret
  4083b8:	sub	sp, sp, #0x60
  4083bc:	stp	x29, x30, [sp, #48]
  4083c0:	stp	x22, x21, [sp, #64]
  4083c4:	stp	x20, x19, [sp, #80]
  4083c8:	add	x29, sp, #0x30
  4083cc:	ldr	w2, [x0, #40]
  4083d0:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4083d4:	add	x21, x21, #0x210
  4083d8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4083dc:	mov	x19, x0
  4083e0:	add	x1, x1, #0xf34
  4083e4:	mov	x0, x21
  4083e8:	bl	401340 <sprintf@plt>
  4083ec:	sub	x0, x29, #0x10
  4083f0:	mov	x1, x21
  4083f4:	bl	411884 <_ZdlPvm@@Base+0x90>
  4083f8:	ldp	w22, w20, [x19, #40]
  4083fc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408400:	add	x0, x21, #0x38
  408404:	add	x1, x1, #0xf0f
  408408:	mov	w2, w22
  40840c:	bl	401340 <sprintf@plt>
  408410:	cmp	w20, w22
  408414:	b.eq	40843c <printf@plt+0x6f3c>  // b.none
  408418:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40841c:	add	x21, x21, #0x248
  408420:	mov	x0, x21
  408424:	bl	401290 <strlen@plt>
  408428:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40842c:	add	x0, x21, x0
  408430:	add	x1, x1, #0xf01
  408434:	mov	w2, w20
  408438:	bl	401340 <sprintf@plt>
  40843c:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408440:	add	x1, x1, #0x248
  408444:	add	x0, sp, #0x10
  408448:	bl	411884 <_ZdlPvm@@Base+0x90>
  40844c:	ldr	w2, [x19, #32]
  408450:	ldr	w3, [x19, #40]
  408454:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408458:	add	x20, x20, #0x279
  40845c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408460:	add	x1, x1, #0xef1
  408464:	mov	x0, x20
  408468:	bl	401340 <sprintf@plt>
  40846c:	mov	x0, sp
  408470:	mov	x1, x20
  408474:	bl	411884 <_ZdlPvm@@Base+0x90>
  408478:	adrp	x4, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40847c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408480:	add	x4, x4, #0x1d0
  408484:	add	x0, x0, #0x3d6
  408488:	sub	x1, x29, #0x10
  40848c:	add	x2, sp, #0x10
  408490:	mov	x3, sp
  408494:	mov	x5, x4
  408498:	bl	405ff4 <printf@plt+0x4af4>
  40849c:	mov	x0, sp
  4084a0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4084a4:	add	x0, sp, #0x10
  4084a8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4084ac:	sub	x0, x29, #0x10
  4084b0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4084b4:	ldr	w2, [x19, #32]
  4084b8:	ldr	w3, [x19, #40]
  4084bc:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4084c0:	add	x19, x19, #0x293
  4084c4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4084c8:	add	x1, x1, #0xefb
  4084cc:	mov	x0, x19
  4084d0:	bl	401340 <sprintf@plt>
  4084d4:	sub	x0, x29, #0x10
  4084d8:	mov	x1, x19
  4084dc:	bl	411884 <_ZdlPvm@@Base+0x90>
  4084e0:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4084e4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4084e8:	add	x2, x2, #0x1d0
  4084ec:	add	x0, x0, #0x3cc
  4084f0:	sub	x1, x29, #0x10
  4084f4:	mov	x3, x2
  4084f8:	mov	x4, x2
  4084fc:	mov	x5, x2
  408500:	bl	405ff4 <printf@plt+0x4af4>
  408504:	sub	x0, x29, #0x10
  408508:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40850c:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  408510:	ldr	x3, [x8, #432]
  408514:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408518:	add	x0, x0, #0x3d1
  40851c:	mov	w1, #0x4                   	// #4
  408520:	mov	w2, #0x1                   	// #1
  408524:	bl	401490 <fwrite@plt>
  408528:	ldp	x20, x19, [sp, #80]
  40852c:	ldp	x22, x21, [sp, #64]
  408530:	ldp	x29, x30, [sp, #48]
  408534:	add	sp, sp, #0x60
  408538:	ret
  40853c:	b	408560 <printf@plt+0x7060>
  408540:	mov	x19, x0
  408544:	mov	x0, sp
  408548:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40854c:	b	408554 <printf@plt+0x7054>
  408550:	mov	x19, x0
  408554:	add	x0, sp, #0x10
  408558:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40855c:	b	408564 <printf@plt+0x7064>
  408560:	mov	x19, x0
  408564:	sub	x0, x29, #0x10
  408568:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40856c:	mov	x0, x19
  408570:	bl	4014a0 <_Unwind_Resume@plt>
  408574:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  408578:	mov	w8, #0xffffffff            	// #-1
  40857c:	mov	x9, #0xffffffffffffffff    	// #-1
  408580:	add	x10, x10, #0x858
  408584:	stp	x2, x3, [x0, #56]
  408588:	str	w8, [x0, #16]
  40858c:	stp	xzr, x9, [x0, #24]
  408590:	stp	x9, x1, [x0, #40]
  408594:	stp	x10, xzr, [x0]
  408598:	ret
  40859c:	sub	sp, sp, #0x60
  4085a0:	stp	x29, x30, [sp, #48]
  4085a4:	stp	x22, x21, [sp, #64]
  4085a8:	stp	x20, x19, [sp, #80]
  4085ac:	add	x29, sp, #0x30
  4085b0:	ldr	w2, [x0, #40]
  4085b4:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4085b8:	add	x21, x21, #0x210
  4085bc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4085c0:	mov	x19, x0
  4085c4:	add	x1, x1, #0xf34
  4085c8:	mov	x0, x21
  4085cc:	bl	401340 <sprintf@plt>
  4085d0:	sub	x0, x29, #0x10
  4085d4:	mov	x1, x21
  4085d8:	bl	411884 <_ZdlPvm@@Base+0x90>
  4085dc:	ldp	w22, w20, [x19, #40]
  4085e0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4085e4:	add	x0, x21, #0x38
  4085e8:	add	x1, x1, #0xf0f
  4085ec:	mov	w2, w22
  4085f0:	bl	401340 <sprintf@plt>
  4085f4:	cmp	w20, w22
  4085f8:	b.eq	408620 <printf@plt+0x7120>  // b.none
  4085fc:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408600:	add	x21, x21, #0x248
  408604:	mov	x0, x21
  408608:	bl	401290 <strlen@plt>
  40860c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408610:	add	x0, x21, x0
  408614:	add	x1, x1, #0xf01
  408618:	mov	w2, w20
  40861c:	bl	401340 <sprintf@plt>
  408620:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408624:	add	x1, x1, #0x248
  408628:	add	x0, sp, #0x10
  40862c:	bl	411884 <_ZdlPvm@@Base+0x90>
  408630:	ldr	w2, [x19, #32]
  408634:	ldr	w3, [x19, #40]
  408638:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40863c:	add	x20, x20, #0x279
  408640:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408644:	add	x1, x1, #0xef1
  408648:	mov	x0, x20
  40864c:	bl	401340 <sprintf@plt>
  408650:	mov	x0, sp
  408654:	mov	x1, x20
  408658:	bl	411884 <_ZdlPvm@@Base+0x90>
  40865c:	adrp	x4, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408660:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408664:	add	x4, x4, #0x1d0
  408668:	add	x0, x0, #0x3f4
  40866c:	sub	x1, x29, #0x10
  408670:	add	x2, sp, #0x10
  408674:	mov	x3, sp
  408678:	mov	x5, x4
  40867c:	bl	405ff4 <printf@plt+0x4af4>
  408680:	mov	x0, sp
  408684:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408688:	add	x0, sp, #0x10
  40868c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408690:	sub	x0, x29, #0x10
  408694:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408698:	ldr	w2, [x19, #32]
  40869c:	ldr	w3, [x19, #40]
  4086a0:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4086a4:	add	x19, x19, #0x293
  4086a8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4086ac:	add	x1, x1, #0xefb
  4086b0:	mov	x0, x19
  4086b4:	bl	401340 <sprintf@plt>
  4086b8:	sub	x0, x29, #0x10
  4086bc:	mov	x1, x19
  4086c0:	bl	411884 <_ZdlPvm@@Base+0x90>
  4086c4:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4086c8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4086cc:	add	x2, x2, #0x1d0
  4086d0:	add	x0, x0, #0x3cc
  4086d4:	sub	x1, x29, #0x10
  4086d8:	mov	x3, x2
  4086dc:	mov	x4, x2
  4086e0:	mov	x5, x2
  4086e4:	bl	405ff4 <printf@plt+0x4af4>
  4086e8:	sub	x0, x29, #0x10
  4086ec:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4086f0:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  4086f4:	ldr	x3, [x8, #432]
  4086f8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4086fc:	add	x0, x0, #0x3d1
  408700:	mov	w1, #0x4                   	// #4
  408704:	mov	w2, #0x1                   	// #1
  408708:	bl	401490 <fwrite@plt>
  40870c:	ldp	x20, x19, [sp, #80]
  408710:	ldp	x22, x21, [sp, #64]
  408714:	ldp	x29, x30, [sp, #48]
  408718:	add	sp, sp, #0x60
  40871c:	ret
  408720:	b	408744 <printf@plt+0x7244>
  408724:	mov	x19, x0
  408728:	mov	x0, sp
  40872c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408730:	b	408738 <printf@plt+0x7238>
  408734:	mov	x19, x0
  408738:	add	x0, sp, #0x10
  40873c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408740:	b	408748 <printf@plt+0x7248>
  408744:	mov	x19, x0
  408748:	sub	x0, x29, #0x10
  40874c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408750:	mov	x0, x19
  408754:	bl	4014a0 <_Unwind_Resume@plt>
  408758:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40875c:	mov	w8, #0xffffffff            	// #-1
  408760:	mov	x9, #0xffffffffffffffff    	// #-1
  408764:	add	x10, x10, #0x8d0
  408768:	stp	x2, x3, [x0, #56]
  40876c:	str	w8, [x0, #16]
  408770:	stp	xzr, x9, [x0, #24]
  408774:	stp	x9, x1, [x0, #40]
  408778:	stp	x10, xzr, [x0]
  40877c:	ret
  408780:	stp	x29, x30, [sp, #-16]!
  408784:	mov	x29, sp
  408788:	mov	w5, w4
  40878c:	mov	x4, x3
  408790:	mov	x3, x2
  408794:	mov	w2, w1
  408798:	mov	w1, #0x1                   	// #1
  40879c:	bl	407874 <printf@plt+0x6374>
  4087a0:	mov	w0, #0x1                   	// #1
  4087a4:	ldp	x29, x30, [sp], #16
  4087a8:	ret
  4087ac:	sub	sp, sp, #0x60
  4087b0:	stp	x29, x30, [sp, #48]
  4087b4:	stp	x22, x21, [sp, #64]
  4087b8:	stp	x20, x19, [sp, #80]
  4087bc:	add	x29, sp, #0x30
  4087c0:	ldr	w2, [x0, #40]
  4087c4:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4087c8:	add	x21, x21, #0x210
  4087cc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4087d0:	mov	x19, x0
  4087d4:	add	x1, x1, #0xf34
  4087d8:	mov	x0, x21
  4087dc:	bl	401340 <sprintf@plt>
  4087e0:	sub	x0, x29, #0x10
  4087e4:	mov	x1, x21
  4087e8:	bl	411884 <_ZdlPvm@@Base+0x90>
  4087ec:	ldp	w22, w20, [x19, #40]
  4087f0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4087f4:	add	x0, x21, #0x38
  4087f8:	add	x1, x1, #0xf0f
  4087fc:	mov	w2, w22
  408800:	bl	401340 <sprintf@plt>
  408804:	cmp	w20, w22
  408808:	b.eq	408830 <printf@plt+0x7330>  // b.none
  40880c:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408810:	add	x21, x21, #0x248
  408814:	mov	x0, x21
  408818:	bl	401290 <strlen@plt>
  40881c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408820:	add	x0, x21, x0
  408824:	add	x1, x1, #0xf01
  408828:	mov	w2, w20
  40882c:	bl	401340 <sprintf@plt>
  408830:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408834:	add	x1, x1, #0x248
  408838:	add	x0, sp, #0x10
  40883c:	bl	411884 <_ZdlPvm@@Base+0x90>
  408840:	ldp	w22, w20, [x19, #40]
  408844:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408848:	add	x21, x21, #0x260
  40884c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408850:	add	x1, x1, #0xf22
  408854:	mov	x0, x21
  408858:	mov	w2, w22
  40885c:	bl	401340 <sprintf@plt>
  408860:	cmp	w20, w22
  408864:	b.eq	408884 <printf@plt+0x7384>  // b.none
  408868:	mov	x0, x21
  40886c:	bl	401290 <strlen@plt>
  408870:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408874:	add	x0, x21, x0
  408878:	add	x1, x1, #0xf01
  40887c:	mov	w2, w20
  408880:	bl	401340 <sprintf@plt>
  408884:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408888:	add	x1, x1, #0x260
  40888c:	mov	x0, sp
  408890:	bl	411884 <_ZdlPvm@@Base+0x90>
  408894:	adrp	x4, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408898:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40889c:	add	x4, x4, #0x1d0
  4088a0:	add	x0, x0, #0x3f4
  4088a4:	sub	x1, x29, #0x10
  4088a8:	add	x2, sp, #0x10
  4088ac:	mov	x3, sp
  4088b0:	mov	x5, x4
  4088b4:	bl	405ff4 <printf@plt+0x4af4>
  4088b8:	mov	x0, sp
  4088bc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4088c0:	add	x0, sp, #0x10
  4088c4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4088c8:	sub	x0, x29, #0x10
  4088cc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4088d0:	ldr	w2, [x19, #32]
  4088d4:	ldr	w3, [x19, #40]
  4088d8:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4088dc:	add	x19, x19, #0x293
  4088e0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4088e4:	add	x1, x1, #0xefb
  4088e8:	mov	x0, x19
  4088ec:	bl	401340 <sprintf@plt>
  4088f0:	sub	x0, x29, #0x10
  4088f4:	mov	x1, x19
  4088f8:	bl	411884 <_ZdlPvm@@Base+0x90>
  4088fc:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408900:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408904:	add	x2, x2, #0x1d0
  408908:	add	x0, x0, #0x3cc
  40890c:	sub	x1, x29, #0x10
  408910:	mov	x3, x2
  408914:	mov	x4, x2
  408918:	mov	x5, x2
  40891c:	bl	405ff4 <printf@plt+0x4af4>
  408920:	sub	x0, x29, #0x10
  408924:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408928:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  40892c:	ldr	x3, [x8, #432]
  408930:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408934:	add	x0, x0, #0x3d1
  408938:	mov	w1, #0x4                   	// #4
  40893c:	mov	w2, #0x1                   	// #1
  408940:	bl	401490 <fwrite@plt>
  408944:	ldp	x20, x19, [sp, #80]
  408948:	ldp	x22, x21, [sp, #64]
  40894c:	ldp	x29, x30, [sp, #48]
  408950:	add	sp, sp, #0x60
  408954:	ret
  408958:	b	40897c <printf@plt+0x747c>
  40895c:	mov	x19, x0
  408960:	mov	x0, sp
  408964:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408968:	b	408970 <printf@plt+0x7470>
  40896c:	mov	x19, x0
  408970:	add	x0, sp, #0x10
  408974:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408978:	b	408980 <printf@plt+0x7480>
  40897c:	mov	x19, x0
  408980:	sub	x0, x29, #0x10
  408984:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408988:	mov	x0, x19
  40898c:	bl	4014a0 <_Unwind_Resume@plt>
  408990:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  408994:	mov	w8, #0xffffffff            	// #-1
  408998:	mov	x9, #0xffffffffffffffff    	// #-1
  40899c:	add	x10, x10, #0x948
  4089a0:	stp	x1, x2, [x0, #48]
  4089a4:	str	w8, [x0, #16]
  4089a8:	stp	xzr, x9, [x0, #24]
  4089ac:	str	x9, [x0, #40]
  4089b0:	stp	x10, xzr, [x0]
  4089b4:	strh	wzr, [x0, #64]
  4089b8:	ret
  4089bc:	cmp	w1, #0x0
  4089c0:	mov	w8, #0x1                   	// #1
  4089c4:	cinc	w8, w8, eq  // eq = none
  4089c8:	strb	w8, [x0, #64]
  4089cc:	ret
  4089d0:	cmp	w1, #0x0
  4089d4:	mov	w8, #0x1                   	// #1
  4089d8:	cinc	w8, w8, eq  // eq = none
  4089dc:	strb	w8, [x0, #65]
  4089e0:	ret
  4089e4:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  4089e8:	mov	w8, #0xffffffff            	// #-1
  4089ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4089f0:	add	x10, x10, #0x9d0
  4089f4:	stp	x1, x2, [x0, #48]
  4089f8:	strh	wzr, [x0, #64]
  4089fc:	str	w8, [x0, #16]
  408a00:	stp	xzr, x9, [x0, #24]
  408a04:	str	x9, [x0, #40]
  408a08:	stp	x10, xzr, [x0]
  408a0c:	ret
  408a10:	mov	w0, #0x1                   	// #1
  408a14:	ret
  408a18:	sub	sp, sp, #0x50
  408a1c:	stp	x29, x30, [sp, #16]
  408a20:	stp	x24, x23, [sp, #32]
  408a24:	stp	x22, x21, [sp, #48]
  408a28:	stp	x20, x19, [sp, #64]
  408a2c:	add	x29, sp, #0x10
  408a30:	ldr	w2, [x0, #40]
  408a34:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408a38:	mov	w19, w1
  408a3c:	add	x21, x21, #0x22c
  408a40:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408a44:	mov	x20, x0
  408a48:	add	x1, x1, #0xf40
  408a4c:	mov	x0, x21
  408a50:	bl	401340 <sprintf@plt>
  408a54:	mov	x0, sp
  408a58:	mov	x1, x21
  408a5c:	bl	411884 <_ZdlPvm@@Base+0x90>
  408a60:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408a64:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  408a68:	add	x2, x2, #0x1d0
  408a6c:	add	x0, x0, #0x3d3
  408a70:	mov	x1, sp
  408a74:	mov	x3, x2
  408a78:	mov	x4, x2
  408a7c:	mov	x5, x2
  408a80:	bl	405ff4 <printf@plt+0x4af4>
  408a84:	mov	x0, sp
  408a88:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408a8c:	ldrb	w8, [x20, #65]
  408a90:	adrp	x23, 413000 <_ZdlPvm@@Base+0x180c>
  408a94:	adrp	x24, 414000 <_ZdlPvm@@Base+0x280c>
  408a98:	adrp	x22, 429000 <_Znam@GLIBCXX_3.4>
  408a9c:	add	x23, x23, #0xeb
  408aa0:	add	x24, x24, #0x417
  408aa4:	cbz	w8, 408ad4 <printf@plt+0x75d4>
  408aa8:	cmp	w8, #0x1
  408aac:	csel	x8, x23, x24, eq  // eq = none
  408ab0:	ldr	x1, [x22, #432]
  408ab4:	ldrsb	w0, [x8]
  408ab8:	bl	401390 <fputc@plt>
  408abc:	ldr	x3, [x22, #432]
  408ac0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408ac4:	add	x0, x0, #0x560
  408ac8:	mov	w1, #0x2                   	// #2
  408acc:	mov	w2, #0x1                   	// #1
  408ad0:	bl	401490 <fwrite@plt>
  408ad4:	ldr	x1, [x22, #432]
  408ad8:	mov	w0, #0x27                  	// #39
  408adc:	bl	401390 <fputc@plt>
  408ae0:	cbnz	w19, 408afc <printf@plt+0x75fc>
  408ae4:	ldr	x3, [x22, #432]
  408ae8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408aec:	add	x0, x0, #0x419
  408af0:	mov	w1, #0x9                   	// #9
  408af4:	mov	w2, #0x1                   	// #1
  408af8:	bl	401490 <fwrite@plt>
  408afc:	ldr	w8, [x20, #44]
  408b00:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408b04:	add	x21, x21, #0x22c
  408b08:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408b0c:	add	w2, w8, #0x1
  408b10:	add	x1, x1, #0xf40
  408b14:	mov	x0, x21
  408b18:	bl	401340 <sprintf@plt>
  408b1c:	mov	x0, sp
  408b20:	mov	x1, x21
  408b24:	bl	411884 <_ZdlPvm@@Base+0x90>
  408b28:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408b2c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408b30:	add	x2, x2, #0x1d0
  408b34:	add	x0, x0, #0x433
  408b38:	mov	x1, sp
  408b3c:	mov	x3, x2
  408b40:	mov	x4, x2
  408b44:	mov	x5, x2
  408b48:	bl	405ff4 <printf@plt+0x4af4>
  408b4c:	mov	x0, sp
  408b50:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408b54:	ldrb	w8, [x20, #64]
  408b58:	cbz	w8, 408b8c <printf@plt+0x768c>
  408b5c:	ldrb	w8, [x20, #65]
  408b60:	ldr	x1, [x22, #432]
  408b64:	cmp	w8, #0x1
  408b68:	csel	x8, x24, x23, eq  // eq = none
  408b6c:	ldrsb	w0, [x8]
  408b70:	bl	401390 <fputc@plt>
  408b74:	ldr	x3, [x22, #432]
  408b78:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408b7c:	add	x0, x0, #0x560
  408b80:	mov	w1, #0x2                   	// #2
  408b84:	mov	w2, #0x1                   	// #1
  408b88:	bl	401490 <fwrite@plt>
  408b8c:	ldr	x3, [x22, #432]
  408b90:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408b94:	add	x0, x0, #0x487
  408b98:	mov	w1, #0x5                   	// #5
  408b9c:	mov	w2, #0x1                   	// #1
  408ba0:	bl	401490 <fwrite@plt>
  408ba4:	cbnz	w19, 408bc0 <printf@plt+0x76c0>
  408ba8:	ldr	x3, [x22, #432]
  408bac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408bb0:	add	x0, x0, #0x423
  408bb4:	mov	w1, #0x8                   	// #8
  408bb8:	mov	w2, #0x1                   	// #1
  408bbc:	bl	401490 <fwrite@plt>
  408bc0:	ldp	x20, x19, [sp, #64]
  408bc4:	ldp	x22, x21, [sp, #48]
  408bc8:	ldp	x24, x23, [sp, #32]
  408bcc:	ldp	x29, x30, [sp, #16]
  408bd0:	add	sp, sp, #0x50
  408bd4:	ret
  408bd8:	b	408bdc <printf@plt+0x76dc>
  408bdc:	mov	x19, x0
  408be0:	mov	x0, sp
  408be4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408be8:	mov	x0, x19
  408bec:	bl	4014a0 <_Unwind_Resume@plt>
  408bf0:	stp	x29, x30, [sp, #-32]!
  408bf4:	stp	x20, x19, [sp, #16]
  408bf8:	mov	x29, sp
  408bfc:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408c00:	add	x20, x20, #0x22c
  408c04:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408c08:	mov	w2, w0
  408c0c:	add	x1, x1, #0xf40
  408c10:	mov	x0, x20
  408c14:	mov	x19, x8
  408c18:	bl	401340 <sprintf@plt>
  408c1c:	mov	x0, x19
  408c20:	mov	x1, x20
  408c24:	ldp	x20, x19, [sp, #16]
  408c28:	ldp	x29, x30, [sp], #32
  408c2c:	b	411884 <_ZdlPvm@@Base+0x90>
  408c30:	ret
  408c34:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  408c38:	mov	w8, #0xffffffff            	// #-1
  408c3c:	mov	x9, #0xffffffffffffffff    	// #-1
  408c40:	add	x10, x10, #0xa58
  408c44:	stp	x1, x2, [x0, #48]
  408c48:	strh	wzr, [x0, #64]
  408c4c:	str	w8, [x0, #16]
  408c50:	stp	xzr, x9, [x0, #24]
  408c54:	str	x9, [x0, #40]
  408c58:	stp	x10, xzr, [x0]
  408c5c:	ret
  408c60:	mov	w0, #0x2                   	// #2
  408c64:	ret
  408c68:	sub	sp, sp, #0x50
  408c6c:	stp	x29, x30, [sp, #16]
  408c70:	stp	x24, x23, [sp, #32]
  408c74:	stp	x22, x21, [sp, #48]
  408c78:	stp	x20, x19, [sp, #64]
  408c7c:	add	x29, sp, #0x10
  408c80:	mov	w19, w1
  408c84:	mov	x20, x0
  408c88:	adrp	x22, 429000 <_Znam@GLIBCXX_3.4>
  408c8c:	cbnz	w1, 408ca8 <printf@plt+0x77a8>
  408c90:	ldr	x3, [x22, #432]
  408c94:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408c98:	add	x0, x0, #0x419
  408c9c:	mov	w1, #0x9                   	// #9
  408ca0:	mov	w2, #0x1                   	// #1
  408ca4:	bl	401490 <fwrite@plt>
  408ca8:	ldr	w2, [x20, #40]
  408cac:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408cb0:	add	x21, x21, #0x22c
  408cb4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408cb8:	add	x1, x1, #0xf40
  408cbc:	mov	x0, x21
  408cc0:	bl	401340 <sprintf@plt>
  408cc4:	mov	x0, sp
  408cc8:	mov	x1, x21
  408ccc:	bl	411884 <_ZdlPvm@@Base+0x90>
  408cd0:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408cd4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  408cd8:	add	x2, x2, #0x1d0
  408cdc:	add	x0, x0, #0x3d3
  408ce0:	mov	x1, sp
  408ce4:	mov	x3, x2
  408ce8:	mov	x4, x2
  408cec:	mov	x5, x2
  408cf0:	bl	405ff4 <printf@plt+0x4af4>
  408cf4:	mov	x0, sp
  408cf8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408cfc:	ldrb	w8, [x20, #65]
  408d00:	adrp	x23, 413000 <_ZdlPvm@@Base+0x180c>
  408d04:	adrp	x24, 414000 <_ZdlPvm@@Base+0x280c>
  408d08:	add	x23, x23, #0xeb
  408d0c:	add	x24, x24, #0x417
  408d10:	cbz	w8, 408d40 <printf@plt+0x7840>
  408d14:	cmp	w8, #0x1
  408d18:	csel	x8, x23, x24, eq  // eq = none
  408d1c:	ldr	x1, [x22, #432]
  408d20:	ldrsb	w0, [x8]
  408d24:	bl	401390 <fputc@plt>
  408d28:	ldr	x3, [x22, #432]
  408d2c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408d30:	add	x0, x0, #0x560
  408d34:	mov	w1, #0x2                   	// #2
  408d38:	mov	w2, #0x1                   	// #1
  408d3c:	bl	401490 <fwrite@plt>
  408d40:	ldr	x1, [x22, #432]
  408d44:	mov	w0, #0x27                  	// #39
  408d48:	bl	401390 <fputc@plt>
  408d4c:	ldr	w8, [x20, #44]
  408d50:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408d54:	add	x21, x21, #0x22c
  408d58:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408d5c:	add	w2, w8, #0x1
  408d60:	add	x1, x1, #0xf40
  408d64:	mov	x0, x21
  408d68:	bl	401340 <sprintf@plt>
  408d6c:	mov	x0, sp
  408d70:	mov	x1, x21
  408d74:	bl	411884 <_ZdlPvm@@Base+0x90>
  408d78:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408d7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408d80:	add	x2, x2, #0x1d0
  408d84:	add	x0, x0, #0x42c
  408d88:	mov	x1, sp
  408d8c:	mov	x3, x2
  408d90:	mov	x4, x2
  408d94:	mov	x5, x2
  408d98:	bl	405ff4 <printf@plt+0x4af4>
  408d9c:	mov	x0, sp
  408da0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408da4:	ldrb	w8, [x20, #64]
  408da8:	cbz	w8, 408dc4 <printf@plt+0x78c4>
  408dac:	ldr	x3, [x22, #432]
  408db0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408db4:	add	x0, x0, #0x44d
  408db8:	mov	w1, #0x3                   	// #3
  408dbc:	mov	w2, #0x1                   	// #1
  408dc0:	bl	401490 <fwrite@plt>
  408dc4:	ldr	x3, [x22, #432]
  408dc8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  408dcc:	add	x0, x0, #0x3b6
  408dd0:	mov	w1, #0x3                   	// #3
  408dd4:	mov	w2, #0x1                   	// #1
  408dd8:	bl	401490 <fwrite@plt>
  408ddc:	ldr	w2, [x20, #40]
  408de0:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408de4:	add	x21, x21, #0x22c
  408de8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408dec:	add	x1, x1, #0xf40
  408df0:	mov	x0, x21
  408df4:	bl	401340 <sprintf@plt>
  408df8:	mov	x0, sp
  408dfc:	mov	x1, x21
  408e00:	bl	411884 <_ZdlPvm@@Base+0x90>
  408e04:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408e08:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408e0c:	add	x2, x2, #0x1d0
  408e10:	add	x0, x0, #0x451
  408e14:	mov	x1, sp
  408e18:	mov	x3, x2
  408e1c:	mov	x4, x2
  408e20:	mov	x5, x2
  408e24:	bl	405ff4 <printf@plt+0x4af4>
  408e28:	mov	x0, sp
  408e2c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408e30:	ldrb	w8, [x20, #64]
  408e34:	cbz	w8, 408e68 <printf@plt+0x7968>
  408e38:	ldrb	w8, [x20, #65]
  408e3c:	ldr	x1, [x22, #432]
  408e40:	cmp	w8, #0x1
  408e44:	csel	x8, x24, x23, eq  // eq = none
  408e48:	ldrsb	w0, [x8]
  408e4c:	bl	401390 <fputc@plt>
  408e50:	ldr	x3, [x22, #432]
  408e54:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408e58:	add	x0, x0, #0x560
  408e5c:	mov	w1, #0x2                   	// #2
  408e60:	mov	w2, #0x1                   	// #1
  408e64:	bl	401490 <fwrite@plt>
  408e68:	ldr	x3, [x22, #432]
  408e6c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  408e70:	add	x0, x0, #0x3b6
  408e74:	mov	w1, #0x3                   	// #3
  408e78:	mov	w2, #0x1                   	// #1
  408e7c:	bl	401490 <fwrite@plt>
  408e80:	ldr	x3, [x22, #432]
  408e84:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408e88:	add	x0, x0, #0x4d9
  408e8c:	mov	w1, #0xa                   	// #10
  408e90:	mov	w2, #0x1                   	// #1
  408e94:	bl	401490 <fwrite@plt>
  408e98:	cbnz	w19, 408eb4 <printf@plt+0x79b4>
  408e9c:	ldr	x3, [x22, #432]
  408ea0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408ea4:	add	x0, x0, #0x423
  408ea8:	mov	w1, #0x8                   	// #8
  408eac:	mov	w2, #0x1                   	// #1
  408eb0:	bl	401490 <fwrite@plt>
  408eb4:	ldp	x20, x19, [sp, #64]
  408eb8:	ldp	x22, x21, [sp, #48]
  408ebc:	ldp	x24, x23, [sp, #32]
  408ec0:	ldp	x29, x30, [sp, #16]
  408ec4:	add	sp, sp, #0x50
  408ec8:	ret
  408ecc:	b	408ed4 <printf@plt+0x79d4>
  408ed0:	b	408ed4 <printf@plt+0x79d4>
  408ed4:	mov	x19, x0
  408ed8:	mov	x0, sp
  408edc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408ee0:	mov	x0, x19
  408ee4:	bl	4014a0 <_Unwind_Resume@plt>
  408ee8:	ret
  408eec:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  408ef0:	mov	w8, #0xffffffff            	// #-1
  408ef4:	mov	x9, #0xffffffffffffffff    	// #-1
  408ef8:	add	x10, x10, #0xae0
  408efc:	stp	x1, x2, [x0, #48]
  408f00:	str	w8, [x0, #16]
  408f04:	stp	xzr, x9, [x0, #24]
  408f08:	str	x9, [x0, #40]
  408f0c:	stp	x10, xzr, [x0]
  408f10:	ret
  408f14:	mov	w0, #0x1                   	// #1
  408f18:	ret
  408f1c:	sub	sp, sp, #0x50
  408f20:	stp	x29, x30, [sp, #16]
  408f24:	stp	x24, x23, [sp, #32]
  408f28:	stp	x22, x21, [sp, #48]
  408f2c:	stp	x20, x19, [sp, #64]
  408f30:	add	x29, sp, #0x10
  408f34:	ldr	x8, [x0, #56]
  408f38:	mov	w20, w1
  408f3c:	mov	x19, x0
  408f40:	adrp	x24, 429000 <_Znam@GLIBCXX_3.4>
  408f44:	ldrb	w8, [x8, #45]
  408f48:	cbz	w8, 408f64 <printf@plt+0x7a64>
  408f4c:	ldr	x3, [x24, #432]
  408f50:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408f54:	add	x0, x0, #0x465
  408f58:	mov	w1, #0x8                   	// #8
  408f5c:	mov	w2, #0x1                   	// #1
  408f60:	bl	401490 <fwrite@plt>
  408f64:	cbnz	w20, 408f80 <printf@plt+0x7a80>
  408f68:	ldr	x3, [x24, #432]
  408f6c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408f70:	add	x0, x0, #0x419
  408f74:	mov	w1, #0x9                   	// #9
  408f78:	mov	w2, #0x1                   	// #1
  408f7c:	bl	401490 <fwrite@plt>
  408f80:	ldr	w2, [x19, #40]
  408f84:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408f88:	add	x21, x21, #0x210
  408f8c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408f90:	add	x1, x1, #0xf34
  408f94:	mov	x0, x21
  408f98:	bl	401340 <sprintf@plt>
  408f9c:	mov	x0, sp
  408fa0:	mov	x1, x21
  408fa4:	bl	411884 <_ZdlPvm@@Base+0x90>
  408fa8:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408fac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  408fb0:	add	x2, x2, #0x1d0
  408fb4:	add	x0, x0, #0x194
  408fb8:	mov	x1, sp
  408fbc:	mov	x3, x2
  408fc0:	mov	x4, x2
  408fc4:	mov	x5, x2
  408fc8:	bl	405ff4 <printf@plt+0x4af4>
  408fcc:	mov	x0, sp
  408fd0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  408fd4:	ldp	w23, w21, [x19, #40]
  408fd8:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  408fdc:	add	x22, x22, #0x248
  408fe0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  408fe4:	add	x1, x1, #0xf0f
  408fe8:	mov	x0, x22
  408fec:	mov	w2, w23
  408ff0:	bl	401340 <sprintf@plt>
  408ff4:	cmp	w21, w23
  408ff8:	b.eq	409018 <printf@plt+0x7b18>  // b.none
  408ffc:	mov	x0, x22
  409000:	bl	401290 <strlen@plt>
  409004:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  409008:	add	x0, x22, x0
  40900c:	add	x1, x1, #0xf01
  409010:	mov	w2, w21
  409014:	bl	401340 <sprintf@plt>
  409018:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40901c:	add	x1, x1, #0x248
  409020:	mov	x0, sp
  409024:	bl	411884 <_ZdlPvm@@Base+0x90>
  409028:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40902c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409030:	add	x2, x2, #0x1d0
  409034:	add	x0, x0, #0x46e
  409038:	mov	x1, sp
  40903c:	mov	x3, x2
  409040:	mov	x4, x2
  409044:	mov	x5, x2
  409048:	bl	405ff4 <printf@plt+0x4af4>
  40904c:	mov	x0, sp
  409050:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409054:	cbnz	w20, 409070 <printf@plt+0x7b70>
  409058:	ldr	x3, [x24, #432]
  40905c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409060:	add	x0, x0, #0x423
  409064:	mov	w1, #0x8                   	// #8
  409068:	mov	w2, #0x1                   	// #1
  40906c:	bl	401490 <fwrite@plt>
  409070:	ldr	x8, [x19, #56]
  409074:	ldrb	w8, [x8, #45]
  409078:	cbz	w8, 409094 <printf@plt+0x7b94>
  40907c:	ldr	x3, [x24, #432]
  409080:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409084:	add	x0, x0, #0x48d
  409088:	mov	w1, #0x7                   	// #7
  40908c:	mov	w2, #0x1                   	// #1
  409090:	bl	401490 <fwrite@plt>
  409094:	ldp	x20, x19, [sp, #64]
  409098:	ldp	x22, x21, [sp, #48]
  40909c:	ldp	x24, x23, [sp, #32]
  4090a0:	ldp	x29, x30, [sp, #16]
  4090a4:	add	sp, sp, #0x50
  4090a8:	ret
  4090ac:	b	4090b0 <printf@plt+0x7bb0>
  4090b0:	mov	x19, x0
  4090b4:	mov	x0, sp
  4090b8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4090bc:	mov	x0, x19
  4090c0:	bl	4014a0 <_Unwind_Resume@plt>
  4090c4:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  4090c8:	mov	w8, #0xffffffff            	// #-1
  4090cc:	mov	x9, #0xffffffffffffffff    	// #-1
  4090d0:	add	x10, x10, #0xb68
  4090d4:	stp	x1, x2, [x0, #48]
  4090d8:	str	w8, [x0, #16]
  4090dc:	stp	xzr, x9, [x0, #24]
  4090e0:	str	x9, [x0, #40]
  4090e4:	stp	x10, xzr, [x0]
  4090e8:	ret
  4090ec:	mov	w0, #0x2                   	// #2
  4090f0:	ret
  4090f4:	sub	sp, sp, #0x60
  4090f8:	stp	x29, x30, [sp, #32]
  4090fc:	stp	x24, x23, [sp, #48]
  409100:	stp	x22, x21, [sp, #64]
  409104:	stp	x20, x19, [sp, #80]
  409108:	add	x29, sp, #0x20
  40910c:	ldr	x8, [x0, #56]
  409110:	mov	w20, w1
  409114:	mov	x19, x0
  409118:	adrp	x24, 429000 <_Znam@GLIBCXX_3.4>
  40911c:	ldrb	w8, [x8, #45]
  409120:	cbz	w8, 40913c <printf@plt+0x7c3c>
  409124:	ldr	x3, [x24, #432]
  409128:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40912c:	add	x0, x0, #0x465
  409130:	mov	w1, #0x8                   	// #8
  409134:	mov	w2, #0x1                   	// #1
  409138:	bl	401490 <fwrite@plt>
  40913c:	cbnz	w20, 409158 <printf@plt+0x7c58>
  409140:	ldr	x3, [x24, #432]
  409144:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409148:	add	x0, x0, #0x419
  40914c:	mov	w1, #0x9                   	// #9
  409150:	mov	w2, #0x1                   	// #1
  409154:	bl	401490 <fwrite@plt>
  409158:	ldp	w23, w21, [x19, #40]
  40915c:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409160:	add	x22, x22, #0x248
  409164:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  409168:	add	x1, x1, #0xf0f
  40916c:	mov	x0, x22
  409170:	mov	w2, w23
  409174:	bl	401340 <sprintf@plt>
  409178:	cmp	w21, w23
  40917c:	b.eq	40919c <printf@plt+0x7c9c>  // b.none
  409180:	mov	x0, x22
  409184:	bl	401290 <strlen@plt>
  409188:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40918c:	add	x0, x22, x0
  409190:	add	x1, x1, #0xf01
  409194:	mov	w2, w21
  409198:	bl	401340 <sprintf@plt>
  40919c:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4091a0:	add	x21, x21, #0x210
  4091a4:	add	x1, x21, #0x38
  4091a8:	add	x0, sp, #0x10
  4091ac:	bl	411884 <_ZdlPvm@@Base+0x90>
  4091b0:	ldr	w2, [x19, #40]
  4091b4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4091b8:	add	x1, x1, #0xf34
  4091bc:	mov	x0, x21
  4091c0:	bl	401340 <sprintf@plt>
  4091c4:	mov	x0, sp
  4091c8:	mov	x1, x21
  4091cc:	bl	411884 <_ZdlPvm@@Base+0x90>
  4091d0:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4091d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4091d8:	add	x3, x3, #0x1d0
  4091dc:	add	x0, x0, #0x495
  4091e0:	add	x1, sp, #0x10
  4091e4:	mov	x2, sp
  4091e8:	mov	x4, x3
  4091ec:	mov	x5, x3
  4091f0:	bl	405ff4 <printf@plt+0x4af4>
  4091f4:	mov	x0, sp
  4091f8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4091fc:	add	x0, sp, #0x10
  409200:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409204:	cbnz	w20, 409220 <printf@plt+0x7d20>
  409208:	ldr	x3, [x24, #432]
  40920c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409210:	add	x0, x0, #0x423
  409214:	mov	w1, #0x8                   	// #8
  409218:	mov	w2, #0x1                   	// #1
  40921c:	bl	401490 <fwrite@plt>
  409220:	ldr	x8, [x19, #56]
  409224:	ldrb	w8, [x8, #45]
  409228:	cbz	w8, 409244 <printf@plt+0x7d44>
  40922c:	ldr	x3, [x24, #432]
  409230:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409234:	add	x0, x0, #0x48d
  409238:	mov	w1, #0x7                   	// #7
  40923c:	mov	w2, #0x1                   	// #1
  409240:	bl	401490 <fwrite@plt>
  409244:	ldp	x20, x19, [sp, #80]
  409248:	ldp	x22, x21, [sp, #64]
  40924c:	ldp	x24, x23, [sp, #48]
  409250:	ldp	x29, x30, [sp, #32]
  409254:	add	sp, sp, #0x60
  409258:	ret
  40925c:	mov	x19, x0
  409260:	mov	x0, sp
  409264:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409268:	b	409270 <printf@plt+0x7d70>
  40926c:	mov	x19, x0
  409270:	add	x0, sp, #0x10
  409274:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409278:	mov	x0, x19
  40927c:	bl	4014a0 <_Unwind_Resume@plt>
  409280:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  409284:	add	x8, x8, #0xbf0
  409288:	str	w1, [x0, #16]
  40928c:	stp	x8, xzr, [x0]
  409290:	strb	wzr, [x0, #20]
  409294:	ret
  409298:	brk	#0x1
  40929c:	stp	x29, x30, [sp, #-48]!
  4092a0:	str	x21, [sp, #16]
  4092a4:	stp	x20, x19, [sp, #32]
  4092a8:	mov	x29, sp
  4092ac:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  4092b0:	add	x8, x8, #0xc28
  4092b4:	mov	x21, x0
  4092b8:	str	w2, [x0, #16]
  4092bc:	strb	wzr, [x0, #20]
  4092c0:	stp	x8, xzr, [x0], #24
  4092c4:	mov	w19, w4
  4092c8:	mov	x20, x3
  4092cc:	bl	41193c <_ZdlPvm@@Base+0x148>
  4092d0:	str	x20, [x21, #40]
  4092d4:	str	w19, [x21, #48]
  4092d8:	ldp	x20, x19, [sp, #32]
  4092dc:	ldr	x21, [sp, #16]
  4092e0:	ldp	x29, x30, [sp], #48
  4092e4:	ret
  4092e8:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  4092ec:	add	x8, x8, #0xc28
  4092f0:	str	x8, [x0], #24
  4092f4:	b	4119a0 <_ZdlPvm@@Base+0x1ac>
  4092f8:	stp	x29, x30, [sp, #-32]!
  4092fc:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  409300:	add	x8, x8, #0xc28
  409304:	str	x19, [sp, #16]
  409308:	mov	x19, x0
  40930c:	str	x8, [x0], #24
  409310:	mov	x29, sp
  409314:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409318:	mov	x0, x19
  40931c:	ldr	x19, [sp, #16]
  409320:	ldp	x29, x30, [sp], #32
  409324:	b	4117e8 <_ZdlPv@@Base>
  409328:	stp	x29, x30, [sp, #-48]!
  40932c:	str	x21, [sp, #16]
  409330:	stp	x20, x19, [sp, #32]
  409334:	mov	x29, sp
  409338:	mov	w20, #0x1                   	// #1
  40933c:	strb	w20, [x0, #20]
  409340:	adrp	x21, 429000 <_Znam@GLIBCXX_3.4>
  409344:	ldr	x3, [x21, #432]
  409348:	mov	x19, x0
  40934c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409350:	add	x0, x0, #0x84e
  409354:	mov	w1, #0xa                   	// #10
  409358:	mov	w2, #0x1                   	// #1
  40935c:	bl	401490 <fwrite@plt>
  409360:	ldr	x0, [x19, #40]
  409364:	ldr	w1, [x19, #48]
  409368:	bl	405c94 <printf@plt+0x4794>
  40936c:	ldrsw	x2, [x19, #32]
  409370:	cbz	w2, 409384 <printf@plt+0x7e84>
  409374:	ldr	x0, [x19, #24]
  409378:	ldr	x3, [x21, #432]
  40937c:	mov	w1, #0x1                   	// #1
  409380:	bl	401490 <fwrite@plt>
  409384:	ldr	x3, [x21, #432]
  409388:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40938c:	add	x0, x0, #0x83f
  409390:	mov	w1, #0x6                   	// #6
  409394:	mov	w2, #0x1                   	// #1
  409398:	bl	401490 <fwrite@plt>
  40939c:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4093a0:	str	w20, [x8, #480]
  4093a4:	ldp	x20, x19, [sp, #32]
  4093a8:	ldr	x21, [sp, #16]
  4093ac:	ldp	x29, x30, [sp], #48
  4093b0:	ret
  4093b4:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  4093b8:	add	x8, x8, #0xc60
  4093bc:	str	w1, [x0, #16]
  4093c0:	strb	wzr, [x0, #20]
  4093c4:	stp	x8, xzr, [x0]
  4093c8:	ret
  4093cc:	mov	x8, x1
  4093d0:	ldr	w1, [x0, #16]
  4093d4:	mov	w9, #0x1                   	// #1
  4093d8:	strb	w9, [x0, #20]
  4093dc:	mov	x0, x8
  4093e0:	b	4093e4 <printf@plt+0x7ee4>
  4093e4:	sub	sp, sp, #0x70
  4093e8:	stp	x29, x30, [sp, #16]
  4093ec:	stp	x28, x27, [sp, #32]
  4093f0:	stp	x26, x25, [sp, #48]
  4093f4:	stp	x24, x23, [sp, #64]
  4093f8:	stp	x22, x21, [sp, #80]
  4093fc:	stp	x20, x19, [sp, #96]
  409400:	add	x29, sp, #0x10
  409404:	adrp	x27, 429000 <_Znam@GLIBCXX_3.4>
  409408:	ldr	x3, [x27, #432]
  40940c:	mov	x20, x0
  409410:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409414:	mov	w19, w1
  409418:	add	x0, x0, #0x31b
  40941c:	mov	w1, #0x33                  	// #51
  409420:	mov	w2, #0x1                   	// #1
  409424:	bl	401490 <fwrite@plt>
  409428:	ldr	w8, [x20]
  40942c:	cmp	w8, w19
  409430:	b.le	409650 <printf@plt+0x8150>
  409434:	sxtw	x23, w19
  409438:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40943c:	adrp	x22, 414000 <_ZdlPvm@@Base+0x280c>
  409440:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409444:	mov	w25, wzr
  409448:	add	x21, x21, #0x22c
  40944c:	add	x22, x22, #0xf40
  409450:	add	x24, x24, #0x1d0
  409454:	sub	x26, x23, #0x1
  409458:	b	40948c <printf@plt+0x7f8c>
  40945c:	ldr	x3, [x27, #432]
  409460:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409464:	mov	w1, #0x3                   	// #3
  409468:	mov	w2, #0x1                   	// #1
  40946c:	add	x0, x0, #0x55f
  409470:	bl	401490 <fwrite@plt>
  409474:	ldr	x3, [x27, #432]
  409478:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40947c:	mov	w1, #0x3                   	// #3
  409480:	mov	w2, #0x1                   	// #1
  409484:	add	x0, x0, #0x3b6
  409488:	bl	401490 <fwrite@plt>
  40948c:	ldr	w8, [x20, #4]
  409490:	cmp	w25, w8
  409494:	sxtw	x9, w8
  409498:	b.ge	4094c8 <printf@plt+0x7fc8>  // b.tcont
  40949c:	ldr	x10, [x20, #56]
  4094a0:	sxtw	x25, w25
  4094a4:	ldr	x10, [x10, x23, lsl #3]
  4094a8:	ldr	x11, [x10, x25, lsl #3]
  4094ac:	cbz	x11, 4094c8 <printf@plt+0x7fc8>
  4094b0:	ldr	w11, [x11, #32]
  4094b4:	cmp	w11, w19
  4094b8:	b.eq	4094c8 <printf@plt+0x7fc8>  // b.none
  4094bc:	add	x25, x25, #0x1
  4094c0:	cmp	x25, x9
  4094c4:	b.lt	4094a8 <printf@plt+0x7fa8>  // b.tstop
  4094c8:	cmp	w25, w8
  4094cc:	b.ge	409668 <printf@plt+0x8168>  // b.tcont
  4094d0:	ldr	x11, [x20, #56]
  4094d4:	mov	w2, w25
  4094d8:	sxtw	x28, w2
  4094dc:	mov	x10, xzr
  4094e0:	ldr	x11, [x11, x23, lsl #3]
  4094e4:	sub	x9, x9, x28
  4094e8:	add	x11, x11, w2, sxtw #3
  4094ec:	b	4094fc <printf@plt+0x7ffc>
  4094f0:	add	x10, x10, #0x1
  4094f4:	cmp	x9, x10
  4094f8:	b.eq	409520 <printf@plt+0x8020>  // b.none
  4094fc:	ldr	x12, [x11, x10, lsl #3]
  409500:	cbz	x12, 4094f0 <printf@plt+0x7ff0>
  409504:	ldr	w12, [x12, #32]
  409508:	cmp	w12, w19
  40950c:	b.eq	4094f0 <printf@plt+0x7ff0>  // b.none
  409510:	add	w25, w2, w10
  409514:	cmp	w25, w2
  409518:	b.gt	40952c <printf@plt+0x802c>
  40951c:	b	409668 <printf@plt+0x8168>
  409520:	mov	w25, w8
  409524:	cmp	w25, w2
  409528:	b.le	409668 <printf@plt+0x8168>
  40952c:	mov	x0, x21
  409530:	mov	x1, x22
  409534:	bl	401340 <sprintf@plt>
  409538:	mov	x0, sp
  40953c:	mov	x1, x21
  409540:	bl	411884 <_ZdlPvm@@Base+0x90>
  409544:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409548:	mov	x1, sp
  40954c:	add	x0, x0, #0x3d3
  409550:	mov	x2, x24
  409554:	mov	x3, x24
  409558:	mov	x4, x24
  40955c:	mov	x5, x24
  409560:	bl	405ff4 <printf@plt+0x4af4>
  409564:	mov	x0, sp
  409568:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40956c:	cmp	w19, #0x1
  409570:	b.lt	409588 <printf@plt+0x8088>  // b.tstop
  409574:	ldr	x8, [x20, #64]
  409578:	ldr	x8, [x8, x26, lsl #3]
  40957c:	ldrb	w8, [x8, x28]
  409580:	cmp	w8, #0x2
  409584:	b.eq	4095a8 <printf@plt+0x80a8>  // b.none
  409588:	ldr	w8, [x20]
  40958c:	cmp	w8, w19
  409590:	b.le	4095c0 <printf@plt+0x80c0>
  409594:	ldr	x8, [x20, #64]
  409598:	ldr	x8, [x8, x23, lsl #3]
  40959c:	ldrb	w8, [x8, x28]
  4095a0:	cmp	w8, #0x2
  4095a4:	b.ne	4095c0 <printf@plt+0x80c0>  // b.any
  4095a8:	ldr	x3, [x27, #432]
  4095ac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4095b0:	mov	w1, #0x3                   	// #3
  4095b4:	mov	w2, #0x1                   	// #1
  4095b8:	add	x0, x0, #0x44d
  4095bc:	bl	401490 <fwrite@plt>
  4095c0:	ldr	x1, [x27, #432]
  4095c4:	mov	w0, #0x27                  	// #39
  4095c8:	bl	401390 <fputc@plt>
  4095cc:	mov	x0, x21
  4095d0:	mov	x1, x22
  4095d4:	mov	w2, w25
  4095d8:	bl	401340 <sprintf@plt>
  4095dc:	mov	x0, sp
  4095e0:	mov	x1, x21
  4095e4:	bl	411884 <_ZdlPvm@@Base+0x90>
  4095e8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  4095ec:	mov	x1, sp
  4095f0:	add	x0, x0, #0x457
  4095f4:	mov	x2, x24
  4095f8:	mov	x3, x24
  4095fc:	mov	x4, x24
  409600:	mov	x5, x24
  409604:	bl	405ff4 <printf@plt+0x4af4>
  409608:	mov	x0, sp
  40960c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409610:	cmp	w19, #0x1
  409614:	b.lt	40962c <printf@plt+0x812c>  // b.tstop
  409618:	ldr	x8, [x20, #64]
  40961c:	ldr	x8, [x8, x26, lsl #3]
  409620:	ldrb	w8, [x8, w25, sxtw]
  409624:	cmp	w8, #0x2
  409628:	b.eq	40945c <printf@plt+0x7f5c>  // b.none
  40962c:	ldr	w8, [x20]
  409630:	cmp	w8, w19
  409634:	b.le	409474 <printf@plt+0x7f74>
  409638:	ldr	x8, [x20, #64]
  40963c:	ldr	x8, [x8, x23, lsl #3]
  409640:	ldrb	w8, [x8, w25, sxtw]
  409644:	cmp	w8, #0x2
  409648:	b.eq	40945c <printf@plt+0x7f5c>  // b.none
  40964c:	b	409474 <printf@plt+0x7f74>
  409650:	ldr	x3, [x27, #432]
  409654:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409658:	add	x0, x0, #0x3a9
  40965c:	mov	w1, #0x10                  	// #16
  409660:	mov	w2, #0x1                   	// #1
  409664:	bl	401490 <fwrite@plt>
  409668:	ldr	x3, [x27, #432]
  40966c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409670:	add	x0, x0, #0x7b7
  409674:	mov	w1, #0x4                   	// #4
  409678:	mov	w2, #0x1                   	// #1
  40967c:	bl	401490 <fwrite@plt>
  409680:	ldr	x3, [x27, #432]
  409684:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409688:	add	x0, x0, #0x3e3
  40968c:	mov	w1, #0x11                  	// #17
  409690:	mov	w2, #0x1                   	// #1
  409694:	bl	401490 <fwrite@plt>
  409698:	ldp	x20, x19, [sp, #96]
  40969c:	ldp	x22, x21, [sp, #80]
  4096a0:	ldp	x24, x23, [sp, #64]
  4096a4:	ldp	x26, x25, [sp, #48]
  4096a8:	ldp	x28, x27, [sp, #32]
  4096ac:	ldp	x29, x30, [sp, #16]
  4096b0:	add	sp, sp, #0x70
  4096b4:	ret
  4096b8:	b	4096bc <printf@plt+0x81bc>
  4096bc:	mov	x19, x0
  4096c0:	mov	x0, sp
  4096c4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4096c8:	mov	x0, x19
  4096cc:	bl	4014a0 <_Unwind_Resume@plt>
  4096d0:	mov	w0, #0x1                   	// #1
  4096d4:	ret
  4096d8:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  4096dc:	add	x8, x8, #0xc98
  4096e0:	str	w1, [x0, #16]
  4096e4:	strb	wzr, [x0, #20]
  4096e8:	stp	x8, xzr, [x0]
  4096ec:	ret
  4096f0:	mov	x8, x1
  4096f4:	ldr	w1, [x0, #16]
  4096f8:	mov	w9, #0x1                   	// #1
  4096fc:	strb	w9, [x0, #20]
  409700:	mov	x0, x8
  409704:	b	409708 <printf@plt+0x8208>
  409708:	sub	sp, sp, #0x80
  40970c:	stp	x29, x30, [sp, #32]
  409710:	stp	x28, x27, [sp, #48]
  409714:	stp	x26, x25, [sp, #64]
  409718:	stp	x24, x23, [sp, #80]
  40971c:	stp	x22, x21, [sp, #96]
  409720:	stp	x20, x19, [sp, #112]
  409724:	add	x29, sp, #0x20
  409728:	adrp	x26, 429000 <_Znam@GLIBCXX_3.4>
  40972c:	ldr	x3, [x26, #432]
  409730:	mov	x20, x0
  409734:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409738:	mov	w19, w1
  40973c:	add	x0, x0, #0x34f
  409740:	mov	w1, #0x36                  	// #54
  409744:	mov	w2, #0x1                   	// #1
  409748:	bl	401490 <fwrite@plt>
  40974c:	ldr	w8, [x20]
  409750:	cmp	w8, w19
  409754:	b.le	409a70 <printf@plt+0x8570>
  409758:	sxtw	x22, w19
  40975c:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409760:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409764:	mov	w28, wzr
  409768:	add	x21, x21, #0x22c
  40976c:	add	x24, x24, #0x1d0
  409770:	sub	x8, x22, #0x1
  409774:	str	x8, [sp, #8]
  409778:	b	409794 <printf@plt+0x8294>
  40977c:	ldr	x3, [x26, #432]
  409780:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409784:	mov	w1, #0x3                   	// #3
  409788:	mov	w2, #0x1                   	// #1
  40978c:	add	x0, x0, #0x3b6
  409790:	bl	401490 <fwrite@plt>
  409794:	ldr	w8, [x20, #4]
  409798:	cmp	w28, w8
  40979c:	sxtw	x10, w8
  4097a0:	b.ge	4097d0 <printf@plt+0x82d0>  // b.tcont
  4097a4:	ldr	x9, [x20, #56]
  4097a8:	sxtw	x28, w28
  4097ac:	ldr	x9, [x9, x22, lsl #3]
  4097b0:	ldr	x11, [x9, x28, lsl #3]
  4097b4:	cbz	x11, 4097d0 <printf@plt+0x82d0>
  4097b8:	ldr	w11, [x11, #32]
  4097bc:	cmp	w11, w19
  4097c0:	b.eq	4097d0 <printf@plt+0x82d0>  // b.none
  4097c4:	add	x28, x28, #0x1
  4097c8:	cmp	x28, x10
  4097cc:	b.lt	4097b0 <printf@plt+0x82b0>  // b.tstop
  4097d0:	cmp	w28, w8
  4097d4:	b.ge	409a88 <printf@plt+0x8588>  // b.tcont
  4097d8:	ldr	x9, [x20, #56]
  4097dc:	mov	w23, w28
  4097e0:	mov	x11, xzr
  4097e4:	ldr	x12, [x9, x22, lsl #3]
  4097e8:	sxtw	x9, w23
  4097ec:	sub	x10, x10, x9
  4097f0:	add	x12, x12, w23, sxtw #3
  4097f4:	b	409804 <printf@plt+0x8304>
  4097f8:	add	x11, x11, #0x1
  4097fc:	cmp	x10, x11
  409800:	b.eq	409828 <printf@plt+0x8328>  // b.none
  409804:	ldr	x13, [x12, x11, lsl #3]
  409808:	cbz	x13, 4097f8 <printf@plt+0x82f8>
  40980c:	ldr	w13, [x13, #32]
  409810:	cmp	w13, w19
  409814:	b.eq	4097f8 <printf@plt+0x82f8>  // b.none
  409818:	add	w28, w23, w11
  40981c:	cmp	w28, w23
  409820:	b.gt	409834 <printf@plt+0x8334>
  409824:	b	409a88 <printf@plt+0x8588>
  409828:	mov	w28, w8
  40982c:	cmp	w28, w23
  409830:	b.le	409a88 <printf@plt+0x8588>
  409834:	cmp	w19, #0x1
  409838:	b.lt	409854 <printf@plt+0x8354>  // b.tstop
  40983c:	ldr	x8, [x20, #64]
  409840:	ldr	x10, [sp, #8]
  409844:	ldr	x8, [x8, x10, lsl #3]
  409848:	ldrb	w8, [x8, x9]
  40984c:	cmp	w8, #0x2
  409850:	b.eq	409874 <printf@plt+0x8374>  // b.none
  409854:	ldr	w8, [x20]
  409858:	cmp	w8, w19
  40985c:	b.le	409888 <printf@plt+0x8388>
  409860:	ldr	x8, [x20, #64]
  409864:	ldr	x8, [x8, x22, lsl #3]
  409868:	ldrb	w8, [x8, x9]
  40986c:	cmp	w8, #0x2
  409870:	b.ne	409888 <printf@plt+0x8388>  // b.any
  409874:	adrp	x25, 414000 <_ZdlPvm@@Base+0x280c>
  409878:	add	x25, x25, #0x44d
  40987c:	cmp	w19, #0x1
  409880:	b.ge	409894 <printf@plt+0x8394>  // b.tcont
  409884:	b	4098ac <printf@plt+0x83ac>
  409888:	mov	x25, xzr
  40988c:	cmp	w19, #0x1
  409890:	b.lt	4098ac <printf@plt+0x83ac>  // b.tstop
  409894:	ldr	x8, [x20, #64]
  409898:	ldr	x9, [sp, #8]
  40989c:	ldr	x8, [x8, x9, lsl #3]
  4098a0:	ldrb	w8, [x8, w28, sxtw]
  4098a4:	cmp	w8, #0x2
  4098a8:	b.eq	4098cc <printf@plt+0x83cc>  // b.none
  4098ac:	ldr	w8, [x20]
  4098b0:	cmp	w8, w19
  4098b4:	b.le	4098d8 <printf@plt+0x83d8>
  4098b8:	ldr	x8, [x20, #64]
  4098bc:	ldr	x8, [x8, x22, lsl #3]
  4098c0:	ldrb	w8, [x8, w28, sxtw]
  4098c4:	cmp	w8, #0x2
  4098c8:	b.ne	4098d8 <printf@plt+0x83d8>  // b.any
  4098cc:	adrp	x27, 414000 <_ZdlPvm@@Base+0x280c>
  4098d0:	add	x27, x27, #0x55f
  4098d4:	b	4098dc <printf@plt+0x83dc>
  4098d8:	mov	x27, xzr
  4098dc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4098e0:	mov	x0, x21
  4098e4:	add	x1, x1, #0xf40
  4098e8:	mov	w2, w23
  4098ec:	bl	401340 <sprintf@plt>
  4098f0:	add	x0, sp, #0x10
  4098f4:	mov	x1, x21
  4098f8:	bl	411884 <_ZdlPvm@@Base+0x90>
  4098fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409900:	add	x1, sp, #0x10
  409904:	add	x0, x0, #0x3ba
  409908:	mov	x2, x24
  40990c:	mov	x3, x24
  409910:	mov	x4, x24
  409914:	mov	x5, x24
  409918:	bl	405ff4 <printf@plt+0x4af4>
  40991c:	add	x0, sp, #0x10
  409920:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409924:	cbz	x25, 409934 <printf@plt+0x8434>
  409928:	ldr	x1, [x26, #432]
  40992c:	mov	x0, x25
  409930:	bl	401240 <fputs@plt>
  409934:	ldr	x1, [x26, #432]
  409938:	mov	w0, #0x27                  	// #39
  40993c:	bl	401390 <fputc@plt>
  409940:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  409944:	mov	x0, x21
  409948:	add	x1, x1, #0xf40
  40994c:	mov	w2, w28
  409950:	bl	401340 <sprintf@plt>
  409954:	add	x0, sp, #0x10
  409958:	mov	x1, x21
  40995c:	bl	411884 <_ZdlPvm@@Base+0x90>
  409960:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409964:	add	x1, sp, #0x10
  409968:	add	x0, x0, #0x457
  40996c:	mov	x2, x24
  409970:	mov	x3, x24
  409974:	mov	x4, x24
  409978:	mov	x5, x24
  40997c:	bl	405ff4 <printf@plt+0x4af4>
  409980:	add	x0, sp, #0x10
  409984:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409988:	cbz	x27, 409998 <printf@plt+0x8498>
  40998c:	ldr	x1, [x26, #432]
  409990:	mov	x0, x27
  409994:	bl	401240 <fputs@plt>
  409998:	ldr	x3, [x26, #432]
  40999c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  4099a0:	mov	w1, #0x3                   	// #3
  4099a4:	mov	w2, #0x1                   	// #1
  4099a8:	add	x0, x0, #0x3b6
  4099ac:	bl	401490 <fwrite@plt>
  4099b0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  4099b4:	mov	x0, x21
  4099b8:	add	x1, x1, #0xf40
  4099bc:	mov	w2, w23
  4099c0:	bl	401340 <sprintf@plt>
  4099c4:	add	x0, sp, #0x10
  4099c8:	mov	x1, x21
  4099cc:	bl	411884 <_ZdlPvm@@Base+0x90>
  4099d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  4099d4:	add	x1, sp, #0x10
  4099d8:	add	x0, x0, #0x3cd
  4099dc:	mov	x2, x24
  4099e0:	mov	x3, x24
  4099e4:	mov	x4, x24
  4099e8:	mov	x5, x24
  4099ec:	bl	405ff4 <printf@plt+0x4af4>
  4099f0:	add	x0, sp, #0x10
  4099f4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  4099f8:	cbz	x25, 409a08 <printf@plt+0x8508>
  4099fc:	ldr	x1, [x26, #432]
  409a00:	mov	x0, x25
  409a04:	bl	401240 <fputs@plt>
  409a08:	ldr	x1, [x26, #432]
  409a0c:	mov	w0, #0x27                  	// #39
  409a10:	bl	401390 <fputc@plt>
  409a14:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  409a18:	mov	x0, x21
  409a1c:	add	x1, x1, #0xf40
  409a20:	mov	w2, w28
  409a24:	bl	401340 <sprintf@plt>
  409a28:	add	x0, sp, #0x10
  409a2c:	mov	x1, x21
  409a30:	bl	411884 <_ZdlPvm@@Base+0x90>
  409a34:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409a38:	add	x1, sp, #0x10
  409a3c:	add	x0, x0, #0x457
  409a40:	mov	x2, x24
  409a44:	mov	x3, x24
  409a48:	mov	x4, x24
  409a4c:	mov	x5, x24
  409a50:	bl	405ff4 <printf@plt+0x4af4>
  409a54:	add	x0, sp, #0x10
  409a58:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409a5c:	cbz	x27, 40977c <printf@plt+0x827c>
  409a60:	ldr	x1, [x26, #432]
  409a64:	mov	x0, x27
  409a68:	bl	401240 <fputs@plt>
  409a6c:	b	40977c <printf@plt+0x827c>
  409a70:	ldr	x3, [x26, #432]
  409a74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409a78:	add	x0, x0, #0x386
  409a7c:	mov	w1, #0x33                  	// #51
  409a80:	mov	w2, #0x1                   	// #1
  409a84:	bl	401490 <fwrite@plt>
  409a88:	ldr	x3, [x26, #432]
  409a8c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409a90:	add	x0, x0, #0x3df
  409a94:	mov	w1, #0x15                  	// #21
  409a98:	mov	w2, #0x1                   	// #1
  409a9c:	bl	401490 <fwrite@plt>
  409aa0:	ldp	x20, x19, [sp, #112]
  409aa4:	ldp	x22, x21, [sp, #96]
  409aa8:	ldp	x24, x23, [sp, #80]
  409aac:	ldp	x26, x25, [sp, #64]
  409ab0:	ldp	x28, x27, [sp, #48]
  409ab4:	ldp	x29, x30, [sp, #32]
  409ab8:	add	sp, sp, #0x80
  409abc:	ret
  409ac0:	b	409acc <printf@plt+0x85cc>
  409ac4:	b	409acc <printf@plt+0x85cc>
  409ac8:	b	409acc <printf@plt+0x85cc>
  409acc:	mov	x19, x0
  409ad0:	add	x0, sp, #0x10
  409ad4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409ad8:	mov	x0, x19
  409adc:	bl	4014a0 <_Unwind_Resume@plt>
  409ae0:	mov	w0, #0x1                   	// #1
  409ae4:	ret
  409ae8:	stp	x29, x30, [sp, #-32]!
  409aec:	stp	x20, x19, [sp, #16]
  409af0:	mov	x29, sp
  409af4:	add	x19, x0, #0x18
  409af8:	mov	x20, x0
  409afc:	str	x5, [x0]
  409b00:	stp	w1, w2, [x0, #8]
  409b04:	str	w3, [x0, #16]
  409b08:	strb	w4, [x0, #20]
  409b0c:	mov	x0, x19
  409b10:	bl	411800 <_ZdlPvm@@Base+0xc>
  409b14:	add	x0, x20, #0x28
  409b18:	bl	411800 <_ZdlPvm@@Base+0xc>
  409b1c:	ldp	x20, x19, [sp, #16]
  409b20:	ldp	x29, x30, [sp], #32
  409b24:	ret
  409b28:	mov	x20, x0
  409b2c:	mov	x0, x19
  409b30:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409b34:	mov	x0, x20
  409b38:	bl	4014a0 <_Unwind_Resume@plt>
  409b3c:	stp	x29, x30, [sp, #-32]!
  409b40:	str	x19, [sp, #16]
  409b44:	mov	x19, x0
  409b48:	add	x0, x0, #0x28
  409b4c:	mov	x29, sp
  409b50:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409b54:	add	x0, x19, #0x18
  409b58:	ldr	x19, [sp, #16]
  409b5c:	ldp	x29, x30, [sp], #32
  409b60:	b	4119a0 <_ZdlPvm@@Base+0x1ac>
  409b64:	sub	sp, sp, #0xb0
  409b68:	stp	x29, x30, [sp, #80]
  409b6c:	stp	x28, x27, [sp, #96]
  409b70:	stp	x26, x25, [sp, #112]
  409b74:	stp	x24, x23, [sp, #128]
  409b78:	stp	x22, x21, [sp, #144]
  409b7c:	stp	x20, x19, [sp, #160]
  409b80:	add	x29, sp, #0x50
  409b84:	mov	x19, x0
  409b88:	ldr	w0, [x0, #8]
  409b8c:	add	x8, sp, #0x28
  409b90:	mov	x20, x1
  409b94:	bl	412458 <_ZdlPvm@@Base+0xc64>
  409b98:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409b9c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409ba0:	add	x2, x2, #0x1d0
  409ba4:	add	x0, x0, #0x51a
  409ba8:	add	x1, sp, #0x28
  409bac:	mov	x3, x2
  409bb0:	mov	x4, x2
  409bb4:	mov	x5, x2
  409bb8:	bl	405ff4 <printf@plt+0x4af4>
  409bbc:	add	x0, sp, #0x28
  409bc0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409bc4:	ldr	w8, [x20]
  409bc8:	ldr	w0, [x19, #12]
  409bcc:	sub	w8, w8, #0x1
  409bd0:	cmp	w0, w8
  409bd4:	b.eq	409c0c <printf@plt+0x870c>  // b.none
  409bd8:	add	x8, sp, #0x28
  409bdc:	bl	412458 <_ZdlPvm@@Base+0xc64>
  409be0:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409be4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409be8:	add	x2, x2, #0x1d0
  409bec:	add	x0, x0, #0x52c
  409bf0:	add	x1, sp, #0x28
  409bf4:	mov	x3, x2
  409bf8:	mov	x4, x2
  409bfc:	mov	x5, x2
  409c00:	bl	405ff4 <printf@plt+0x4af4>
  409c04:	add	x0, sp, #0x28
  409c08:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409c0c:	adrp	x24, 429000 <_Znam@GLIBCXX_3.4>
  409c10:	ldr	x3, [x24, #432]
  409c14:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409c18:	add	x0, x0, #0x9
  409c1c:	mov	w1, #0x3                   	// #3
  409c20:	mov	w2, #0x1                   	// #1
  409c24:	bl	401490 <fwrite@plt>
  409c28:	ldr	w0, [x19, #8]
  409c2c:	add	x8, sp, #0x28
  409c30:	bl	412458 <_ZdlPvm@@Base+0xc64>
  409c34:	ldr	w2, [x19, #8]
  409c38:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409c3c:	add	x20, x20, #0x23a
  409c40:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  409c44:	add	x1, x1, #0xf46
  409c48:	mov	x0, x20
  409c4c:	bl	401340 <sprintf@plt>
  409c50:	sub	x0, x29, #0x10
  409c54:	mov	x1, x20
  409c58:	bl	411884 <_ZdlPvm@@Base+0x90>
  409c5c:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409c60:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409c64:	add	x3, x3, #0x1d0
  409c68:	add	x0, x0, #0x53c
  409c6c:	add	x1, sp, #0x28
  409c70:	sub	x2, x29, #0x10
  409c74:	mov	x4, x3
  409c78:	mov	x5, x3
  409c7c:	bl	405ff4 <printf@plt+0x4af4>
  409c80:	sub	x0, x29, #0x10
  409c84:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409c88:	add	x0, sp, #0x28
  409c8c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409c90:	ldrb	w8, [x19, #20]
  409c94:	cbz	w8, 409cb4 <printf@plt+0x87b4>
  409c98:	adrp	x8, 414000 <_ZdlPvm@@Base+0x280c>
  409c9c:	add	x8, x8, #0x44d
  409ca0:	str	x8, [sp, #40]
  409ca4:	adrp	x8, 414000 <_ZdlPvm@@Base+0x280c>
  409ca8:	str	xzr, [sp, #56]
  409cac:	add	x8, x8, #0x55f
  409cb0:	b	409cc4 <printf@plt+0x87c4>
  409cb4:	adrp	x9, 414000 <_ZdlPvm@@Base+0x280c>
  409cb8:	mov	x8, xzr
  409cbc:	add	x9, x9, #0x1e1
  409cc0:	str	x9, [sp, #40]
  409cc4:	ldr	x3, [x24, #432]
  409cc8:	add	x9, sp, #0x28
  409ccc:	adrp	x23, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409cd0:	adrp	x26, 414000 <_ZdlPvm@@Base+0x280c>
  409cd4:	adrp	x27, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409cd8:	adrp	x28, 415000 <_ZdlPvm@@Base+0x380c>
  409cdc:	add	x20, x19, #0x28
  409ce0:	add	x21, x19, #0x18
  409ce4:	add	x23, x23, #0x22c
  409ce8:	add	x26, x26, #0x576
  409cec:	add	x27, x27, #0x1d0
  409cf0:	add	x28, x28, #0x7b6
  409cf4:	add	x25, x9, #0x8
  409cf8:	str	x8, [sp, #48]
  409cfc:	b	409d20 <printf@plt+0x8820>
  409d00:	ldr	x3, [x24, #432]
  409d04:	mov	w1, #0x5                   	// #5
  409d08:	mov	w2, #0x1                   	// #1
  409d0c:	mov	x0, x28
  409d10:	bl	401490 <fwrite@plt>
  409d14:	ldr	x8, [x25], #8
  409d18:	ldr	x3, [x24, #432]
  409d1c:	cbz	x8, 409e54 <printf@plt+0x8954>
  409d20:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409d24:	mov	w1, #0xe                   	// #14
  409d28:	mov	w2, #0x1                   	// #1
  409d2c:	add	x0, x0, #0x563
  409d30:	bl	401490 <fwrite@plt>
  409d34:	ldr	w8, [x19, #48]
  409d38:	cbz	w8, 409d5c <printf@plt+0x885c>
  409d3c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409d40:	add	x0, x0, #0x572
  409d44:	mov	x1, x20
  409d48:	mov	x2, x27
  409d4c:	mov	x3, x27
  409d50:	mov	x4, x27
  409d54:	mov	x5, x27
  409d58:	bl	405ff4 <printf@plt+0x4af4>
  409d5c:	ldr	x1, [x24, #432]
  409d60:	mov	w0, #0x27                  	// #39
  409d64:	bl	401390 <fputc@plt>
  409d68:	ldr	w2, [x19, #16]
  409d6c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  409d70:	mov	x0, x23
  409d74:	add	x1, x1, #0xf40
  409d78:	bl	401340 <sprintf@plt>
  409d7c:	sub	x0, x29, #0x10
  409d80:	mov	x1, x23
  409d84:	bl	411884 <_ZdlPvm@@Base+0x90>
  409d88:	ldr	w2, [x19, #8]
  409d8c:	add	x22, x23, #0xe
  409d90:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  409d94:	mov	x0, x22
  409d98:	add	x1, x1, #0xf46
  409d9c:	bl	401340 <sprintf@plt>
  409da0:	add	x0, sp, #0x18
  409da4:	mov	x1, x22
  409da8:	bl	411884 <_ZdlPvm@@Base+0x90>
  409dac:	ldur	x1, [x25, #-8]
  409db0:	add	x0, sp, #0x8
  409db4:	bl	411884 <_ZdlPvm@@Base+0x90>
  409db8:	sub	x1, x29, #0x10
  409dbc:	add	x2, sp, #0x18
  409dc0:	add	x3, sp, #0x8
  409dc4:	mov	x0, x26
  409dc8:	mov	x4, x27
  409dcc:	mov	x5, x27
  409dd0:	bl	405ff4 <printf@plt+0x4af4>
  409dd4:	add	x0, sp, #0x8
  409dd8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409ddc:	add	x0, sp, #0x18
  409de0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409de4:	sub	x0, x29, #0x10
  409de8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409dec:	ldr	w8, [x19, #48]
  409df0:	cbz	w8, 409e14 <printf@plt+0x8914>
  409df4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409df8:	add	x0, x0, #0x5a2
  409dfc:	mov	x1, x20
  409e00:	mov	x2, x27
  409e04:	mov	x3, x27
  409e08:	mov	x4, x27
  409e0c:	mov	x5, x27
  409e10:	bl	405ff4 <printf@plt+0x4af4>
  409e14:	ldr	w8, [x19, #32]
  409e18:	cbz	w8, 409d00 <printf@plt+0x8800>
  409e1c:	ldr	w0, [x19, #8]
  409e20:	sub	x8, x29, #0x10
  409e24:	bl	412458 <_ZdlPvm@@Base+0xc64>
  409e28:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409e2c:	sub	x2, x29, #0x10
  409e30:	add	x0, x0, #0x5a8
  409e34:	mov	x1, x21
  409e38:	mov	x3, x27
  409e3c:	mov	x4, x27
  409e40:	mov	x5, x27
  409e44:	bl	405ff4 <printf@plt+0x4af4>
  409e48:	sub	x0, x29, #0x10
  409e4c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409e50:	b	409d00 <printf@plt+0x8800>
  409e54:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  409e58:	add	x0, x0, #0x836
  409e5c:	mov	w1, #0x4                   	// #4
  409e60:	mov	w2, #0x1                   	// #1
  409e64:	bl	401490 <fwrite@plt>
  409e68:	ldp	x20, x19, [sp, #160]
  409e6c:	ldp	x22, x21, [sp, #144]
  409e70:	ldp	x24, x23, [sp, #128]
  409e74:	ldp	x26, x25, [sp, #112]
  409e78:	ldp	x28, x27, [sp, #96]
  409e7c:	ldp	x29, x30, [sp, #80]
  409e80:	add	sp, sp, #0xb0
  409e84:	ret
  409e88:	b	409ea0 <printf@plt+0x89a0>
  409e8c:	mov	x19, x0
  409e90:	sub	x0, x29, #0x10
  409e94:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409e98:	b	409ea4 <printf@plt+0x89a4>
  409e9c:	b	409ea0 <printf@plt+0x89a0>
  409ea0:	mov	x19, x0
  409ea4:	add	x0, sp, #0x28
  409ea8:	b	409ed8 <printf@plt+0x89d8>
  409eac:	b	409ed0 <printf@plt+0x89d0>
  409eb0:	mov	x19, x0
  409eb4:	add	x0, sp, #0x8
  409eb8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409ebc:	b	409ec4 <printf@plt+0x89c4>
  409ec0:	mov	x19, x0
  409ec4:	add	x0, sp, #0x18
  409ec8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409ecc:	b	409ed4 <printf@plt+0x89d4>
  409ed0:	mov	x19, x0
  409ed4:	sub	x0, x29, #0x10
  409ed8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409edc:	mov	x0, x19
  409ee0:	bl	4014a0 <_Unwind_Resume@plt>
  409ee4:	ldr	w0, [x0]
  409ee8:	ret
  409eec:	stp	x29, x30, [sp, #-32]!
  409ef0:	stp	x20, x19, [sp, #16]
  409ef4:	mov	x29, sp
  409ef8:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409efc:	add	x20, x20, #0x23a
  409f00:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  409f04:	mov	w2, w0
  409f08:	add	x1, x1, #0xf46
  409f0c:	mov	x0, x20
  409f10:	mov	x19, x8
  409f14:	bl	401340 <sprintf@plt>
  409f18:	mov	x0, x19
  409f1c:	mov	x1, x20
  409f20:	ldp	x20, x19, [sp, #16]
  409f24:	ldp	x29, x30, [sp], #32
  409f28:	b	411884 <_ZdlPvm@@Base+0x90>
  409f2c:	sub	sp, sp, #0xb0
  409f30:	stp	x29, x30, [sp, #80]
  409f34:	stp	x28, x27, [sp, #96]
  409f38:	stp	x26, x25, [sp, #112]
  409f3c:	stp	x24, x23, [sp, #128]
  409f40:	stp	x22, x21, [sp, #144]
  409f44:	stp	x20, x19, [sp, #160]
  409f48:	add	x29, sp, #0x50
  409f4c:	mov	x19, x0
  409f50:	ldr	w0, [x0, #8]
  409f54:	add	x8, sp, #0x28
  409f58:	bl	412458 <_ZdlPvm@@Base+0xc64>
  409f5c:	ldr	w2, [x19, #8]
  409f60:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409f64:	add	x20, x20, #0x23a
  409f68:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  409f6c:	add	x1, x1, #0xf46
  409f70:	mov	x0, x20
  409f74:	bl	401340 <sprintf@plt>
  409f78:	sub	x0, x29, #0x10
  409f7c:	mov	x1, x20
  409f80:	bl	411884 <_ZdlPvm@@Base+0x90>
  409f84:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409f88:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  409f8c:	add	x3, x3, #0x1d0
  409f90:	add	x0, x0, #0x5c1
  409f94:	add	x1, sp, #0x28
  409f98:	sub	x2, x29, #0x10
  409f9c:	mov	x4, x3
  409fa0:	mov	x5, x3
  409fa4:	bl	405ff4 <printf@plt+0x4af4>
  409fa8:	sub	x0, x29, #0x10
  409fac:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409fb0:	add	x0, sp, #0x28
  409fb4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  409fb8:	ldrb	w8, [x19, #20]
  409fbc:	cbz	w8, 409fdc <printf@plt+0x8adc>
  409fc0:	adrp	x8, 414000 <_ZdlPvm@@Base+0x280c>
  409fc4:	add	x8, x8, #0x44d
  409fc8:	str	x8, [sp, #40]
  409fcc:	adrp	x8, 414000 <_ZdlPvm@@Base+0x280c>
  409fd0:	str	xzr, [sp, #56]
  409fd4:	add	x8, x8, #0x55f
  409fd8:	b	409fec <printf@plt+0x8aec>
  409fdc:	adrp	x9, 414000 <_ZdlPvm@@Base+0x280c>
  409fe0:	mov	x8, xzr
  409fe4:	add	x9, x9, #0x1e1
  409fe8:	str	x9, [sp, #40]
  409fec:	add	x9, sp, #0x28
  409ff0:	adrp	x23, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409ff4:	adrp	x26, 414000 <_ZdlPvm@@Base+0x280c>
  409ff8:	adrp	x27, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  409ffc:	adrp	x28, 415000 <_ZdlPvm@@Base+0x380c>
  40a000:	add	x20, x19, #0x28
  40a004:	add	x21, x19, #0x18
  40a008:	adrp	x24, 429000 <_Znam@GLIBCXX_3.4>
  40a00c:	add	x23, x23, #0x22c
  40a010:	add	x26, x26, #0x625
  40a014:	add	x27, x27, #0x1d0
  40a018:	add	x28, x28, #0x7b6
  40a01c:	add	x25, x9, #0x8
  40a020:	str	x8, [sp, #48]
  40a024:	b	40a044 <printf@plt+0x8b44>
  40a028:	ldr	x3, [x24, #432]
  40a02c:	mov	w1, #0x5                   	// #5
  40a030:	mov	w2, #0x1                   	// #1
  40a034:	mov	x0, x28
  40a038:	bl	401490 <fwrite@plt>
  40a03c:	ldr	x8, [x25], #8
  40a040:	cbz	x8, 40a17c <printf@plt+0x8c7c>
  40a044:	ldr	x3, [x24, #432]
  40a048:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40a04c:	mov	w1, #0x22                  	// #34
  40a050:	mov	w2, #0x1                   	// #1
  40a054:	add	x0, x0, #0x602
  40a058:	bl	401490 <fwrite@plt>
  40a05c:	ldr	w8, [x19, #48]
  40a060:	cbz	w8, 40a084 <printf@plt+0x8b84>
  40a064:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40a068:	add	x0, x0, #0x572
  40a06c:	mov	x1, x20
  40a070:	mov	x2, x27
  40a074:	mov	x3, x27
  40a078:	mov	x4, x27
  40a07c:	mov	x5, x27
  40a080:	bl	405ff4 <printf@plt+0x4af4>
  40a084:	ldr	x1, [x24, #432]
  40a088:	mov	w0, #0x27                  	// #39
  40a08c:	bl	401390 <fputc@plt>
  40a090:	ldr	w2, [x19, #16]
  40a094:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40a098:	mov	x0, x23
  40a09c:	add	x1, x1, #0xf40
  40a0a0:	bl	401340 <sprintf@plt>
  40a0a4:	sub	x0, x29, #0x10
  40a0a8:	mov	x1, x23
  40a0ac:	bl	411884 <_ZdlPvm@@Base+0x90>
  40a0b0:	ldr	w2, [x19, #8]
  40a0b4:	add	x22, x23, #0xe
  40a0b8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40a0bc:	mov	x0, x22
  40a0c0:	add	x1, x1, #0xf46
  40a0c4:	bl	401340 <sprintf@plt>
  40a0c8:	add	x0, sp, #0x18
  40a0cc:	mov	x1, x22
  40a0d0:	bl	411884 <_ZdlPvm@@Base+0x90>
  40a0d4:	ldur	x1, [x25, #-8]
  40a0d8:	add	x0, sp, #0x8
  40a0dc:	bl	411884 <_ZdlPvm@@Base+0x90>
  40a0e0:	sub	x1, x29, #0x10
  40a0e4:	add	x2, sp, #0x18
  40a0e8:	add	x3, sp, #0x8
  40a0ec:	mov	x0, x26
  40a0f0:	mov	x4, x27
  40a0f4:	mov	x5, x27
  40a0f8:	bl	405ff4 <printf@plt+0x4af4>
  40a0fc:	add	x0, sp, #0x8
  40a100:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40a104:	add	x0, sp, #0x18
  40a108:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40a10c:	sub	x0, x29, #0x10
  40a110:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40a114:	ldr	w8, [x19, #48]
  40a118:	cbz	w8, 40a13c <printf@plt+0x8c3c>
  40a11c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40a120:	add	x0, x0, #0x5a2
  40a124:	mov	x1, x20
  40a128:	mov	x2, x27
  40a12c:	mov	x3, x27
  40a130:	mov	x4, x27
  40a134:	mov	x5, x27
  40a138:	bl	405ff4 <printf@plt+0x4af4>
  40a13c:	ldr	w8, [x19, #32]
  40a140:	cbz	w8, 40a028 <printf@plt+0x8b28>
  40a144:	ldr	w0, [x19, #8]
  40a148:	sub	x8, x29, #0x10
  40a14c:	bl	412458 <_ZdlPvm@@Base+0xc64>
  40a150:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40a154:	sub	x2, x29, #0x10
  40a158:	add	x0, x0, #0x65b
  40a15c:	mov	x1, x21
  40a160:	mov	x3, x27
  40a164:	mov	x4, x27
  40a168:	mov	x5, x27
  40a16c:	bl	405ff4 <printf@plt+0x4af4>
  40a170:	sub	x0, x29, #0x10
  40a174:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40a178:	b	40a028 <printf@plt+0x8b28>
  40a17c:	ldp	x20, x19, [sp, #160]
  40a180:	ldp	x22, x21, [sp, #144]
  40a184:	ldp	x24, x23, [sp, #128]
  40a188:	ldp	x26, x25, [sp, #112]
  40a18c:	ldp	x28, x27, [sp, #96]
  40a190:	ldp	x29, x30, [sp, #80]
  40a194:	add	sp, sp, #0xb0
  40a198:	ret
  40a19c:	mov	x19, x0
  40a1a0:	sub	x0, x29, #0x10
  40a1a4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40a1a8:	b	40a1b0 <printf@plt+0x8cb0>
  40a1ac:	mov	x19, x0
  40a1b0:	add	x0, sp, #0x28
  40a1b4:	b	40a1e4 <printf@plt+0x8ce4>
  40a1b8:	b	40a1dc <printf@plt+0x8cdc>
  40a1bc:	mov	x19, x0
  40a1c0:	add	x0, sp, #0x8
  40a1c4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40a1c8:	b	40a1d0 <printf@plt+0x8cd0>
  40a1cc:	mov	x19, x0
  40a1d0:	add	x0, sp, #0x18
  40a1d4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40a1d8:	b	40a1e0 <printf@plt+0x8ce0>
  40a1dc:	mov	x19, x0
  40a1e0:	sub	x0, x29, #0x10
  40a1e4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40a1e8:	mov	x0, x19
  40a1ec:	bl	4014a0 <_Unwind_Resume@plt>
  40a1f0:	stp	x29, x30, [sp, #-64]!
  40a1f4:	str	x23, [sp, #16]
  40a1f8:	stp	x22, x21, [sp, #32]
  40a1fc:	stp	x20, x19, [sp, #48]
  40a200:	mov	x29, sp
  40a204:	mov	w21, w1
  40a208:	sxtw	x22, w21
  40a20c:	mov	w9, #0x8                   	// #8
  40a210:	add	x8, x0, #0x28
  40a214:	movi	v0.2d, #0x0
  40a218:	cmp	xzr, x22, lsr #60
  40a21c:	bfi	x9, x22, #4, #60
  40a220:	mov	x19, x0
  40a224:	stp	wzr, w1, [x0]
  40a228:	str	w3, [x0, #8]
  40a22c:	strb	w4, [x0, #14]
  40a230:	stp	xzr, xzr, [x0, #64]
  40a234:	stp	xzr, xzr, [x0, #104]
  40a238:	str	w2, [x0, #120]
  40a23c:	stp	q0, q0, [x0, #16]
  40a240:	stp	x8, xzr, [x0, #48]
  40a244:	csinv	x0, x9, xzr, eq  // eq = none
  40a248:	bl	401230 <_Znam@plt>
  40a24c:	mov	x23, x0
  40a250:	str	x22, [x23], #8
  40a254:	cbz	w21, 40a298 <printf@plt+0x8d98>
  40a258:	mov	x20, x0
  40a25c:	mov	x21, xzr
  40a260:	lsl	x22, x22, #4
  40a264:	add	x8, x20, x21
  40a268:	add	x0, x8, #0x8
  40a26c:	bl	411800 <_ZdlPvm@@Base+0xc>
  40a270:	add	x21, x21, #0x10
  40a274:	cmp	x22, x21
  40a278:	b.ne	40a264 <printf@plt+0x8d64>  // b.any
  40a27c:	ldr	w22, [x19, #4]
  40a280:	str	x23, [x19, #80]
  40a284:	subs	w8, w22, #0x1
  40a288:	b.le	40a2a8 <printf@plt+0x8da8>
  40a28c:	sbfiz	x0, x8, #2, #32
  40a290:	bl	401230 <_Znam@plt>
  40a294:	b	40a2ac <printf@plt+0x8dac>
  40a298:	mov	w22, wzr
  40a29c:	mov	x0, xzr
  40a2a0:	str	x23, [x19, #80]
  40a2a4:	b	40a2ac <printf@plt+0x8dac>
  40a2a8:	mov	x0, xzr
  40a2ac:	sxtw	x21, w22
  40a2b0:	str	x0, [x19, #88]
  40a2b4:	mov	x0, x21
  40a2b8:	bl	401230 <_Znam@plt>
  40a2bc:	mov	x20, x0
  40a2c0:	str	x0, [x19, #96]
  40a2c4:	mov	x0, x21
  40a2c8:	bl	401230 <_Znam@plt>
  40a2cc:	cmp	w22, #0x1
  40a2d0:	str	x0, [x19, #128]
  40a2d4:	b.lt	40a340 <printf@plt+0x8e40>  // b.tstop
  40a2d8:	strb	wzr, [x20]
  40a2dc:	ldr	x8, [x19, #128]
  40a2e0:	strb	wzr, [x8]
  40a2e4:	ldr	w9, [x19, #4]
  40a2e8:	cmp	w9, #0x2
  40a2ec:	b.lt	40a314 <printf@plt+0x8e14>  // b.tstop
  40a2f0:	mov	w8, #0x1                   	// #1
  40a2f4:	ldr	x9, [x19, #96]
  40a2f8:	strb	wzr, [x9, x8]
  40a2fc:	ldr	x9, [x19, #128]
  40a300:	strb	wzr, [x9, x8]
  40a304:	ldrsw	x9, [x19, #4]
  40a308:	add	x8, x8, #0x1
  40a30c:	cmp	x8, x9
  40a310:	b.lt	40a2f4 <printf@plt+0x8df4>  // b.tstop
  40a314:	cmp	w9, #0x2
  40a318:	b.lt	40a340 <printf@plt+0x8e40>  // b.tstop
  40a31c:	ldr	x9, [x19, #88]
  40a320:	mov	x8, xzr
  40a324:	mov	w10, #0x3                   	// #3
  40a328:	str	w10, [x9, x8, lsl #2]
  40a32c:	ldrsw	x11, [x19, #4]
  40a330:	add	x8, x8, #0x1
  40a334:	sub	x11, x11, #0x1
  40a338:	cmp	x8, x11
  40a33c:	b.lt	40a328 <printf@plt+0x8e28>  // b.tstop
  40a340:	strh	wzr, [x19, #12]
  40a344:	ldp	x20, x19, [sp, #48]
  40a348:	ldp	x22, x21, [sp, #32]
  40a34c:	ldr	x23, [sp, #16]
  40a350:	ldp	x29, x30, [sp], #64
  40a354:	ret
  40a358:	mov	x19, x0
  40a35c:	cbz	x21, 40a374 <printf@plt+0x8e74>
  40a360:	sub	x22, x20, #0x8
  40a364:	add	x0, x22, x21
  40a368:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40a36c:	subs	x21, x21, #0x10
  40a370:	b.ne	40a364 <printf@plt+0x8e64>  // b.any
  40a374:	mov	x0, x20
  40a378:	bl	4013e0 <_ZdaPv@plt>
  40a37c:	mov	x0, x19
  40a380:	bl	4014a0 <_Unwind_Resume@plt>
  40a384:	stp	x29, x30, [sp, #-48]!
  40a388:	stp	x22, x21, [sp, #16]
  40a38c:	stp	x20, x19, [sp, #32]
  40a390:	ldr	w8, [x0]
  40a394:	mov	x19, x0
  40a398:	ldr	x0, [x0, #56]
  40a39c:	mov	x29, sp
  40a3a0:	cmp	w8, #0x1
  40a3a4:	b.lt	40a3e4 <printf@plt+0x8ee4>  // b.tstop
  40a3a8:	mov	x20, xzr
  40a3ac:	b	40a3c4 <printf@plt+0x8ec4>
  40a3b0:	ldrsw	x8, [x19]
  40a3b4:	ldr	x0, [x19, #56]
  40a3b8:	add	x20, x20, #0x1
  40a3bc:	cmp	x20, x8
  40a3c0:	b.ge	40a3e4 <printf@plt+0x8ee4>  // b.tcont
  40a3c4:	ldr	x0, [x0, x20, lsl #3]
  40a3c8:	cbz	x0, 40a3d0 <printf@plt+0x8ed0>
  40a3cc:	bl	4013e0 <_ZdaPv@plt>
  40a3d0:	ldr	x8, [x19, #64]
  40a3d4:	ldr	x0, [x8, x20, lsl #3]
  40a3d8:	cbz	x0, 40a3b0 <printf@plt+0x8eb0>
  40a3dc:	bl	4013e0 <_ZdaPv@plt>
  40a3e0:	b	40a3b0 <printf@plt+0x8eb0>
  40a3e4:	cbz	x0, 40a3ec <printf@plt+0x8eec>
  40a3e8:	bl	4013e0 <_ZdaPv@plt>
  40a3ec:	ldr	x0, [x19, #64]
  40a3f0:	cbz	x0, 40a410 <printf@plt+0x8f10>
  40a3f4:	bl	4013e0 <_ZdaPv@plt>
  40a3f8:	b	40a410 <printf@plt+0x8f10>
  40a3fc:	ldr	x8, [x0, #8]
  40a400:	str	x8, [x19, #40]
  40a404:	ldr	x8, [x0]
  40a408:	ldr	x8, [x8, #8]
  40a40c:	blr	x8
  40a410:	ldr	x0, [x19, #40]
  40a414:	cbnz	x0, 40a3fc <printf@plt+0x8efc>
  40a418:	ldr	x8, [x19, #80]
  40a41c:	cbz	x8, 40a44c <printf@plt+0x8f4c>
  40a420:	mov	x20, x8
  40a424:	ldr	x9, [x20, #-8]!
  40a428:	cbz	x9, 40a444 <printf@plt+0x8f44>
  40a42c:	lsl	x21, x9, #4
  40a430:	sub	x22, x8, #0x10
  40a434:	add	x0, x22, x21
  40a438:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40a43c:	subs	x21, x21, #0x10
  40a440:	b.ne	40a434 <printf@plt+0x8f34>  // b.any
  40a444:	mov	x0, x20
  40a448:	bl	4013e0 <_ZdaPv@plt>
  40a44c:	ldr	x0, [x19, #88]
  40a450:	cbz	x0, 40a458 <printf@plt+0x8f58>
  40a454:	bl	4013e0 <_ZdaPv@plt>
  40a458:	ldr	x0, [x19, #96]
  40a45c:	cbz	x0, 40a464 <printf@plt+0x8f64>
  40a460:	bl	4013e0 <_ZdaPv@plt>
  40a464:	ldr	x0, [x19, #128]
  40a468:	cbz	x0, 40a488 <printf@plt+0x8f88>
  40a46c:	bl	4013e0 <_ZdaPv@plt>
  40a470:	b	40a488 <printf@plt+0x8f88>
  40a474:	ldr	x8, [x0, #8]
  40a478:	str	x8, [x19, #24]
  40a47c:	ldr	x8, [x0]
  40a480:	ldr	x8, [x8, #16]
  40a484:	blr	x8
  40a488:	ldr	x0, [x19, #24]
  40a48c:	cbnz	x0, 40a474 <printf@plt+0x8f74>
  40a490:	b	40a4b8 <printf@plt+0x8fb8>
  40a494:	mov	x21, x20
  40a498:	ldr	x8, [x21], #24
  40a49c:	add	x0, x20, #0x28
  40a4a0:	str	x8, [x19, #16]
  40a4a4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40a4a8:	mov	x0, x21
  40a4ac:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40a4b0:	mov	x0, x20
  40a4b4:	bl	4117e8 <_ZdlPv@@Base>
  40a4b8:	ldr	x20, [x19, #16]
  40a4bc:	cbnz	x20, 40a494 <printf@plt+0x8f94>
  40a4c0:	ldr	x0, [x19, #72]
  40a4c4:	cbz	x0, 40a4dc <printf@plt+0x8fdc>
  40a4c8:	bl	4013e0 <_ZdaPv@plt>
  40a4cc:	b	40a4dc <printf@plt+0x8fdc>
  40a4d0:	ldr	x8, [x0]
  40a4d4:	str	x8, [x19, #32]
  40a4d8:	bl	4117e8 <_ZdlPv@@Base>
  40a4dc:	ldr	x0, [x19, #32]
  40a4e0:	cbnz	x0, 40a4d0 <printf@plt+0x8fd0>
  40a4e4:	ldp	x20, x19, [sp, #32]
  40a4e8:	ldp	x22, x21, [sp, #16]
  40a4ec:	ldp	x29, x30, [sp], #48
  40a4f0:	ret
  40a4f4:	strb	w1, [x0, #12]
  40a4f8:	strb	w2, [x0, #13]
  40a4fc:	ret
  40a500:	stp	x29, x30, [sp, #-48]!
  40a504:	str	x21, [sp, #16]
  40a508:	stp	x20, x19, [sp, #32]
  40a50c:	mov	x29, sp
  40a510:	mov	x19, x2
  40a514:	mov	w20, w1
  40a518:	mov	x21, x0
  40a51c:	tbnz	w1, #31, 40a52c <printf@plt+0x902c>
  40a520:	ldr	w8, [x21, #4]
  40a524:	cmp	w8, w20
  40a528:	b.gt	40a53c <printf@plt+0x903c>
  40a52c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40a530:	add	x1, x1, #0x176
  40a534:	mov	w0, #0x510                 	// #1296
  40a538:	bl	40faf8 <printf@plt+0xe5f8>
  40a53c:	ldr	x8, [x21, #80]
  40a540:	mov	x1, x19
  40a544:	ldr	x21, [sp, #16]
  40a548:	add	x0, x8, w20, sxtw #4
  40a54c:	ldp	x20, x19, [sp, #32]
  40a550:	ldp	x29, x30, [sp], #48
  40a554:	b	4119b0 <_ZdlPvm@@Base+0x1bc>
  40a558:	stp	x29, x30, [sp, #-48]!
  40a55c:	str	x21, [sp, #16]
  40a560:	stp	x20, x19, [sp, #32]
  40a564:	mov	x29, sp
  40a568:	mov	w19, w2
  40a56c:	mov	w20, w1
  40a570:	mov	x21, x0
  40a574:	tbnz	w1, #31, 40a588 <printf@plt+0x9088>
  40a578:	ldr	w8, [x21, #4]
  40a57c:	sub	w8, w8, #0x1
  40a580:	cmp	w8, w20
  40a584:	b.gt	40a598 <printf@plt+0x9098>
  40a588:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40a58c:	add	x1, x1, #0x176
  40a590:	mov	w0, #0x516                 	// #1302
  40a594:	bl	40faf8 <printf@plt+0xe5f8>
  40a598:	ldr	x8, [x21, #88]
  40a59c:	ldr	x21, [sp, #16]
  40a5a0:	str	w19, [x8, w20, sxtw #2]
  40a5a4:	ldp	x20, x19, [sp, #32]
  40a5a8:	ldp	x29, x30, [sp], #48
  40a5ac:	ret
  40a5b0:	stp	x29, x30, [sp, #-32]!
  40a5b4:	stp	x20, x19, [sp, #16]
  40a5b8:	mov	x29, sp
  40a5bc:	mov	w19, w1
  40a5c0:	mov	x20, x0
  40a5c4:	tbnz	w1, #31, 40a5d4 <printf@plt+0x90d4>
  40a5c8:	ldr	w8, [x20, #4]
  40a5cc:	cmp	w8, w19
  40a5d0:	b.gt	40a5e4 <printf@plt+0x90e4>
  40a5d4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40a5d8:	add	x1, x1, #0x176
  40a5dc:	mov	w0, #0x51c                 	// #1308
  40a5e0:	bl	40faf8 <printf@plt+0xe5f8>
  40a5e4:	ldr	x8, [x20, #96]
  40a5e8:	mov	w9, #0x1                   	// #1
  40a5ec:	strb	w9, [x8, w19, sxtw]
  40a5f0:	ldp	x20, x19, [sp, #16]
  40a5f4:	ldp	x29, x30, [sp], #32
  40a5f8:	ret
  40a5fc:	stp	x29, x30, [sp, #-32]!
  40a600:	stp	x20, x19, [sp, #16]
  40a604:	mov	x29, sp
  40a608:	mov	w19, w1
  40a60c:	mov	x20, x0
  40a610:	tbnz	w1, #31, 40a620 <printf@plt+0x9120>
  40a614:	ldr	w8, [x20, #4]
  40a618:	cmp	w8, w19
  40a61c:	b.gt	40a630 <printf@plt+0x9130>
  40a620:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40a624:	add	x1, x1, #0x176
  40a628:	mov	w0, #0x522                 	// #1314
  40a62c:	bl	40faf8 <printf@plt+0xe5f8>
  40a630:	ldr	x8, [x20, #128]
  40a634:	mov	w9, #0x1                   	// #1
  40a638:	strb	w9, [x8, w19, sxtw]
  40a63c:	ldp	x20, x19, [sp, #16]
  40a640:	ldp	x29, x30, [sp], #32
  40a644:	ret
  40a648:	add	x8, x0, #0x18
  40a64c:	ldr	x10, [x8]
  40a650:	mov	x9, x8
  40a654:	add	x8, x10, #0x8
  40a658:	cbnz	x10, 40a64c <printf@plt+0x914c>
  40a65c:	str	x1, [x9]
  40a660:	ret
  40a664:	stp	x29, x30, [sp, #-64]!
  40a668:	stp	x24, x23, [sp, #16]
  40a66c:	stp	x22, x21, [sp, #32]
  40a670:	stp	x20, x19, [sp, #48]
  40a674:	mov	x29, sp
  40a678:	mov	x22, x0
  40a67c:	mov	w0, #0x38                  	// #56
  40a680:	mov	w20, w4
  40a684:	mov	x21, x3
  40a688:	mov	x23, x2
  40a68c:	mov	w24, w1
  40a690:	bl	411744 <_Znwm@@Base>
  40a694:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40a698:	add	x8, x8, #0xc28
  40a69c:	mov	x19, x0
  40a6a0:	str	w24, [x0, #16]
  40a6a4:	strb	wzr, [x0, #20]
  40a6a8:	stp	x8, xzr, [x0], #24
  40a6ac:	mov	x1, x23
  40a6b0:	bl	41193c <_ZdlPvm@@Base+0x148>
  40a6b4:	add	x8, x22, #0x18
  40a6b8:	str	x21, [x19, #40]
  40a6bc:	str	w20, [x19, #48]
  40a6c0:	ldr	x10, [x8]
  40a6c4:	mov	x9, x8
  40a6c8:	add	x8, x10, #0x8
  40a6cc:	cbnz	x10, 40a6c0 <printf@plt+0x91c0>
  40a6d0:	str	x19, [x9]
  40a6d4:	ldp	x20, x19, [sp, #48]
  40a6d8:	ldp	x22, x21, [sp, #32]
  40a6dc:	ldp	x24, x23, [sp, #16]
  40a6e0:	ldp	x29, x30, [sp], #64
  40a6e4:	ret
  40a6e8:	mov	x20, x0
  40a6ec:	mov	x0, x19
  40a6f0:	bl	4117e8 <_ZdlPv@@Base>
  40a6f4:	mov	x0, x20
  40a6f8:	bl	4014a0 <_Unwind_Resume@plt>
  40a6fc:	stp	x29, x30, [sp, #-32]!
  40a700:	stp	x20, x19, [sp, #16]
  40a704:	mov	x29, sp
  40a708:	mov	x20, x0
  40a70c:	mov	w0, #0x18                  	// #24
  40a710:	mov	w19, w1
  40a714:	bl	411744 <_Znwm@@Base>
  40a718:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40a71c:	add	x8, x8, #0xc60
  40a720:	stp	x8, xzr, [x0]
  40a724:	add	x8, x20, #0x18
  40a728:	str	w19, [x0, #16]
  40a72c:	strb	wzr, [x0, #20]
  40a730:	ldr	x10, [x8]
  40a734:	mov	x9, x8
  40a738:	add	x8, x10, #0x8
  40a73c:	cbnz	x10, 40a730 <printf@plt+0x9230>
  40a740:	str	x0, [x9]
  40a744:	ldp	x20, x19, [sp, #16]
  40a748:	ldp	x29, x30, [sp], #32
  40a74c:	ret
  40a750:	stp	x29, x30, [sp, #-32]!
  40a754:	stp	x20, x19, [sp, #16]
  40a758:	mov	x29, sp
  40a75c:	mov	x20, x0
  40a760:	mov	w0, #0x18                  	// #24
  40a764:	mov	w19, w1
  40a768:	bl	411744 <_Znwm@@Base>
  40a76c:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40a770:	add	x8, x8, #0xc98
  40a774:	stp	x8, xzr, [x0]
  40a778:	add	x8, x20, #0x18
  40a77c:	str	w19, [x0, #16]
  40a780:	strb	wzr, [x0, #20]
  40a784:	ldr	x10, [x8]
  40a788:	mov	x9, x8
  40a78c:	add	x8, x10, #0x8
  40a790:	cbnz	x10, 40a784 <printf@plt+0x9284>
  40a794:	str	x0, [x9]
  40a798:	ldp	x20, x19, [sp, #16]
  40a79c:	ldp	x29, x30, [sp], #32
  40a7a0:	ret
  40a7a4:	stp	x29, x30, [sp, #-64]!
  40a7a8:	stp	x24, x23, [sp, #16]
  40a7ac:	stp	x22, x21, [sp, #32]
  40a7b0:	stp	x20, x19, [sp, #48]
  40a7b4:	mov	x29, sp
  40a7b8:	ldr	w8, [x0]
  40a7bc:	cmp	w8, w1
  40a7c0:	b.gt	40a88c <printf@plt+0x938c>
  40a7c4:	ldr	w24, [x0, #116]
  40a7c8:	mov	x19, x0
  40a7cc:	mov	w20, w1
  40a7d0:	cmp	w24, w1
  40a7d4:	b.gt	40a868 <printf@plt+0x9368>
  40a7d8:	cbz	w24, 40a8a0 <printf@plt+0x93a0>
  40a7dc:	lsl	w8, w24, #1
  40a7e0:	cmp	w8, w20
  40a7e4:	sxtw	x21, w24
  40a7e8:	csinc	w24, w8, w20, gt
  40a7ec:	sxtw	x8, w24
  40a7f0:	ldr	x23, [x19, #56]
  40a7f4:	sbfiz	x9, x24, #3, #32
  40a7f8:	cmp	xzr, x8, lsr #61
  40a7fc:	csinv	x22, x9, xzr, eq  // eq = none
  40a800:	mov	x0, x22
  40a804:	str	w24, [x19, #116]
  40a808:	bl	401230 <_Znam@plt>
  40a80c:	lsl	x21, x21, #3
  40a810:	mov	x1, x23
  40a814:	mov	x2, x21
  40a818:	str	x0, [x19, #56]
  40a81c:	bl	401250 <memcpy@plt>
  40a820:	cbz	x23, 40a83c <printf@plt+0x933c>
  40a824:	mov	x0, x23
  40a828:	bl	4013e0 <_ZdaPv@plt>
  40a82c:	ldrsw	x24, [x19, #116]
  40a830:	lsl	x8, x24, #3
  40a834:	cmp	xzr, x24, lsr #61
  40a838:	csinv	x22, x8, xzr, eq  // eq = none
  40a83c:	ldr	x23, [x19, #64]
  40a840:	mov	x0, x22
  40a844:	bl	401230 <_Znam@plt>
  40a848:	mov	x1, x23
  40a84c:	mov	x2, x21
  40a850:	str	x0, [x19, #64]
  40a854:	bl	401250 <memcpy@plt>
  40a858:	cbz	x23, 40a868 <printf@plt+0x9368>
  40a85c:	mov	x0, x23
  40a860:	bl	4013e0 <_ZdaPv@plt>
  40a864:	ldr	w24, [x19, #116]
  40a868:	cmp	w24, w20
  40a86c:	b.gt	40a880 <printf@plt+0x9380>
  40a870:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40a874:	add	x1, x1, #0x176
  40a878:	mov	w0, #0x559                 	// #1369
  40a87c:	bl	40faf8 <printf@plt+0xe5f8>
  40a880:	ldr	w22, [x19]
  40a884:	cmp	w22, w20
  40a888:	b.le	40a8e4 <printf@plt+0x93e4>
  40a88c:	ldp	x20, x19, [sp, #48]
  40a890:	ldp	x22, x21, [sp, #32]
  40a894:	ldp	x24, x23, [sp, #16]
  40a898:	ldp	x29, x30, [sp], #64
  40a89c:	ret
  40a8a0:	cmp	w20, #0x10
  40a8a4:	mov	w8, #0x10                  	// #16
  40a8a8:	csinc	w8, w8, w20, lt  // lt = tstop
  40a8ac:	sxtw	x9, w8
  40a8b0:	str	w8, [x19, #116]
  40a8b4:	sbfiz	x8, x8, #3, #32
  40a8b8:	cmp	xzr, x9, lsr #61
  40a8bc:	csinv	x21, x8, xzr, eq  // eq = none
  40a8c0:	mov	x0, x21
  40a8c4:	bl	401230 <_Znam@plt>
  40a8c8:	str	x0, [x19, #56]
  40a8cc:	mov	x0, x21
  40a8d0:	bl	401230 <_Znam@plt>
  40a8d4:	str	x0, [x19, #64]
  40a8d8:	ldr	w22, [x19]
  40a8dc:	cmp	w22, w20
  40a8e0:	b.gt	40a88c <printf@plt+0x938c>
  40a8e4:	ldr	w21, [x19, #4]
  40a8e8:	b	40a904 <printf@plt+0x9404>
  40a8ec:	ldr	w22, [x19]
  40a8f0:	add	w8, w22, #0x1
  40a8f4:	cmp	w22, w20
  40a8f8:	mov	w22, w8
  40a8fc:	str	w8, [x19]
  40a900:	b.ge	40a88c <printf@plt+0x938c>  // b.tcont
  40a904:	sxtw	x8, w21
  40a908:	sbfiz	x9, x21, #3, #32
  40a90c:	cmp	xzr, x8, lsr #61
  40a910:	csinv	x0, x9, xzr, eq  // eq = none
  40a914:	bl	401230 <_Znam@plt>
  40a918:	ldr	x8, [x19, #56]
  40a91c:	sxtw	x23, w22
  40a920:	cmp	w21, #0x1
  40a924:	str	x0, [x8, w22, sxtw #3]
  40a928:	b.lt	40a950 <printf@plt+0x9450>  // b.tstop
  40a92c:	mov	w9, w21
  40a930:	mov	x8, xzr
  40a934:	lsl	x9, x9, #3
  40a938:	ldr	x10, [x19, #56]
  40a93c:	ldr	x10, [x10, x23, lsl #3]
  40a940:	str	xzr, [x10, x8]
  40a944:	add	x8, x8, #0x8
  40a948:	cmp	x9, x8
  40a94c:	b.ne	40a938 <printf@plt+0x9438>  // b.any
  40a950:	add	w8, w21, #0x1
  40a954:	sxtw	x0, w8
  40a958:	bl	401230 <_Znam@plt>
  40a95c:	ldr	x8, [x19, #64]
  40a960:	str	x0, [x8, x23, lsl #3]
  40a964:	tbnz	w21, #31, 40a8f0 <printf@plt+0x93f0>
  40a968:	ldr	x8, [x19, #64]
  40a96c:	ldr	x8, [x8, x23, lsl #3]
  40a970:	strb	wzr, [x8]
  40a974:	ldr	w21, [x19, #4]
  40a978:	cmp	w21, #0x1
  40a97c:	b.lt	40a8ec <printf@plt+0x93ec>  // b.tstop
  40a980:	mov	w8, #0x1                   	// #1
  40a984:	ldrsw	x9, [x19]
  40a988:	ldr	x10, [x19, #64]
  40a98c:	ldr	x9, [x10, x9, lsl #3]
  40a990:	strb	wzr, [x9, x8]
  40a994:	ldrsw	x21, [x19, #4]
  40a998:	cmp	x8, x21
  40a99c:	add	x8, x8, #0x1
  40a9a0:	b.lt	40a984 <printf@plt+0x9484>  // b.tstop
  40a9a4:	b	40a8ec <printf@plt+0x93ec>
  40a9a8:	sub	sp, sp, #0x50
  40a9ac:	stp	x29, x30, [sp, #32]
  40a9b0:	str	x21, [sp, #48]
  40a9b4:	stp	x20, x19, [sp, #64]
  40a9b8:	add	x29, sp, #0x20
  40a9bc:	mov	w19, w2
  40a9c0:	mov	w20, w1
  40a9c4:	orr	w8, w2, w1
  40a9c8:	mov	x21, x0
  40a9cc:	tbnz	w8, #31, 40a9e8 <printf@plt+0x94e8>
  40a9d0:	ldr	w8, [x21]
  40a9d4:	cmp	w8, w20
  40a9d8:	b.le	40a9e8 <printf@plt+0x94e8>
  40a9dc:	ldr	w8, [x21, #4]
  40a9e0:	cmp	w8, w19
  40a9e4:	b.gt	40a9f8 <printf@plt+0x94f8>
  40a9e8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40a9ec:	add	x1, x1, #0x176
  40a9f0:	mov	w0, #0x569                 	// #1385
  40a9f4:	bl	40faf8 <printf@plt+0xe5f8>
  40a9f8:	cbz	w19, 40aa6c <printf@plt+0x956c>
  40a9fc:	ldr	x8, [x21, #56]
  40aa00:	ldr	x8, [x8, w20, sxtw #3]
  40aa04:	ldr	x9, [x8, w19, sxtw #3]
  40aa08:	cbz	x9, 40aa98 <printf@plt+0x9598>
  40aa0c:	ldr	w8, [x9, #32]
  40aa10:	cmp	w8, w20
  40aa14:	b.gt	40aa4c <printf@plt+0x954c>
  40aa18:	ldr	w10, [x9, #36]
  40aa1c:	cmp	w10, w20
  40aa20:	b.lt	40aa4c <printf@plt+0x954c>  // b.tstop
  40aa24:	ldr	w11, [x9, #40]
  40aa28:	cmp	w11, w19
  40aa2c:	b.gt	40aa4c <printf@plt+0x954c>
  40aa30:	ldr	w9, [x9, #44]
  40aa34:	cmp	w9, w11
  40aa38:	b.le	40aa4c <printf@plt+0x954c>
  40aa3c:	cmp	w10, w8
  40aa40:	b.le	40aa4c <printf@plt+0x954c>
  40aa44:	cmp	w9, w19
  40aa48:	b.ge	40aaf4 <printf@plt+0x95f4>  // b.tcont
  40aa4c:	ldp	x20, x19, [sp, #64]
  40aa50:	ldr	x21, [sp, #48]
  40aa54:	ldp	x29, x30, [sp, #32]
  40aa58:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40aa5c:	add	x1, x1, #0x176
  40aa60:	mov	w0, #0x573                 	// #1395
  40aa64:	add	sp, sp, #0x50
  40aa68:	b	40faf8 <printf@plt+0xe5f8>
  40aa6c:	ldp	x20, x19, [sp, #64]
  40aa70:	ldr	x21, [sp, #48]
  40aa74:	ldp	x29, x30, [sp, #32]
  40aa78:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40aa7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40aa80:	add	x1, x1, #0x8
  40aa84:	add	x0, x0, #0x67e
  40aa88:	mov	x2, x1
  40aa8c:	mov	x3, x1
  40aa90:	add	sp, sp, #0x50
  40aa94:	b	4102f8 <printf@plt+0xedf8>
  40aa98:	sxtw	x9, w19
  40aa9c:	add	x10, x8, x9, lsl #3
  40aaa0:	ldur	x10, [x10, #-8]
  40aaa4:	cbz	x10, 40aaf4 <printf@plt+0x95f4>
  40aaa8:	ldr	w11, [x10, #32]
  40aaac:	cmp	w11, w20
  40aab0:	b.ne	40aac0 <printf@plt+0x95c0>  // b.any
  40aab4:	str	w19, [x10, #44]
  40aab8:	str	x10, [x8, x9, lsl #3]
  40aabc:	b	40aaf4 <printf@plt+0x95f4>
  40aac0:	add	w1, w20, #0x1
  40aac4:	add	x0, sp, #0x10
  40aac8:	bl	4100d0 <printf@plt+0xebd0>
  40aacc:	add	w1, w19, #0x1
  40aad0:	mov	x0, sp
  40aad4:	bl	4100d0 <printf@plt+0xebd0>
  40aad8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40aadc:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40aae0:	add	x0, x0, #0x6aa
  40aae4:	add	x3, x3, #0x8
  40aae8:	add	x1, sp, #0x10
  40aaec:	mov	x2, sp
  40aaf0:	bl	4102f8 <printf@plt+0xedf8>
  40aaf4:	ldp	x20, x19, [sp, #64]
  40aaf8:	ldr	x21, [sp, #48]
  40aafc:	ldp	x29, x30, [sp, #32]
  40ab00:	add	sp, sp, #0x50
  40ab04:	ret
  40ab08:	sub	sp, sp, #0x60
  40ab0c:	stp	x29, x30, [sp, #32]
  40ab10:	stp	x24, x23, [sp, #48]
  40ab14:	stp	x22, x21, [sp, #64]
  40ab18:	stp	x20, x19, [sp, #80]
  40ab1c:	add	x29, sp, #0x20
  40ab20:	mov	w21, w2
  40ab24:	mov	w19, w1
  40ab28:	orr	w8, w2, w1
  40ab2c:	mov	x20, x0
  40ab30:	tbnz	w8, #31, 40ab4c <printf@plt+0x964c>
  40ab34:	ldr	w8, [x20]
  40ab38:	cmp	w8, w19
  40ab3c:	b.le	40ab4c <printf@plt+0x964c>
  40ab40:	ldr	w8, [x20, #4]
  40ab44:	cmp	w8, w21
  40ab48:	b.gt	40ab5c <printf@plt+0x965c>
  40ab4c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40ab50:	add	x1, x1, #0x176
  40ab54:	mov	w0, #0x588                 	// #1416
  40ab58:	bl	40faf8 <printf@plt+0xe5f8>
  40ab5c:	cbz	w19, 40abd4 <printf@plt+0x96d4>
  40ab60:	ldr	x10, [x20, #56]
  40ab64:	ldr	x8, [x10, w19, sxtw #3]
  40ab68:	ldr	x9, [x8, w21, sxtw #3]
  40ab6c:	cbz	x9, 40ac04 <printf@plt+0x9704>
  40ab70:	ldr	w8, [x9, #32]
  40ab74:	cmp	w8, w19
  40ab78:	b.gt	40abb0 <printf@plt+0x96b0>
  40ab7c:	ldr	w10, [x9, #36]
  40ab80:	cmp	w10, w19
  40ab84:	b.lt	40abb0 <printf@plt+0x96b0>  // b.tstop
  40ab88:	ldr	w11, [x9, #40]
  40ab8c:	cmp	w11, w21
  40ab90:	b.gt	40abb0 <printf@plt+0x96b0>
  40ab94:	ldr	w9, [x9, #44]
  40ab98:	cmp	w9, w11
  40ab9c:	b.le	40abb0 <printf@plt+0x96b0>
  40aba0:	cmp	w10, w8
  40aba4:	b.le	40abb0 <printf@plt+0x96b0>
  40aba8:	cmp	w9, w21
  40abac:	b.ge	40ac70 <printf@plt+0x9770>  // b.tcont
  40abb0:	ldp	x20, x19, [sp, #80]
  40abb4:	ldp	x22, x21, [sp, #64]
  40abb8:	ldp	x24, x23, [sp, #48]
  40abbc:	ldp	x29, x30, [sp, #32]
  40abc0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40abc4:	add	x1, x1, #0x176
  40abc8:	mov	w0, #0x592                 	// #1426
  40abcc:	add	sp, sp, #0x60
  40abd0:	b	40faf8 <printf@plt+0xe5f8>
  40abd4:	ldp	x20, x19, [sp, #80]
  40abd8:	ldp	x22, x21, [sp, #64]
  40abdc:	ldp	x24, x23, [sp, #48]
  40abe0:	ldp	x29, x30, [sp, #32]
  40abe4:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40abe8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40abec:	add	x1, x1, #0x8
  40abf0:	add	x0, x0, #0x6da
  40abf4:	mov	x2, x1
  40abf8:	mov	x3, x1
  40abfc:	add	sp, sp, #0x60
  40ac00:	b	4102f8 <printf@plt+0xedf8>
  40ac04:	sxtw	x22, w19
  40ac08:	add	x9, x10, x22, lsl #3
  40ac0c:	ldur	x9, [x9, #-8]
  40ac10:	sxtw	x24, w21
  40ac14:	ldr	x23, [x9, x24, lsl #3]
  40ac18:	cbz	x23, 40ac70 <printf@plt+0x9770>
  40ac1c:	ldr	w9, [x23, #40]
  40ac20:	cmp	w9, w21
  40ac24:	b.ne	40ac3c <printf@plt+0x973c>  // b.any
  40ac28:	ldr	w9, [x23, #44]
  40ac2c:	cmp	w9, w21
  40ac30:	b.ge	40ac88 <printf@plt+0x9788>  // b.tcont
  40ac34:	str	w19, [x23, #36]
  40ac38:	b	40ac70 <printf@plt+0x9770>
  40ac3c:	add	w1, w19, #0x1
  40ac40:	add	x0, sp, #0x10
  40ac44:	bl	4100d0 <printf@plt+0xebd0>
  40ac48:	add	w1, w21, #0x1
  40ac4c:	mov	x0, sp
  40ac50:	bl	4100d0 <printf@plt+0xebd0>
  40ac54:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40ac58:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40ac5c:	add	x0, x0, #0x701
  40ac60:	add	x3, x3, #0x8
  40ac64:	add	x1, sp, #0x10
  40ac68:	mov	x2, sp
  40ac6c:	bl	4102f8 <printf@plt+0xedf8>
  40ac70:	ldp	x20, x19, [sp, #80]
  40ac74:	ldp	x22, x21, [sp, #64]
  40ac78:	ldp	x24, x23, [sp, #48]
  40ac7c:	ldp	x29, x30, [sp, #32]
  40ac80:	add	sp, sp, #0x60
  40ac84:	ret
  40ac88:	adrp	x21, 414000 <_ZdlPvm@@Base+0x280c>
  40ac8c:	mov	x10, xzr
  40ac90:	add	x21, x21, #0x176
  40ac94:	cbz	x10, 40acb0 <printf@plt+0x97b0>
  40ac98:	mov	w0, #0x5a0                 	// #1440
  40ac9c:	mov	x1, x21
  40aca0:	bl	40faf8 <printf@plt+0xe5f8>
  40aca4:	ldr	x8, [x20, #56]
  40aca8:	ldr	w9, [x23, #44]
  40acac:	ldr	x8, [x8, x22, lsl #3]
  40acb0:	cmp	x24, w9, sxtw
  40acb4:	str	x23, [x8, x24, lsl #3]
  40acb8:	b.ge	40ac34 <printf@plt+0x9734>  // b.tcont
  40acbc:	ldr	x8, [x20, #56]
  40acc0:	ldr	x8, [x8, x22, lsl #3]
  40acc4:	add	x10, x8, x24, lsl #3
  40acc8:	ldr	x10, [x10, #8]
  40accc:	add	x24, x24, #0x1
  40acd0:	cbnz	x10, 40ac98 <printf@plt+0x9798>
  40acd4:	b	40acb0 <printf@plt+0x97b0>
  40acd8:	cbz	x0, 40ad40 <printf@plt+0x9840>
  40acdc:	ldrb	w9, [x0]
  40ace0:	cbz	w9, 40ad40 <printf@plt+0x9840>
  40ace4:	mov	w10, wzr
  40ace8:	mov	x8, x0
  40acec:	mov	w11, w9
  40acf0:	b	40ad08 <printf@plt+0x9808>
  40acf4:	ldrb	w12, [x2, #1]
  40acf8:	cmp	w12, w11, uxtb
  40acfc:	csel	w10, wzr, w10, eq  // eq = none
  40ad00:	ldrb	w11, [x8, #1]!
  40ad04:	cbz	w11, 40ad48 <printf@plt+0x9848>
  40ad08:	cbnz	w10, 40acf4 <printf@plt+0x97f4>
  40ad0c:	ldrb	w10, [x2]
  40ad10:	cmp	w10, w11, uxtb
  40ad14:	b.ne	40ad20 <printf@plt+0x9820>  // b.any
  40ad18:	mov	w10, #0x1                   	// #1
  40ad1c:	b	40ad00 <printf@plt+0x9800>
  40ad20:	and	w10, w11, #0xff
  40ad24:	cmp	w10, #0x5c
  40ad28:	b.ne	40ad38 <printf@plt+0x9838>  // b.any
  40ad2c:	ldrb	w10, [x8, #1]
  40ad30:	cmp	w10, #0x26
  40ad34:	b.eq	40ae20 <printf@plt+0x9920>  // b.none
  40ad38:	mov	w10, wzr
  40ad3c:	b	40ad00 <printf@plt+0x9800>
  40ad40:	mov	w0, #0xffffffff            	// #-1
  40ad44:	ret
  40ad48:	adrp	x10, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ad4c:	mov	w12, wzr
  40ad50:	mov	w8, #0xffffffff            	// #-1
  40ad54:	add	x10, x10, #0x800
  40ad58:	mov	w13, w9
  40ad5c:	mov	x11, x0
  40ad60:	b	40ad78 <printf@plt+0x9878>
  40ad64:	ldrb	w14, [x2, #1]
  40ad68:	cmp	w14, w13, uxtb
  40ad6c:	csel	w12, wzr, w12, eq  // eq = none
  40ad70:	ldrb	w13, [x11, #1]!
  40ad74:	cbz	w13, 40adbc <printf@plt+0x98bc>
  40ad78:	cbnz	w12, 40ad64 <printf@plt+0x9864>
  40ad7c:	ldrb	w12, [x2]
  40ad80:	cmp	w12, w13, uxtb
  40ad84:	b.ne	40ad90 <printf@plt+0x9890>  // b.any
  40ad88:	mov	w12, #0x1                   	// #1
  40ad8c:	b	40ad70 <printf@plt+0x9870>
  40ad90:	and	w12, w13, #0xff
  40ad94:	cmp	w12, w1, uxtb
  40ad98:	b.ne	40adb4 <printf@plt+0x98b4>  // b.any
  40ad9c:	ldrb	w12, [x11, #1]
  40ada0:	ldrb	w12, [x10, x12]
  40ada4:	cbz	w12, 40ad70 <printf@plt+0x9870>
  40ada8:	mov	w12, wzr
  40adac:	sub	w8, w11, w0
  40adb0:	b	40ad70 <printf@plt+0x9870>
  40adb4:	mov	w12, wzr
  40adb8:	b	40ad70 <printf@plt+0x9870>
  40adbc:	tbnz	w8, #31, 40adc8 <printf@plt+0x98c8>
  40adc0:	mov	w0, w8
  40adc4:	ret
  40adc8:	mov	w12, wzr
  40adcc:	add	x11, x0, #0x1
  40add0:	b	40ade8 <printf@plt+0x98e8>
  40add4:	ldrb	w13, [x2, #1]
  40add8:	cmp	w13, w9, uxtb
  40addc:	csel	w12, wzr, w12, eq  // eq = none
  40ade0:	ldrb	w9, [x11], #1
  40ade4:	cbz	w9, 40adc0 <printf@plt+0x98c0>
  40ade8:	cbnz	w12, 40add4 <printf@plt+0x98d4>
  40adec:	ldrb	w12, [x2]
  40adf0:	cmp	w12, w9, uxtb
  40adf4:	b.ne	40ae00 <printf@plt+0x9900>  // b.any
  40adf8:	mov	w12, #0x1                   	// #1
  40adfc:	b	40ade0 <printf@plt+0x98e0>
  40ae00:	and	x9, x9, #0xff
  40ae04:	ldrb	w9, [x10, x9]
  40ae08:	cbz	w9, 40ae18 <printf@plt+0x9918>
  40ae0c:	mov	w12, wzr
  40ae10:	sub	w8, w11, w0
  40ae14:	b	40ade0 <printf@plt+0x98e0>
  40ae18:	mov	w12, wzr
  40ae1c:	b	40ade0 <printf@plt+0x98e0>
  40ae20:	sub	w8, w8, w0
  40ae24:	mov	w0, w8
  40ae28:	ret
  40ae2c:	sub	sp, sp, #0x80
  40ae30:	stp	x29, x30, [sp, #32]
  40ae34:	str	x27, [sp, #48]
  40ae38:	stp	x26, x25, [sp, #64]
  40ae3c:	stp	x24, x23, [sp, #80]
  40ae40:	stp	x22, x21, [sp, #96]
  40ae44:	stp	x20, x19, [sp, #112]
  40ae48:	add	x29, sp, #0x20
  40ae4c:	mov	w22, w6
  40ae50:	mov	x23, x5
  40ae54:	mov	x24, x4
  40ae58:	mov	x25, x3
  40ae5c:	mov	w19, w2
  40ae60:	mov	w20, w1
  40ae64:	mov	x21, x0
  40ae68:	bl	40a7a4 <printf@plt+0x92a4>
  40ae6c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40ae70:	add	x1, x1, #0x72f
  40ae74:	add	x0, sp, #0x10
  40ae78:	bl	411884 <_ZdlPvm@@Base+0x90>
  40ae7c:	ldrsw	x2, [x25, #8]
  40ae80:	ldr	w8, [sp, #24]
  40ae84:	cmp	w2, w8
  40ae88:	b.ne	40aeb4 <printf@plt+0x99b4>  // b.any
  40ae8c:	cbz	w2, 40aee8 <printf@plt+0x99e8>
  40ae90:	ldr	x0, [x25]
  40ae94:	ldr	x1, [sp, #16]
  40ae98:	bl	4014f0 <bcmp@plt>
  40ae9c:	cmp	w0, #0x0
  40aea0:	cset	w26, eq  // eq = none
  40aea4:	add	x0, sp, #0x10
  40aea8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40aeac:	cbnz	w26, 40aec4 <printf@plt+0x99c4>
  40aeb0:	b	40aef8 <printf@plt+0x99f8>
  40aeb4:	mov	w26, wzr
  40aeb8:	add	x0, sp, #0x10
  40aebc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40aec0:	cbz	w26, 40aef8 <printf@plt+0x99f8>
  40aec4:	mov	w0, #0x40                  	// #64
  40aec8:	bl	411744 <_Znwm@@Base>
  40aecc:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40aed0:	mov	x25, x0
  40aed4:	mov	w8, #0xffffffff            	// #-1
  40aed8:	mov	x9, #0xffffffffffffffff    	// #-1
  40aedc:	add	x10, x10, #0xae0
  40aee0:	str	x24, [x0, #56]
  40aee4:	b	40b45c <printf@plt+0x9f5c>
  40aee8:	mov	w26, #0x1                   	// #1
  40aeec:	add	x0, sp, #0x10
  40aef0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40aef4:	cbnz	w26, 40aec4 <printf@plt+0x99c4>
  40aef8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40aefc:	add	x1, x1, #0x732
  40af00:	add	x0, sp, #0x10
  40af04:	bl	411884 <_ZdlPvm@@Base+0x90>
  40af08:	ldrsw	x2, [x25, #8]
  40af0c:	ldr	w8, [sp, #24]
  40af10:	cmp	w2, w8
  40af14:	b.ne	40af40 <printf@plt+0x9a40>  // b.any
  40af18:	cbz	w2, 40af74 <printf@plt+0x9a74>
  40af1c:	ldr	x0, [x25]
  40af20:	ldr	x1, [sp, #16]
  40af24:	bl	4014f0 <bcmp@plt>
  40af28:	cmp	w0, #0x0
  40af2c:	cset	w26, eq  // eq = none
  40af30:	add	x0, sp, #0x10
  40af34:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40af38:	cbnz	w26, 40af50 <printf@plt+0x9a50>
  40af3c:	b	40af84 <printf@plt+0x9a84>
  40af40:	mov	w26, wzr
  40af44:	add	x0, sp, #0x10
  40af48:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40af4c:	cbz	w26, 40af84 <printf@plt+0x9a84>
  40af50:	mov	w0, #0x40                  	// #64
  40af54:	bl	411744 <_Znwm@@Base>
  40af58:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40af5c:	mov	x25, x0
  40af60:	mov	w8, #0xffffffff            	// #-1
  40af64:	mov	x9, #0xffffffffffffffff    	// #-1
  40af68:	str	x24, [x0, #56]
  40af6c:	add	x10, x10, #0xb68
  40af70:	b	40b45c <printf@plt+0x9f5c>
  40af74:	mov	w26, #0x1                   	// #1
  40af78:	add	x0, sp, #0x10
  40af7c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40af80:	cbnz	w26, 40af50 <printf@plt+0x9a50>
  40af84:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40af88:	add	x1, x1, #0x730
  40af8c:	add	x0, sp, #0x10
  40af90:	bl	411884 <_ZdlPvm@@Base+0x90>
  40af94:	ldrsw	x2, [x25, #8]
  40af98:	ldr	w8, [sp, #24]
  40af9c:	cmp	w2, w8
  40afa0:	b.ne	40afcc <printf@plt+0x9acc>  // b.any
  40afa4:	cbz	w2, 40b050 <printf@plt+0x9b50>
  40afa8:	ldr	x0, [x25]
  40afac:	ldr	x1, [sp, #16]
  40afb0:	bl	4014f0 <bcmp@plt>
  40afb4:	cmp	w0, #0x0
  40afb8:	cset	w26, eq  // eq = none
  40afbc:	add	x0, sp, #0x10
  40afc0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40afc4:	cbnz	w26, 40afdc <printf@plt+0x9adc>
  40afc8:	b	40b060 <printf@plt+0x9b60>
  40afcc:	mov	w26, wzr
  40afd0:	add	x0, sp, #0x10
  40afd4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40afd8:	cbz	w26, 40b060 <printf@plt+0x9b60>
  40afdc:	cmp	w19, #0x1
  40afe0:	b.lt	40b028 <printf@plt+0x9b28>  // b.tstop
  40afe4:	ldr	x8, [x21, #56]
  40afe8:	ldr	x8, [x8, w20, sxtw #3]
  40afec:	add	x8, x8, w19, sxtw #3
  40aff0:	ldur	x0, [x8, #-8]
  40aff4:	cbz	x0, 40b028 <printf@plt+0x9b28>
  40aff8:	ldr	x8, [x0]
  40affc:	ldr	x8, [x8, #56]
  40b000:	blr	x8
  40b004:	cbz	x0, 40b028 <printf@plt+0x9b28>
  40b008:	ldr	w8, [x0, #32]
  40b00c:	cmp	w8, w20
  40b010:	b.ne	40b028 <printf@plt+0x9b28>  // b.any
  40b014:	ldr	x8, [x0, #56]
  40b018:	ldrb	w9, [x24, #45]
  40b01c:	ldrb	w8, [x8, #45]
  40b020:	cmp	w8, w9
  40b024:	b.eq	40b104 <printf@plt+0x9c04>  // b.none
  40b028:	mov	w0, #0x48                  	// #72
  40b02c:	bl	411744 <_Znwm@@Base>
  40b030:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b034:	mov	x25, x0
  40b038:	mov	w8, #0xffffffff            	// #-1
  40b03c:	mov	x9, #0xffffffffffffffff    	// #-1
  40b040:	str	x24, [x0, #56]
  40b044:	strh	wzr, [x0, #64]
  40b048:	add	x10, x10, #0x9d0
  40b04c:	b	40b45c <printf@plt+0x9f5c>
  40b050:	mov	w26, #0x1                   	// #1
  40b054:	add	x0, sp, #0x10
  40b058:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40b05c:	cbnz	w26, 40afdc <printf@plt+0x9adc>
  40b060:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40b064:	add	x1, x1, #0x733
  40b068:	add	x0, sp, #0x10
  40b06c:	bl	411884 <_ZdlPvm@@Base+0x90>
  40b070:	ldrsw	x2, [x25, #8]
  40b074:	ldr	w8, [sp, #24]
  40b078:	cmp	w2, w8
  40b07c:	b.ne	40b0a8 <printf@plt+0x9ba8>  // b.any
  40b080:	cbz	w2, 40b11c <printf@plt+0x9c1c>
  40b084:	ldr	x0, [x25]
  40b088:	ldr	x1, [sp, #16]
  40b08c:	bl	4014f0 <bcmp@plt>
  40b090:	cmp	w0, #0x0
  40b094:	cset	w26, eq  // eq = none
  40b098:	add	x0, sp, #0x10
  40b09c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40b0a0:	cbnz	w26, 40b0b8 <printf@plt+0x9bb8>
  40b0a4:	b	40b12c <printf@plt+0x9c2c>
  40b0a8:	mov	w26, wzr
  40b0ac:	add	x0, sp, #0x10
  40b0b0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40b0b4:	cbz	w26, 40b12c <printf@plt+0x9c2c>
  40b0b8:	cmp	w19, #0x1
  40b0bc:	b.lt	40b438 <printf@plt+0x9f38>  // b.tstop
  40b0c0:	ldr	x8, [x21, #56]
  40b0c4:	ldr	x8, [x8, w20, sxtw #3]
  40b0c8:	add	x8, x8, w19, sxtw #3
  40b0cc:	ldur	x0, [x8, #-8]
  40b0d0:	cbz	x0, 40b438 <printf@plt+0x9f38>
  40b0d4:	ldr	x8, [x0]
  40b0d8:	ldr	x8, [x8, #64]
  40b0dc:	blr	x8
  40b0e0:	cbz	x0, 40b438 <printf@plt+0x9f38>
  40b0e4:	ldr	w8, [x0, #32]
  40b0e8:	cmp	w8, w20
  40b0ec:	b.ne	40b438 <printf@plt+0x9f38>  // b.any
  40b0f0:	ldr	x8, [x0, #56]
  40b0f4:	ldrb	w9, [x24, #45]
  40b0f8:	ldrb	w8, [x8, #45]
  40b0fc:	cmp	w8, w9
  40b100:	b.ne	40b438 <printf@plt+0x9f38>  // b.any
  40b104:	str	w19, [x0, #44]
  40b108:	ldr	x8, [x21, #56]
  40b10c:	sxtw	x9, w20
  40b110:	ldr	x8, [x8, x9, lsl #3]
  40b114:	str	x0, [x8, w19, uxtw #3]
  40b118:	b	40b500 <printf@plt+0xa000>
  40b11c:	mov	w26, #0x1                   	// #1
  40b120:	add	x0, sp, #0x10
  40b124:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40b128:	cbnz	w26, 40b0b8 <printf@plt+0x9bb8>
  40b12c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40b130:	add	x1, x1, #0x735
  40b134:	add	x0, sp, #0x10
  40b138:	bl	411884 <_ZdlPvm@@Base+0x90>
  40b13c:	ldrsw	x2, [x25, #8]
  40b140:	ldr	w8, [sp, #24]
  40b144:	cmp	w2, w8
  40b148:	b.ne	40b168 <printf@plt+0x9c68>  // b.any
  40b14c:	cbz	w2, 40b170 <printf@plt+0x9c70>
  40b150:	ldr	x0, [x25]
  40b154:	ldr	x1, [sp, #16]
  40b158:	bl	4014f0 <bcmp@plt>
  40b15c:	cmp	w0, #0x0
  40b160:	cset	w26, eq  // eq = none
  40b164:	b	40b174 <printf@plt+0x9c74>
  40b168:	mov	w26, wzr
  40b16c:	b	40b174 <printf@plt+0x9c74>
  40b170:	mov	w26, #0x1                   	// #1
  40b174:	add	x0, sp, #0x10
  40b178:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40b17c:	cbz	w26, 40b194 <printf@plt+0x9c94>
  40b180:	mov	x0, x21
  40b184:	mov	w1, w20
  40b188:	mov	w2, w19
  40b18c:	bl	40ab08 <printf@plt+0x9608>
  40b190:	b	40b500 <printf@plt+0xa000>
  40b194:	ldr	w8, [x25, #8]
  40b198:	cmp	w8, #0x3
  40b19c:	b.lt	40b1f4 <printf@plt+0x9cf4>  // b.tstop
  40b1a0:	ldr	x8, [x25]
  40b1a4:	ldrb	w9, [x8]
  40b1a8:	cmp	w9, #0x5c
  40b1ac:	b.ne	40b1f4 <printf@plt+0x9cf4>  // b.any
  40b1b0:	ldrb	w8, [x8, #1]
  40b1b4:	cmp	w8, #0x52
  40b1b8:	b.ne	40b1f4 <printf@plt+0x9cf4>  // b.any
  40b1bc:	mov	w1, #0xa                   	// #10
  40b1c0:	mov	x0, x25
  40b1c4:	bl	4121f0 <_ZdlPvm@@Base+0x9fc>
  40b1c8:	tbnz	w0, #31, 40b520 <printf@plt+0xa020>
  40b1cc:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40b1d0:	adrp	x2, 414000 <_ZdlPvm@@Base+0x280c>
  40b1d4:	add	x3, x3, #0x8
  40b1d8:	add	x2, x2, #0x738
  40b1dc:	mov	x0, x23
  40b1e0:	mov	w1, w22
  40b1e4:	mov	x4, x3
  40b1e8:	mov	x5, x3
  40b1ec:	bl	410394 <printf@plt+0xee94>
  40b1f0:	b	40b500 <printf@plt+0xa000>
  40b1f4:	mov	w1, #0xa                   	// #10
  40b1f8:	mov	x0, x25
  40b1fc:	bl	4121f0 <_ZdlPvm@@Base+0x9fc>
  40b200:	ldr	w8, [x24, #48]
  40b204:	cmp	w8, #0x8
  40b208:	b.hi	40b264 <printf@plt+0x9d64>  // b.pmore
  40b20c:	adrp	x9, 413000 <_ZdlPvm@@Base+0x180c>
  40b210:	add	x9, x9, #0x105
  40b214:	adr	x10, 40b180 <printf@plt+0x9c80>
  40b218:	ldrb	w11, [x9, x8]
  40b21c:	add	x10, x10, x11, lsl #2
  40b220:	mov	w27, w0
  40b224:	br	x10
  40b228:	ldr	w8, [x25, #8]
  40b22c:	cbz	w8, 40b38c <printf@plt+0x9e8c>
  40b230:	mov	x0, x25
  40b234:	bl	412238 <_ZdlPvm@@Base+0xa44>
  40b238:	mov	x26, x0
  40b23c:	mov	w0, #0x48                  	// #72
  40b240:	bl	411744 <_Znwm@@Base>
  40b244:	mov	x25, x0
  40b248:	mov	w8, #0xffffffff            	// #-1
  40b24c:	mov	x9, #0xffffffffffffffff    	// #-1
  40b250:	tbnz	w27, #31, 40b570 <printf@plt+0xa070>
  40b254:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b258:	add	x10, x10, #0x768
  40b25c:	stp	x24, x26, [x25, #56]
  40b260:	b	40b618 <printf@plt+0xa118>
  40b264:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40b268:	add	x1, x1, #0x176
  40b26c:	mov	w0, #0x656                 	// #1622
  40b270:	bl	40faf8 <printf@plt+0xe5f8>
  40b274:	b	40b500 <printf@plt+0xa000>
  40b278:	ldr	w8, [x25, #8]
  40b27c:	cbz	w8, 40b38c <printf@plt+0x9e8c>
  40b280:	mov	x0, x25
  40b284:	bl	412238 <_ZdlPvm@@Base+0xa44>
  40b288:	mov	x26, x0
  40b28c:	mov	w0, #0x48                  	// #72
  40b290:	bl	411744 <_Znwm@@Base>
  40b294:	mov	x25, x0
  40b298:	mov	w8, #0xffffffff            	// #-1
  40b29c:	mov	x9, #0xffffffffffffffff    	// #-1
  40b2a0:	tbnz	w27, #31, 40b580 <printf@plt+0xa080>
  40b2a4:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b2a8:	stp	x24, x26, [x25, #56]
  40b2ac:	add	x10, x10, #0x858
  40b2b0:	b	40b618 <printf@plt+0xa118>
  40b2b4:	ldr	w8, [x25, #8]
  40b2b8:	cbz	w8, 40b38c <printf@plt+0x9e8c>
  40b2bc:	mov	x0, x25
  40b2c0:	bl	412238 <_ZdlPvm@@Base+0xa44>
  40b2c4:	mov	x26, x0
  40b2c8:	mov	w0, #0x48                  	// #72
  40b2cc:	bl	411744 <_Znwm@@Base>
  40b2d0:	mov	x25, x0
  40b2d4:	mov	w8, #0xffffffff            	// #-1
  40b2d8:	mov	x9, #0xffffffffffffffff    	// #-1
  40b2dc:	tbnz	w27, #31, 40b590 <printf@plt+0xa090>
  40b2e0:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b2e4:	stp	x24, x26, [x25, #56]
  40b2e8:	add	x10, x10, #0x7e0
  40b2ec:	b	40b618 <printf@plt+0xa118>
  40b2f0:	ldr	w8, [x25, #8]
  40b2f4:	cbz	w8, 40b38c <printf@plt+0x9e8c>
  40b2f8:	mov	x0, x25
  40b2fc:	bl	412238 <_ZdlPvm@@Base+0xa44>
  40b300:	mov	x26, x0
  40b304:	tbnz	w27, #31, 40b5a0 <printf@plt+0xa0a0>
  40b308:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40b30c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x280c>
  40b310:	add	x3, x3, #0x8
  40b314:	add	x2, x2, #0x74f
  40b318:	mov	x0, x23
  40b31c:	mov	w1, w22
  40b320:	mov	x4, x3
  40b324:	mov	x5, x3
  40b328:	bl	410394 <printf@plt+0xee94>
  40b32c:	mov	w0, #0x48                  	// #72
  40b330:	bl	411744 <_Znwm@@Base>
  40b334:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b338:	mov	x25, x0
  40b33c:	mov	w8, #0xffffffff            	// #-1
  40b340:	mov	x9, #0xffffffffffffffff    	// #-1
  40b344:	stp	x24, x26, [x0, #56]
  40b348:	add	x10, x10, #0x768
  40b34c:	b	40b45c <printf@plt+0x9f5c>
  40b350:	ldr	w8, [x25, #8]
  40b354:	cbz	w8, 40b38c <printf@plt+0x9e8c>
  40b358:	mov	x0, x25
  40b35c:	bl	412238 <_ZdlPvm@@Base+0xa44>
  40b360:	mov	x26, x0
  40b364:	mov	w0, #0x48                  	// #72
  40b368:	bl	411744 <_Znwm@@Base>
  40b36c:	mov	x25, x0
  40b370:	mov	w8, #0xffffffff            	// #-1
  40b374:	mov	x9, #0xffffffffffffffff    	// #-1
  40b378:	tbnz	w27, #31, 40b60c <printf@plt+0xa10c>
  40b37c:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b380:	stp	x24, x26, [x25, #56]
  40b384:	add	x10, x10, #0x8d0
  40b388:	b	40b618 <printf@plt+0xa118>
  40b38c:	mov	w0, #0x40                  	// #64
  40b390:	bl	411744 <_Znwm@@Base>
  40b394:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b398:	mov	x25, x0
  40b39c:	mov	w8, #0xffffffff            	// #-1
  40b3a0:	mov	x9, #0xffffffffffffffff    	// #-1
  40b3a4:	str	x24, [x0, #56]
  40b3a8:	add	x10, x10, #0x228
  40b3ac:	b	40b45c <printf@plt+0x9f5c>
  40b3b0:	ldr	w8, [x25, #8]
  40b3b4:	cbz	w8, 40b3c8 <printf@plt+0x9ec8>
  40b3b8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40b3bc:	add	x1, x1, #0x176
  40b3c0:	mov	w0, #0x605                 	// #1541
  40b3c4:	bl	40faf8 <printf@plt+0xe5f8>
  40b3c8:	mov	x0, x21
  40b3cc:	mov	w1, w20
  40b3d0:	mov	w2, w19
  40b3d4:	bl	40a9a8 <printf@plt+0x94a8>
  40b3d8:	b	40b500 <printf@plt+0xa000>
  40b3dc:	ldr	w8, [x25, #8]
  40b3e0:	cbz	w8, 40b028 <printf@plt+0x9b28>
  40b3e4:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40b3e8:	adrp	x2, 414000 <_ZdlPvm@@Base+0x280c>
  40b3ec:	add	x3, x3, #0x8
  40b3f0:	add	x2, x2, #0x76d
  40b3f4:	mov	x0, x23
  40b3f8:	mov	w1, w22
  40b3fc:	mov	x4, x3
  40b400:	mov	x5, x3
  40b404:	bl	410394 <printf@plt+0xee94>
  40b408:	b	40b028 <printf@plt+0x9b28>
  40b40c:	ldr	w8, [x25, #8]
  40b410:	cbz	w8, 40b438 <printf@plt+0x9f38>
  40b414:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40b418:	adrp	x2, 414000 <_ZdlPvm@@Base+0x280c>
  40b41c:	add	x3, x3, #0x8
  40b420:	add	x2, x2, #0x799
  40b424:	mov	x0, x23
  40b428:	mov	w1, w22
  40b42c:	mov	x4, x3
  40b430:	mov	x5, x3
  40b434:	bl	410394 <printf@plt+0xee94>
  40b438:	mov	w0, #0x48                  	// #72
  40b43c:	bl	411744 <_Znwm@@Base>
  40b440:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b444:	mov	x25, x0
  40b448:	mov	w8, #0xffffffff            	// #-1
  40b44c:	mov	x9, #0xffffffffffffffff    	// #-1
  40b450:	str	x24, [x0, #56]
  40b454:	strh	wzr, [x0, #64]
  40b458:	add	x10, x10, #0xa58
  40b45c:	str	w8, [x0, #16]
  40b460:	stp	xzr, x9, [x0, #24]
  40b464:	stp	x9, x21, [x0, #40]
  40b468:	stp	x10, xzr, [x0]
  40b46c:	ldr	x8, [x21, #56]
  40b470:	ldr	x8, [x8, w20, sxtw #3]
  40b474:	ldr	x8, [x8, w19, sxtw #3]
  40b478:	cbz	x8, 40b4cc <printf@plt+0x9fcc>
  40b47c:	add	w1, w20, #0x1
  40b480:	add	x0, sp, #0x10
  40b484:	bl	4100d0 <printf@plt+0xebd0>
  40b488:	add	w1, w19, #0x1
  40b48c:	mov	x0, sp
  40b490:	bl	4100d0 <printf@plt+0xebd0>
  40b494:	adrp	x2, 414000 <_ZdlPvm@@Base+0x280c>
  40b498:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40b49c:	add	x2, x2, #0x7c5
  40b4a0:	add	x5, x5, #0x8
  40b4a4:	add	x3, sp, #0x10
  40b4a8:	mov	x4, sp
  40b4ac:	mov	x0, x23
  40b4b0:	mov	w1, w22
  40b4b4:	bl	410394 <printf@plt+0xee94>
  40b4b8:	ldr	x8, [x25]
  40b4bc:	mov	x0, x25
  40b4c0:	ldr	x8, [x8, #8]
  40b4c4:	blr	x8
  40b4c8:	b	40b500 <printf@plt+0xa000>
  40b4cc:	str	w22, [x25, #16]
  40b4d0:	str	x23, [x25, #24]
  40b4d4:	stp	w20, w20, [x25, #32]
  40b4d8:	stp	w19, w19, [x25, #40]
  40b4dc:	ldr	x8, [x21, #48]
  40b4e0:	add	x10, x25, #0x8
  40b4e4:	sxtw	x9, w20
  40b4e8:	str	x25, [x8]
  40b4ec:	ldr	x8, [x21, #56]
  40b4f0:	str	x10, [x21, #48]
  40b4f4:	ldr	x8, [x8, x9, lsl #3]
  40b4f8:	sxtw	x9, w19
  40b4fc:	str	x25, [x8, x9, lsl #3]
  40b500:	ldp	x20, x19, [sp, #112]
  40b504:	ldp	x22, x21, [sp, #96]
  40b508:	ldp	x24, x23, [sp, #80]
  40b50c:	ldp	x26, x25, [sp, #64]
  40b510:	ldr	x27, [sp, #48]
  40b514:	ldp	x29, x30, [sp, #32]
  40b518:	add	sp, sp, #0x80
  40b51c:	ret
  40b520:	ldr	w8, [x25, #8]
  40b524:	ldr	x9, [x25]
  40b528:	add	x0, sp, #0x10
  40b52c:	sub	w2, w8, #0x2
  40b530:	add	x1, x9, #0x2
  40b534:	bl	411808 <_ZdlPvm@@Base+0x14>
  40b538:	add	x0, sp, #0x10
  40b53c:	bl	412238 <_ZdlPvm@@Base+0xa44>
  40b540:	mov	x26, x0
  40b544:	add	x0, sp, #0x10
  40b548:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40b54c:	mov	w0, #0x48                  	// #72
  40b550:	bl	411744 <_Znwm@@Base>
  40b554:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b558:	mov	x25, x0
  40b55c:	mov	w8, #0xffffffff            	// #-1
  40b560:	mov	x9, #0xffffffffffffffff    	// #-1
  40b564:	stp	x24, x26, [x0, #56]
  40b568:	add	x10, x10, #0x338
  40b56c:	b	40b45c <printf@plt+0x9f5c>
  40b570:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b574:	stp	x24, x26, [x25, #56]
  40b578:	add	x10, x10, #0x448
  40b57c:	b	40b618 <printf@plt+0xa118>
  40b580:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b584:	stp	x24, x26, [x25, #56]
  40b588:	add	x10, x10, #0x558
  40b58c:	b	40b618 <printf@plt+0xa118>
  40b590:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b594:	stp	x24, x26, [x25, #56]
  40b598:	add	x10, x10, #0x4d0
  40b59c:	b	40b618 <printf@plt+0xa118>
  40b5a0:	cbz	x26, 40b734 <printf@plt+0xa234>
  40b5a4:	ldrb	w8, [x26]
  40b5a8:	cbz	w8, 40b734 <printf@plt+0xa234>
  40b5ac:	ldrb	w10, [x21, #14]
  40b5b0:	mov	w11, wzr
  40b5b4:	mov	x9, x26
  40b5b8:	mov	w12, w8
  40b5bc:	b	40b5d4 <printf@plt+0xa0d4>
  40b5c0:	ldrb	w13, [x21, #13]
  40b5c4:	cmp	w13, w12, uxtb
  40b5c8:	csel	w11, wzr, w11, eq  // eq = none
  40b5cc:	ldrb	w12, [x9, #1]!
  40b5d0:	cbz	w12, 40b62c <printf@plt+0xa12c>
  40b5d4:	cbnz	w11, 40b5c0 <printf@plt+0xa0c0>
  40b5d8:	ldrb	w11, [x21, #12]
  40b5dc:	cmp	w11, w12, uxtb
  40b5e0:	b.ne	40b5ec <printf@plt+0xa0ec>  // b.any
  40b5e4:	mov	w11, #0x1                   	// #1
  40b5e8:	b	40b5cc <printf@plt+0xa0cc>
  40b5ec:	and	w11, w12, #0xff
  40b5f0:	cmp	w11, #0x5c
  40b5f4:	b.ne	40b604 <printf@plt+0xa104>  // b.any
  40b5f8:	ldrb	w11, [x9, #1]
  40b5fc:	cmp	w11, #0x26
  40b600:	b.eq	40b6f4 <printf@plt+0xa1f4>  // b.none
  40b604:	mov	w11, wzr
  40b608:	b	40b5cc <printf@plt+0xa0cc>
  40b60c:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b610:	stp	x24, x26, [x25, #56]
  40b614:	add	x10, x10, #0x668
  40b618:	str	w8, [x25, #16]
  40b61c:	stp	xzr, x9, [x25, #24]
  40b620:	stp	x9, x21, [x25, #40]
  40b624:	stp	x10, xzr, [x25]
  40b628:	b	40b46c <printf@plt+0x9f6c>
  40b62c:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40b630:	mov	w27, #0xffffffff            	// #-1
  40b634:	add	x9, x9, #0x800
  40b638:	mov	w13, w8
  40b63c:	mov	x11, x26
  40b640:	b	40b658 <printf@plt+0xa158>
  40b644:	ldrb	w14, [x21, #13]
  40b648:	cmp	w14, w13, uxtb
  40b64c:	csel	w12, wzr, w12, eq  // eq = none
  40b650:	ldrb	w13, [x11, #1]!
  40b654:	cbz	w13, 40b698 <printf@plt+0xa198>
  40b658:	cbnz	w12, 40b644 <printf@plt+0xa144>
  40b65c:	ldrb	w12, [x21, #12]
  40b660:	cmp	w12, w13, uxtb
  40b664:	b.ne	40b670 <printf@plt+0xa170>  // b.any
  40b668:	mov	w12, #0x1                   	// #1
  40b66c:	b	40b650 <printf@plt+0xa150>
  40b670:	cmp	w10, w13, uxtb
  40b674:	b.ne	40b690 <printf@plt+0xa190>  // b.any
  40b678:	ldrb	w12, [x11, #1]
  40b67c:	ldrb	w12, [x9, x12]
  40b680:	cbz	w12, 40b650 <printf@plt+0xa150>
  40b684:	mov	w12, wzr
  40b688:	sub	w27, w11, w26
  40b68c:	b	40b650 <printf@plt+0xa150>
  40b690:	mov	w12, wzr
  40b694:	b	40b650 <printf@plt+0xa150>
  40b698:	tbz	w27, #31, 40b6fc <printf@plt+0xa1fc>
  40b69c:	mov	w11, wzr
  40b6a0:	add	x10, x26, #0x1
  40b6a4:	b	40b6bc <printf@plt+0xa1bc>
  40b6a8:	ldrb	w12, [x21, #13]
  40b6ac:	cmp	w12, w8, uxtb
  40b6b0:	csel	w11, wzr, w11, eq  // eq = none
  40b6b4:	ldrb	w8, [x10], #1
  40b6b8:	cbz	w8, 40b6f8 <printf@plt+0xa1f8>
  40b6bc:	cbnz	w11, 40b6a8 <printf@plt+0xa1a8>
  40b6c0:	ldrb	w11, [x21, #12]
  40b6c4:	cmp	w11, w8, uxtb
  40b6c8:	b.ne	40b6d4 <printf@plt+0xa1d4>  // b.any
  40b6cc:	mov	w11, #0x1                   	// #1
  40b6d0:	b	40b6b4 <printf@plt+0xa1b4>
  40b6d4:	and	x8, x8, #0xff
  40b6d8:	ldrb	w8, [x9, x8]
  40b6dc:	cbz	w8, 40b6ec <printf@plt+0xa1ec>
  40b6e0:	mov	w11, wzr
  40b6e4:	sub	w27, w10, w26
  40b6e8:	b	40b6b4 <printf@plt+0xa1b4>
  40b6ec:	mov	w11, wzr
  40b6f0:	b	40b6b4 <printf@plt+0xa1b4>
  40b6f4:	sub	w27, w9, w26
  40b6f8:	tbnz	w27, #31, 40b734 <printf@plt+0xa234>
  40b6fc:	mov	w0, #0x50                  	// #80
  40b700:	bl	411744 <_Znwm@@Base>
  40b704:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b708:	mov	x25, x0
  40b70c:	mov	w8, #0xffffffff            	// #-1
  40b710:	mov	x9, #0xffffffffffffffff    	// #-1
  40b714:	add	x10, x10, #0x5e0
  40b718:	stp	x24, x26, [x0, #56]
  40b71c:	str	w8, [x0, #16]
  40b720:	stp	xzr, x9, [x0, #24]
  40b724:	stp	x9, x21, [x0, #40]
  40b728:	stp	x10, xzr, [x0]
  40b72c:	str	w27, [x0, #72]
  40b730:	b	40b46c <printf@plt+0x9f6c>
  40b734:	mov	w0, #0x48                  	// #72
  40b738:	bl	411744 <_Znwm@@Base>
  40b73c:	adrp	x10, 413000 <_ZdlPvm@@Base+0x180c>
  40b740:	mov	x25, x0
  40b744:	mov	w8, #0xffffffff            	// #-1
  40b748:	mov	x9, #0xffffffffffffffff    	// #-1
  40b74c:	stp	x24, x26, [x0, #56]
  40b750:	add	x10, x10, #0x558
  40b754:	b	40b45c <printf@plt+0x9f5c>
  40b758:	mov	x19, x0
  40b75c:	add	x0, sp, #0x10
  40b760:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40b764:	mov	x0, x19
  40b768:	bl	4014a0 <_Unwind_Resume@plt>
  40b76c:	stp	x29, x30, [sp, #-48]!
  40b770:	str	x21, [sp, #16]
  40b774:	stp	x20, x19, [sp, #32]
  40b778:	mov	x29, sp
  40b77c:	mov	x19, x2
  40b780:	mov	w21, w1
  40b784:	mov	x20, x0
  40b788:	bl	40a7a4 <printf@plt+0x92a4>
  40b78c:	ldr	w8, [x20, #4]
  40b790:	tbnz	w8, #31, 40b7bc <printf@plt+0xa2bc>
  40b794:	mov	x8, xzr
  40b798:	sxtw	x9, w21
  40b79c:	ldr	x10, [x20, #64]
  40b7a0:	ldrb	w11, [x19, x8]
  40b7a4:	ldr	x10, [x10, x9, lsl #3]
  40b7a8:	strb	w11, [x10, x8]
  40b7ac:	ldrsw	x10, [x20, #4]
  40b7b0:	cmp	x8, x10
  40b7b4:	add	x8, x8, #0x1
  40b7b8:	b.lt	40b79c <printf@plt+0xa29c>  // b.tstop
  40b7bc:	ldp	x20, x19, [sp, #32]
  40b7c0:	ldr	x21, [sp, #16]
  40b7c4:	ldp	x29, x30, [sp], #48
  40b7c8:	ret
  40b7cc:	stp	x29, x30, [sp, #-64]!
  40b7d0:	str	x23, [sp, #16]
  40b7d4:	stp	x22, x21, [sp, #32]
  40b7d8:	stp	x20, x19, [sp, #48]
  40b7dc:	mov	x29, sp
  40b7e0:	ldr	x21, [x0, #40]
  40b7e4:	cbz	x21, 40b86c <printf@plt+0xa36c>
  40b7e8:	adrp	x20, 414000 <_ZdlPvm@@Base+0x280c>
  40b7ec:	mov	x19, x0
  40b7f0:	add	x20, x20, #0x176
  40b7f4:	b	40b800 <printf@plt+0xa300>
  40b7f8:	ldr	x21, [x21, #8]
  40b7fc:	cbz	x21, 40b86c <printf@plt+0xa36c>
  40b800:	ldp	w22, w8, [x21, #32]
  40b804:	sxtw	x22, w22
  40b808:	cmp	w22, w8
  40b80c:	b.gt	40b7f8 <printf@plt+0xa2f8>
  40b810:	ldr	w8, [x21, #44]
  40b814:	b	40b828 <printf@plt+0xa328>
  40b818:	ldrsw	x9, [x21, #36]
  40b81c:	cmp	x22, x9
  40b820:	add	x22, x22, #0x1
  40b824:	b.ge	40b7f8 <printf@plt+0xa2f8>  // b.tcont
  40b828:	ldrsw	x23, [x21, #40]
  40b82c:	cmp	w23, w8
  40b830:	b.le	40b844 <printf@plt+0xa344>
  40b834:	b	40b818 <printf@plt+0xa318>
  40b838:	cmp	x23, w8, sxtw
  40b83c:	add	x23, x23, #0x1
  40b840:	b.ge	40b818 <printf@plt+0xa318>  // b.tcont
  40b844:	ldr	x9, [x19, #56]
  40b848:	ldr	x9, [x9, x22, lsl #3]
  40b84c:	ldr	x9, [x9, x23, lsl #3]
  40b850:	cmp	x9, x21
  40b854:	b.eq	40b838 <printf@plt+0xa338>  // b.none
  40b858:	mov	w0, #0x67e                 	// #1662
  40b85c:	mov	x1, x20
  40b860:	bl	40faf8 <printf@plt+0xe5f8>
  40b864:	ldr	w8, [x21, #44]
  40b868:	b	40b838 <printf@plt+0xa338>
  40b86c:	ldp	x20, x19, [sp, #48]
  40b870:	ldp	x22, x21, [sp, #32]
  40b874:	ldr	x23, [sp, #16]
  40b878:	ldp	x29, x30, [sp], #64
  40b87c:	ret
  40b880:	stp	x29, x30, [sp, #-64]!
  40b884:	str	x23, [sp, #16]
  40b888:	stp	x22, x21, [sp, #32]
  40b88c:	stp	x20, x19, [sp, #48]
  40b890:	mov	x29, sp
  40b894:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40b898:	mov	w9, #0x1                   	// #1
  40b89c:	str	w9, [x8, #480]
  40b8a0:	ldr	x21, [x0, #40]
  40b8a4:	mov	x19, x0
  40b8a8:	cbz	x21, 40b92c <printf@plt+0xa42c>
  40b8ac:	adrp	x20, 414000 <_ZdlPvm@@Base+0x280c>
  40b8b0:	add	x20, x20, #0x176
  40b8b4:	b	40b8c0 <printf@plt+0xa3c0>
  40b8b8:	ldr	x21, [x21, #8]
  40b8bc:	cbz	x21, 40b92c <printf@plt+0xa42c>
  40b8c0:	ldp	w22, w9, [x21, #32]
  40b8c4:	sxtw	x22, w22
  40b8c8:	cmp	w22, w9
  40b8cc:	b.gt	40b8b8 <printf@plt+0xa3b8>
  40b8d0:	ldr	w8, [x21, #44]
  40b8d4:	b	40b8e8 <printf@plt+0xa3e8>
  40b8d8:	ldr	w9, [x21, #36]
  40b8dc:	cmp	x22, w9, sxtw
  40b8e0:	add	x22, x22, #0x1
  40b8e4:	b.ge	40b8b8 <printf@plt+0xa3b8>  // b.tcont
  40b8e8:	ldrsw	x23, [x21, #40]
  40b8ec:	cmp	w23, w8
  40b8f0:	b.le	40b904 <printf@plt+0xa404>
  40b8f4:	b	40b8dc <printf@plt+0xa3dc>
  40b8f8:	cmp	x23, w8, sxtw
  40b8fc:	add	x23, x23, #0x1
  40b900:	b.ge	40b8d8 <printf@plt+0xa3d8>  // b.tcont
  40b904:	ldr	x9, [x19, #56]
  40b908:	ldr	x9, [x9, x22, lsl #3]
  40b90c:	ldr	x9, [x9, x23, lsl #3]
  40b910:	cmp	x9, x21
  40b914:	b.eq	40b8f8 <printf@plt+0xa3f8>  // b.none
  40b918:	mov	w0, #0x67e                 	// #1662
  40b91c:	mov	x1, x20
  40b920:	bl	40faf8 <printf@plt+0xe5f8>
  40b924:	ldr	w8, [x21, #44]
  40b928:	b	40b8f8 <printf@plt+0xa3f8>
  40b92c:	mov	x0, x19
  40b930:	bl	40b9fc <printf@plt+0xa4fc>
  40b934:	mov	x0, x19
  40b938:	bl	40bb48 <printf@plt+0xa648>
  40b93c:	mov	x0, x19
  40b940:	bl	40bc9c <printf@plt+0xa79c>
  40b944:	ldrb	w8, [x19, #120]
  40b948:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  40b94c:	tbnz	w8, #0, 40b968 <printf@plt+0xa468>
  40b950:	ldr	x3, [x20, #432]
  40b954:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40b958:	add	x0, x0, #0x7e7
  40b95c:	mov	w1, #0x10                  	// #16
  40b960:	mov	w2, #0x1                   	// #1
  40b964:	bl	401490 <fwrite@plt>
  40b968:	ldr	x3, [x20, #432]
  40b96c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40b970:	add	x0, x0, #0x7f8
  40b974:	mov	w1, #0x39                  	// #57
  40b978:	mov	w2, #0x1                   	// #1
  40b97c:	bl	401490 <fwrite@plt>
  40b980:	ldrb	w8, [x19, #120]
  40b984:	tbnz	w8, #0, 40b9a0 <printf@plt+0xa4a0>
  40b988:	ldr	x3, [x20, #432]
  40b98c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40b990:	add	x0, x0, #0x836
  40b994:	mov	w1, #0x4                   	// #4
  40b998:	mov	w2, #0x1                   	// #1
  40b99c:	bl	401490 <fwrite@plt>
  40b9a0:	mov	x0, x19
  40b9a4:	bl	40c0c4 <printf@plt+0xabc4>
  40b9a8:	mov	x0, x19
  40b9ac:	bl	40c67c <printf@plt+0xb17c>
  40b9b0:	mov	x0, x19
  40b9b4:	bl	40c784 <printf@plt+0xb284>
  40b9b8:	ldr	w8, [x19]
  40b9bc:	cmp	w8, #0x1
  40b9c0:	b.lt	40b9e4 <printf@plt+0xa4e4>  // b.tstop
  40b9c4:	mov	w20, wzr
  40b9c8:	mov	x0, x19
  40b9cc:	mov	w1, w20
  40b9d0:	bl	40c8f0 <printf@plt+0xb3f0>
  40b9d4:	ldr	w8, [x19]
  40b9d8:	add	w20, w20, #0x1
  40b9dc:	cmp	w20, w8
  40b9e0:	b.lt	40b9c8 <printf@plt+0xa4c8>  // b.tstop
  40b9e4:	mov	x0, x19
  40b9e8:	ldp	x20, x19, [sp, #48]
  40b9ec:	ldp	x22, x21, [sp, #32]
  40b9f0:	ldr	x23, [sp, #16]
  40b9f4:	ldp	x29, x30, [sp], #64
  40b9f8:	b	40d4e8 <printf@plt+0xbfe8>
  40b9fc:	sub	sp, sp, #0x30
  40ba00:	stp	x29, x30, [sp, #16]
  40ba04:	stp	x20, x19, [sp, #32]
  40ba08:	add	x29, sp, #0x10
  40ba0c:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  40ba10:	ldr	x3, [x20, #432]
  40ba14:	mov	x19, x0
  40ba18:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40ba1c:	add	x0, x0, #0x832
  40ba20:	mov	w1, #0x13                  	// #19
  40ba24:	mov	w2, #0x1                   	// #1
  40ba28:	bl	401490 <fwrite@plt>
  40ba2c:	ldr	w0, [x19, #8]
  40ba30:	cmp	w0, #0x1
  40ba34:	b.lt	40bb10 <printf@plt+0xa610>  // b.tstop
  40ba38:	mov	x8, sp
  40ba3c:	bl	412458 <_ZdlPvm@@Base+0xc64>
  40ba40:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ba44:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40ba48:	add	x2, x2, #0x1d0
  40ba4c:	add	x0, x0, #0x846
  40ba50:	mov	x1, sp
  40ba54:	mov	x3, x2
  40ba58:	mov	x4, x2
  40ba5c:	mov	x5, x2
  40ba60:	bl	405ff4 <printf@plt+0x4af4>
  40ba64:	mov	x0, sp
  40ba68:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ba6c:	ldrb	w8, [x19, #120]
  40ba70:	tbnz	w8, #0, 40ba8c <printf@plt+0xa58c>
  40ba74:	ldr	x3, [x20, #432]
  40ba78:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40ba7c:	add	x0, x0, #0x864
  40ba80:	mov	w1, #0x12                  	// #18
  40ba84:	mov	w2, #0x1                   	// #1
  40ba88:	bl	401490 <fwrite@plt>
  40ba8c:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  40ba90:	ldr	w8, [x8, #452]
  40ba94:	cbz	w8, 40bab0 <printf@plt+0xa5b0>
  40ba98:	ldr	x3, [x20, #432]
  40ba9c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40baa0:	add	x0, x0, #0x877
  40baa4:	mov	w1, #0xa                   	// #10
  40baa8:	mov	w2, #0x1                   	// #1
  40baac:	bl	401490 <fwrite@plt>
  40bab0:	ldr	x3, [x20, #432]
  40bab4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40bab8:	add	x0, x0, #0x882
  40babc:	mov	w1, #0x2ea                 	// #746
  40bac0:	mov	w2, #0x1                   	// #1
  40bac4:	bl	401490 <fwrite@plt>
  40bac8:	ldrb	w8, [x19, #120]
  40bacc:	tbnz	w8, #5, 40bae8 <printf@plt+0xa5e8>
  40bad0:	ldr	x3, [x20, #432]
  40bad4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40bad8:	add	x0, x0, #0xb6d
  40badc:	mov	w1, #0x374                 	// #884
  40bae0:	mov	w2, #0x1                   	// #1
  40bae4:	bl	401490 <fwrite@plt>
  40bae8:	ldr	x3, [x20, #432]
  40baec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40baf0:	add	x0, x0, #0xee2
  40baf4:	mov	w1, #0xe                   	// #14
  40baf8:	mov	w2, #0x1                   	// #1
  40bafc:	bl	401490 <fwrite@plt>
  40bb00:	ldp	x20, x19, [sp, #32]
  40bb04:	ldp	x29, x30, [sp, #16]
  40bb08:	add	sp, sp, #0x30
  40bb0c:	ret
  40bb10:	ldr	x3, [x20, #432]
  40bb14:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40bb18:	add	x0, x0, #0x853
  40bb1c:	mov	w1, #0x10                  	// #16
  40bb20:	mov	w2, #0x1                   	// #1
  40bb24:	bl	401490 <fwrite@plt>
  40bb28:	ldrb	w8, [x19, #120]
  40bb2c:	tbz	w8, #0, 40ba74 <printf@plt+0xa574>
  40bb30:	b	40ba8c <printf@plt+0xa58c>
  40bb34:	mov	x19, x0
  40bb38:	mov	x0, sp
  40bb3c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40bb40:	mov	x0, x19
  40bb44:	bl	4014a0 <_Unwind_Resume@plt>
  40bb48:	stp	x29, x30, [sp, #-96]!
  40bb4c:	str	x27, [sp, #16]
  40bb50:	stp	x26, x25, [sp, #32]
  40bb54:	stp	x24, x23, [sp, #48]
  40bb58:	stp	x22, x21, [sp, #64]
  40bb5c:	stp	x20, x19, [sp, #80]
  40bb60:	mov	x29, sp
  40bb64:	ldrsw	x20, [x0]
  40bb68:	mov	x19, x0
  40bb6c:	mov	x0, x20
  40bb70:	bl	401230 <_Znam@plt>
  40bb74:	cmp	w20, #0x1
  40bb78:	str	x0, [x19, #72]
  40bb7c:	b.lt	40bc80 <printf@plt+0xa780>  // b.tstop
  40bb80:	adrp	x20, 414000 <_ZdlPvm@@Base+0x280c>
  40bb84:	adrp	x25, 413000 <_ZdlPvm@@Base+0x180c>
  40bb88:	mov	x22, xzr
  40bb8c:	mov	w23, #0x1                   	// #1
  40bb90:	mov	w24, #0x2                   	// #2
  40bb94:	add	x20, x20, #0x176
  40bb98:	add	x25, x25, #0x10e
  40bb9c:	b	40bbbc <printf@plt+0xa6bc>
  40bba0:	cbz	w27, 40bc60 <printf@plt+0xa760>
  40bba4:	ldr	x8, [x19, #72]
  40bba8:	strb	w24, [x8, x22]
  40bbac:	ldrsw	x8, [x19]
  40bbb0:	add	x22, x22, #0x1
  40bbb4:	cmp	x22, x8
  40bbb8:	b.ge	40bc80 <printf@plt+0xa780>  // b.tcont
  40bbbc:	ldr	w8, [x19, #4]
  40bbc0:	cmp	w8, #0x1
  40bbc4:	b.lt	40bc50 <printf@plt+0xa750>  // b.tstop
  40bbc8:	mov	w9, wzr
  40bbcc:	mov	w27, wzr
  40bbd0:	mov	w26, wzr
  40bbd4:	b	40bbf8 <printf@plt+0xa6f8>
  40bbd8:	mov	w0, #0x6b2                 	// #1714
  40bbdc:	mov	x1, x20
  40bbe0:	bl	40faf8 <printf@plt+0xe5f8>
  40bbe4:	ldr	w9, [x21, #44]
  40bbe8:	ldr	w8, [x19, #4]
  40bbec:	add	w9, w9, #0x1
  40bbf0:	cmp	w9, w8
  40bbf4:	b.ge	40bba0 <printf@plt+0xa6a0>  // b.tcont
  40bbf8:	ldr	x10, [x19, #56]
  40bbfc:	ldr	x10, [x10, x22, lsl #3]
  40bc00:	ldr	x21, [x10, w9, sxtw #3]
  40bc04:	cbz	x21, 40bbec <printf@plt+0xa6ec>
  40bc08:	ldp	w8, w9, [x21, #32]
  40bc0c:	cmp	w8, w9
  40bc10:	b.ne	40bbe4 <printf@plt+0xa6e4>  // b.any
  40bc14:	ldr	x8, [x21]
  40bc18:	mov	x0, x21
  40bc1c:	ldr	x8, [x8, #80]
  40bc20:	blr	x8
  40bc24:	add	w8, w0, #0x1
  40bc28:	cmp	w8, #0x3
  40bc2c:	b.hi	40bbd8 <printf@plt+0xa6d8>  // b.pmore
  40bc30:	adr	x9, 40bbe4 <printf@plt+0xa6e4>
  40bc34:	ldrb	w10, [x25, x8]
  40bc38:	add	x9, x9, x10, lsl #2
  40bc3c:	br	x9
  40bc40:	mov	w26, #0x1                   	// #1
  40bc44:	b	40bbe4 <printf@plt+0xa6e4>
  40bc48:	mov	w27, #0x1                   	// #1
  40bc4c:	b	40bbe4 <printf@plt+0xa6e4>
  40bc50:	ldr	x8, [x19, #72]
  40bc54:	add	x8, x8, x22
  40bc58:	strb	wzr, [x8]
  40bc5c:	b	40bbac <printf@plt+0xa6ac>
  40bc60:	ldr	x8, [x19, #72]
  40bc64:	add	x8, x8, x22
  40bc68:	cbz	w26, 40bc58 <printf@plt+0xa758>
  40bc6c:	strb	w23, [x8]
  40bc70:	b	40bbac <printf@plt+0xa6ac>
  40bc74:	ldr	x8, [x19, #72]
  40bc78:	strb	wzr, [x8, x22]
  40bc7c:	b	40bbac <printf@plt+0xa6ac>
  40bc80:	ldp	x20, x19, [sp, #80]
  40bc84:	ldp	x22, x21, [sp, #64]
  40bc88:	ldp	x24, x23, [sp, #48]
  40bc8c:	ldp	x26, x25, [sp, #32]
  40bc90:	ldr	x27, [sp, #16]
  40bc94:	ldp	x29, x30, [sp], #96
  40bc98:	ret
  40bc9c:	sub	sp, sp, #0x60
  40bca0:	stp	x29, x30, [sp, #16]
  40bca4:	str	x25, [sp, #32]
  40bca8:	stp	x24, x23, [sp, #48]
  40bcac:	stp	x22, x21, [sp, #64]
  40bcb0:	stp	x20, x19, [sp, #80]
  40bcb4:	add	x29, sp, #0x10
  40bcb8:	mov	x19, x0
  40bcbc:	bl	40e114 <printf@plt+0xcc14>
  40bcc0:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  40bcc4:	ldr	x3, [x8, #432]
  40bcc8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40bccc:	add	x0, x0, #0x2ff
  40bcd0:	mov	w1, #0xc                   	// #12
  40bcd4:	mov	w2, #0x1                   	// #1
  40bcd8:	bl	401490 <fwrite@plt>
  40bcdc:	ldr	w8, [x19, #4]
  40bce0:	cmp	w8, #0x1
  40bce4:	b.lt	40bd8c <printf@plt+0xa88c>  // b.tstop
  40bce8:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40bcec:	adrp	x22, 414000 <_ZdlPvm@@Base+0x280c>
  40bcf0:	adrp	x23, 415000 <_ZdlPvm@@Base+0x380c>
  40bcf4:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40bcf8:	mov	x25, xzr
  40bcfc:	mov	x20, xzr
  40bd00:	add	x21, x21, #0x248
  40bd04:	add	x22, x22, #0xf0f
  40bd08:	add	x23, x23, #0x30c
  40bd0c:	add	x24, x24, #0x1d0
  40bd10:	b	40bd30 <printf@plt+0xa830>
  40bd14:	mov	x0, sp
  40bd18:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40bd1c:	ldrsw	x8, [x19, #4]
  40bd20:	add	x20, x20, #0x1
  40bd24:	add	x25, x25, #0x10
  40bd28:	cmp	x20, x8
  40bd2c:	b.ge	40bd8c <printf@plt+0xa88c>  // b.tcont
  40bd30:	mov	w0, w20
  40bd34:	mov	w1, w20
  40bd38:	bl	40d738 <printf@plt+0xc238>
  40bd3c:	ldr	x8, [x19, #80]
  40bd40:	add	x8, x8, x25
  40bd44:	ldr	w8, [x8, #8]
  40bd48:	cbz	w8, 40bd1c <printf@plt+0xa81c>
  40bd4c:	mov	x0, x21
  40bd50:	mov	x1, x22
  40bd54:	mov	w2, w20
  40bd58:	bl	401340 <sprintf@plt>
  40bd5c:	mov	x0, sp
  40bd60:	mov	x1, x21
  40bd64:	bl	411884 <_ZdlPvm@@Base+0x90>
  40bd68:	ldr	x8, [x19, #80]
  40bd6c:	add	x2, x8, x25
  40bd70:	mov	x1, sp
  40bd74:	mov	x0, x23
  40bd78:	mov	x3, x24
  40bd7c:	mov	x4, x24
  40bd80:	mov	x5, x24
  40bd84:	bl	405ff4 <printf@plt+0x4af4>
  40bd88:	b	40bd14 <printf@plt+0xa814>
  40bd8c:	ldr	x20, [x19, #32]
  40bd90:	cbz	x20, 40bda4 <printf@plt+0xa8a4>
  40bd94:	ldp	w0, w1, [x20, #8]
  40bd98:	bl	40d738 <printf@plt+0xc238>
  40bd9c:	ldr	x20, [x20]
  40bda0:	cbnz	x20, 40bd94 <printf@plt+0xa894>
  40bda4:	ldr	x20, [x19, #40]
  40bda8:	cbnz	x20, 40bea0 <printf@plt+0xa9a0>
  40bdac:	ldr	w8, [x19, #4]
  40bdb0:	cmp	w8, #0x1
  40bdb4:	b.lt	40bdd8 <printf@plt+0xa8d8>  // b.tstop
  40bdb8:	mov	w20, wzr
  40bdbc:	mov	w0, w20
  40bdc0:	mov	w1, w20
  40bdc4:	bl	40d92c <printf@plt+0xc42c>
  40bdc8:	ldr	w8, [x19, #4]
  40bdcc:	add	w20, w20, #0x1
  40bdd0:	cmp	w20, w8
  40bdd4:	b.lt	40bdbc <printf@plt+0xa8bc>  // b.tstop
  40bdd8:	ldr	x20, [x19, #32]
  40bddc:	cbz	x20, 40bdf0 <printf@plt+0xa8f0>
  40bde0:	ldp	w0, w1, [x20, #8]
  40bde4:	bl	40d92c <printf@plt+0xc42c>
  40bde8:	ldr	x20, [x20]
  40bdec:	cbnz	x20, 40bde0 <printf@plt+0xa8e0>
  40bdf0:	mov	x0, x19
  40bdf4:	bl	40ed30 <printf@plt+0xd830>
  40bdf8:	ldr	x20, [x19, #32]
  40bdfc:	cbz	x20, 40be14 <printf@plt+0xa914>
  40be00:	ldp	w1, w2, [x20, #8]
  40be04:	mov	x0, x19
  40be08:	bl	40db20 <printf@plt+0xc620>
  40be0c:	ldr	x20, [x20]
  40be10:	cbnz	x20, 40be00 <printf@plt+0xa900>
  40be14:	ldrb	w8, [x19, #120]
  40be18:	tst	w8, #0x1c
  40be1c:	b.eq	40bf78 <printf@plt+0xaa78>  // b.none
  40be20:	movi	v0.2s, #0x1
  40be24:	str	d0, [x19, #104]
  40be28:	ldp	w8, w9, [x19, #104]
  40be2c:	ldrsw	x11, [x19, #4]
  40be30:	add	w8, w9, w8
  40be34:	cmp	w11, #0x1
  40be38:	str	w8, [x19, #112]
  40be3c:	b.le	40be64 <printf@plt+0xa964>
  40be40:	ldr	x10, [x19, #88]
  40be44:	mov	x9, xzr
  40be48:	sub	x11, x11, #0x1
  40be4c:	ldr	w12, [x10, x9, lsl #2]
  40be50:	add	x9, x9, #0x1
  40be54:	cmp	x9, x11
  40be58:	add	w8, w12, w8
  40be5c:	str	w8, [x19, #112]
  40be60:	b.lt	40be4c <printf@plt+0xa94c>  // b.tstop
  40be64:	ldr	x20, [x19, #32]
  40be68:	cbz	x20, 40be84 <printf@plt+0xa984>
  40be6c:	ldp	w1, w2, [x20, #8]
  40be70:	mov	x0, x19
  40be74:	mov	w3, wzr
  40be78:	bl	40defc <printf@plt+0xc9fc>
  40be7c:	ldr	x20, [x20]
  40be80:	cbnz	x20, 40be6c <printf@plt+0xa96c>
  40be84:	ldr	x20, [x19, #40]
  40be88:	cbz	x20, 40bfc0 <printf@plt+0xaac0>
  40be8c:	mov	w22, wzr
  40be90:	mov	w21, wzr
  40be94:	b	40bed0 <printf@plt+0xa9d0>
  40be98:	ldr	x20, [x20, #8]
  40be9c:	cbz	x20, 40bdac <printf@plt+0xa8ac>
  40bea0:	ldr	x8, [x20, #56]
  40bea4:	ldrb	w8, [x8, #44]
  40bea8:	cbnz	w8, 40be98 <printf@plt+0xa998>
  40beac:	ldr	x8, [x20]
  40beb0:	mov	x0, x20
  40beb4:	ldr	x8, [x8, #24]
  40beb8:	blr	x8
  40bebc:	b	40be98 <printf@plt+0xa998>
  40bec0:	cmp	w11, #0x0
  40bec4:	cset	w22, ne  // ne = any
  40bec8:	ldr	x20, [x20, #8]
  40becc:	cbz	x20, 40bf38 <printf@plt+0xaa38>
  40bed0:	ldr	w1, [x19, #4]
  40bed4:	ldrb	w8, [x19, #120]
  40bed8:	ldr	x2, [x19, #80]
  40bedc:	tbnz	w8, #1, 40bee8 <printf@plt+0xa9e8>
  40bee0:	mov	x3, xzr
  40bee4:	b	40beec <printf@plt+0xa9ec>
  40bee8:	ldr	x3, [x19, #88]
  40beec:	ldr	x8, [x20]
  40bef0:	mov	x0, x20
  40bef4:	mov	w4, wzr
  40bef8:	ldr	x8, [x8, #16]
  40befc:	blr	x8
  40bf00:	cbz	w0, 40bec8 <printf@plt+0xa9c8>
  40bf04:	ldpsw	x9, x8, [x20, #40]
  40bf08:	cmp	w8, w9
  40bf0c:	csinc	w21, w21, wzr, le
  40bf10:	cmp	w9, w8
  40bf14:	b.gt	40bec8 <printf@plt+0xa9c8>
  40bf18:	cbnz	w22, 40bec8 <printf@plt+0xa9c8>
  40bf1c:	ldr	x10, [x19, #96]
  40bf20:	ldrb	w11, [x10, x9]
  40bf24:	cmp	x9, x8
  40bf28:	b.ge	40bec0 <printf@plt+0xa9c0>  // b.tcont
  40bf2c:	add	x9, x9, #0x1
  40bf30:	cbz	w11, 40bf20 <printf@plt+0xaa20>
  40bf34:	b	40bec0 <printf@plt+0xa9c0>
  40bf38:	cbz	w22, 40bf44 <printf@plt+0xaa44>
  40bf3c:	mov	x0, x19
  40bf40:	bl	40ed30 <printf@plt+0xd830>
  40bf44:	cbz	w21, 40bf64 <printf@plt+0xaa64>
  40bf48:	ldr	x20, [x19, #32]
  40bf4c:	cbz	x20, 40bf64 <printf@plt+0xaa64>
  40bf50:	ldp	w1, w2, [x20, #8]
  40bf54:	mov	x0, x19
  40bf58:	bl	40db20 <printf@plt+0xc620>
  40bf5c:	ldr	x20, [x20]
  40bf60:	cbnz	x20, 40bf50 <printf@plt+0xaa50>
  40bf64:	mov	x0, x19
  40bf68:	bl	40e23c <printf@plt+0xcd3c>
  40bf6c:	ldrb	w8, [x19, #120]
  40bf70:	tbnz	w8, #1, 40bfd4 <printf@plt+0xaad4>
  40bf74:	b	40c008 <printf@plt+0xab08>
  40bf78:	ldr	w8, [x19]
  40bf7c:	cmp	w8, #0x1
  40bf80:	b.lt	40be28 <printf@plt+0xa928>  // b.tstop
  40bf84:	ldr	x9, [x19, #64]
  40bf88:	ldrsw	x10, [x19, #4]
  40bf8c:	mov	w11, #0x1                   	// #1
  40bf90:	b	40bfa0 <printf@plt+0xaaa0>
  40bf94:	subs	x8, x8, #0x1
  40bf98:	add	x9, x9, #0x8
  40bf9c:	b.eq	40be28 <printf@plt+0xa928>  // b.none
  40bfa0:	ldr	x12, [x9]
  40bfa4:	ldrb	w13, [x12]
  40bfa8:	cbz	w13, 40bfb0 <printf@plt+0xaab0>
  40bfac:	str	w11, [x19, #104]
  40bfb0:	ldrb	w12, [x12, x10]
  40bfb4:	cbz	w12, 40bf94 <printf@plt+0xaa94>
  40bfb8:	str	w11, [x19, #108]
  40bfbc:	b	40bf94 <printf@plt+0xaa94>
  40bfc0:	mov	w21, wzr
  40bfc4:	mov	x0, x19
  40bfc8:	bl	40e23c <printf@plt+0xcd3c>
  40bfcc:	ldrb	w8, [x19, #120]
  40bfd0:	tbz	w8, #1, 40c008 <printf@plt+0xab08>
  40bfd4:	ldr	w8, [x19, #112]
  40bfd8:	cbz	w8, 40c008 <printf@plt+0xab08>
  40bfdc:	mov	x0, x19
  40bfe0:	bl	40e634 <printf@plt+0xd134>
  40bfe4:	ldr	x20, [x19, #32]
  40bfe8:	cbz	x20, 40c050 <printf@plt+0xab50>
  40bfec:	ldp	w1, w2, [x20, #8]
  40bff0:	mov	x0, x19
  40bff4:	mov	w3, wzr
  40bff8:	bl	40defc <printf@plt+0xc9fc>
  40bffc:	ldr	x20, [x20]
  40c000:	cbnz	x20, 40bfec <printf@plt+0xaaec>
  40c004:	b	40c050 <printf@plt+0xab50>
  40c008:	ldr	x20, [x19, #32]
  40c00c:	cbz	x20, 40c028 <printf@plt+0xab28>
  40c010:	ldp	w1, w2, [x20, #8]
  40c014:	mov	w3, #0x1                   	// #1
  40c018:	mov	x0, x19
  40c01c:	bl	40defc <printf@plt+0xc9fc>
  40c020:	ldr	x20, [x20]
  40c024:	cbnz	x20, 40c010 <printf@plt+0xab10>
  40c028:	ldr	x20, [x19, #40]
  40c02c:	cbnz	x20, 40c07c <printf@plt+0xab7c>
  40c030:	cbz	w21, 40c050 <printf@plt+0xab50>
  40c034:	ldr	x20, [x19, #32]
  40c038:	cbz	x20, 40c050 <printf@plt+0xab50>
  40c03c:	ldp	w1, w2, [x20, #8]
  40c040:	mov	x0, x19
  40c044:	bl	40db20 <printf@plt+0xc620>
  40c048:	ldr	x20, [x20]
  40c04c:	cbnz	x20, 40c03c <printf@plt+0xab3c>
  40c050:	mov	x0, x19
  40c054:	bl	40e834 <printf@plt+0xd334>
  40c058:	ldp	x20, x19, [sp, #80]
  40c05c:	ldp	x22, x21, [sp, #64]
  40c060:	ldp	x24, x23, [sp, #48]
  40c064:	ldr	x25, [sp, #32]
  40c068:	ldp	x29, x30, [sp, #16]
  40c06c:	add	sp, sp, #0x60
  40c070:	ret
  40c074:	ldr	x20, [x20, #8]
  40c078:	cbz	x20, 40c030 <printf@plt+0xab30>
  40c07c:	ldr	x8, [x20]
  40c080:	ldr	w1, [x19, #4]
  40c084:	ldr	x2, [x19, #80]
  40c088:	mov	w4, #0x1                   	// #1
  40c08c:	ldr	x8, [x8, #16]
  40c090:	mov	x0, x20
  40c094:	mov	x3, xzr
  40c098:	blr	x8
  40c09c:	cbz	w0, 40c074 <printf@plt+0xab74>
  40c0a0:	ldp	w9, w8, [x20, #40]
  40c0a4:	cmp	w8, w9
  40c0a8:	csinc	w21, w21, wzr, le
  40c0ac:	b	40c074 <printf@plt+0xab74>
  40c0b0:	mov	x19, x0
  40c0b4:	mov	x0, sp
  40c0b8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40c0bc:	mov	x0, x19
  40c0c0:	bl	4014a0 <_Unwind_Resume@plt>
  40c0c4:	stp	x29, x30, [sp, #-80]!
  40c0c8:	str	x25, [sp, #16]
  40c0cc:	stp	x24, x23, [sp, #32]
  40c0d0:	stp	x22, x21, [sp, #48]
  40c0d4:	stp	x20, x19, [sp, #64]
  40c0d8:	mov	x29, sp
  40c0dc:	ldr	w8, [x0, #120]
  40c0e0:	mov	x19, x0
  40c0e4:	tbz	w8, #3, 40c264 <printf@plt+0xad64>
  40c0e8:	ldr	w9, [x19, #4]
  40c0ec:	cmp	w9, #0x2
  40c0f0:	b.lt	40c264 <printf@plt+0xad64>  // b.tstop
  40c0f4:	adrp	x21, 414000 <_ZdlPvm@@Base+0x280c>
  40c0f8:	mov	w20, #0x1                   	// #1
  40c0fc:	add	x21, x21, #0x176
  40c100:	b	40c114 <printf@plt+0xac14>
  40c104:	ldrsw	x8, [x19, #4]
  40c108:	add	x20, x20, #0x1
  40c10c:	cmp	x20, x8
  40c110:	b.ge	40c260 <printf@plt+0xad60>  // b.tcont
  40c114:	mov	w22, wzr
  40c118:	b	40c138 <printf@plt+0xac38>
  40c11c:	sub	w2, w23, #0x1
  40c120:	mov	x0, x19
  40c124:	mov	w1, w22
  40c128:	mov	w3, w20
  40c12c:	mov	w4, wzr
  40c130:	bl	40f56c <printf@plt+0xe06c>
  40c134:	mov	w22, w23
  40c138:	ldr	w8, [x19]
  40c13c:	cmp	w22, w8
  40c140:	b.ge	40c1cc <printf@plt+0xaccc>  // b.tcont
  40c144:	sxtw	x22, w22
  40c148:	tbnz	x22, #63, 40c158 <printf@plt+0xac58>
  40c14c:	ldrsw	x8, [x19, #4]
  40c150:	cmp	x20, x8
  40c154:	b.le	40c168 <printf@plt+0xac68>
  40c158:	mov	w0, #0xa84                 	// #2692
  40c15c:	mov	x1, x21
  40c160:	bl	40faf8 <printf@plt+0xe5f8>
  40c164:	ldr	w8, [x19, #4]
  40c168:	cmp	x20, w8, uxtw
  40c16c:	b.eq	40c1c8 <printf@plt+0xacc8>  // b.none
  40c170:	ldr	x8, [x19, #56]
  40c174:	ldr	x8, [x8, x22, lsl #3]
  40c178:	ldr	x0, [x8, x20, lsl #3]
  40c17c:	cbz	x0, 40c1c8 <printf@plt+0xacc8>
  40c180:	ldr	w8, [x0, #40]
  40c184:	cmp	x20, x8
  40c188:	b.eq	40c1c8 <printf@plt+0xacc8>  // b.none
  40c18c:	ldr	x8, [x0]
  40c190:	ldr	x8, [x8, #64]
  40c194:	blr	x8
  40c198:	cbnz	x0, 40c1c8 <printf@plt+0xacc8>
  40c19c:	ldr	x8, [x19, #56]
  40c1a0:	ldr	x8, [x8, x22, lsl #3]
  40c1a4:	ldr	x0, [x8, x20, lsl #3]
  40c1a8:	ldr	x8, [x0]
  40c1ac:	ldr	x8, [x8, #56]
  40c1b0:	blr	x8
  40c1b4:	cbnz	x0, 40c1c8 <printf@plt+0xacc8>
  40c1b8:	ldrsw	x8, [x19]
  40c1bc:	add	x22, x22, #0x1
  40c1c0:	cmp	x22, x8
  40c1c4:	b.lt	40c148 <printf@plt+0xac48>  // b.tstop
  40c1c8:	ldr	w8, [x19]
  40c1cc:	cmp	w22, w8
  40c1d0:	b.ge	40c104 <printf@plt+0xac04>  // b.tcont
  40c1d4:	sxtw	x23, w22
  40c1d8:	b	40c1ec <printf@plt+0xacec>
  40c1dc:	ldrsw	x8, [x19]
  40c1e0:	add	x23, x23, #0x1
  40c1e4:	cmp	x23, x8
  40c1e8:	b.ge	40c11c <printf@plt+0xac1c>  // b.tcont
  40c1ec:	tbnz	x23, #63, 40c1fc <printf@plt+0xacfc>
  40c1f0:	ldrsw	x8, [x19, #4]
  40c1f4:	cmp	x20, x8
  40c1f8:	b.le	40c20c <printf@plt+0xad0c>
  40c1fc:	mov	w0, #0xa84                 	// #2692
  40c200:	mov	x1, x21
  40c204:	bl	40faf8 <printf@plt+0xe5f8>
  40c208:	ldr	w8, [x19, #4]
  40c20c:	cmp	x20, w8, uxtw
  40c210:	b.eq	40c1dc <printf@plt+0xacdc>  // b.none
  40c214:	ldr	x8, [x19, #56]
  40c218:	ldr	x8, [x8, x23, lsl #3]
  40c21c:	ldr	x0, [x8, x20, lsl #3]
  40c220:	cbz	x0, 40c1dc <printf@plt+0xacdc>
  40c224:	ldr	w8, [x0, #40]
  40c228:	cmp	x20, x8
  40c22c:	b.eq	40c1dc <printf@plt+0xacdc>  // b.none
  40c230:	ldr	x8, [x0]
  40c234:	ldr	x8, [x8, #64]
  40c238:	blr	x8
  40c23c:	cbnz	x0, 40c1dc <printf@plt+0xacdc>
  40c240:	ldr	x8, [x19, #56]
  40c244:	ldr	x8, [x8, x23, lsl #3]
  40c248:	ldr	x0, [x8, x20, lsl #3]
  40c24c:	ldr	x8, [x0]
  40c250:	ldr	x8, [x8, #56]
  40c254:	blr	x8
  40c258:	cbnz	x0, 40c1dc <printf@plt+0xacdc>
  40c25c:	b	40c11c <printf@plt+0xac1c>
  40c260:	ldr	w8, [x19, #120]
  40c264:	tst	w8, #0x1c
  40c268:	b.eq	40c2a0 <printf@plt+0xada0>  // b.none
  40c26c:	ldr	w8, [x19]
  40c270:	mov	x0, x19
  40c274:	mov	w1, wzr
  40c278:	mov	w3, wzr
  40c27c:	sub	w2, w8, #0x1
  40c280:	mov	w4, wzr
  40c284:	bl	40f56c <printf@plt+0xe06c>
  40c288:	ldp	w8, w3, [x19]
  40c28c:	mov	x0, x19
  40c290:	mov	w1, wzr
  40c294:	mov	w4, wzr
  40c298:	sub	w2, w8, #0x1
  40c29c:	bl	40f56c <printf@plt+0xe06c>
  40c2a0:	ldr	w9, [x19]
  40c2a4:	cmp	w9, #0x1
  40c2a8:	b.lt	40c584 <printf@plt+0xb084>  // b.tstop
  40c2ac:	ldr	w8, [x19, #4]
  40c2b0:	adrp	x20, 414000 <_ZdlPvm@@Base+0x280c>
  40c2b4:	mov	x21, xzr
  40c2b8:	add	x20, x20, #0x176
  40c2bc:	b	40c2d0 <printf@plt+0xadd0>
  40c2c0:	ldr	w9, [x19]
  40c2c4:	cmp	x24, w9, sxtw
  40c2c8:	mov	x21, x24
  40c2cc:	b.ge	40c584 <printf@plt+0xb084>  // b.tcont
  40c2d0:	add	x24, x21, #0x1
  40c2d4:	tbnz	w8, #31, 40c2c4 <printf@plt+0xadc4>
  40c2d8:	mov	x22, xzr
  40c2dc:	b	40c31c <printf@plt+0xae1c>
  40c2e0:	mov	w23, wzr
  40c2e4:	ldr	x8, [x19, #64]
  40c2e8:	mov	x0, x19
  40c2ec:	mov	w1, w23
  40c2f0:	mov	w2, w21
  40c2f4:	ldr	x8, [x8, x21, lsl #3]
  40c2f8:	mov	w3, w22
  40c2fc:	ldrb	w8, [x8, x22]
  40c300:	cmp	w8, #0x1
  40c304:	cset	w4, hi  // hi = pmore
  40c308:	bl	40f56c <printf@plt+0xe06c>
  40c30c:	ldrsw	x8, [x19, #4]
  40c310:	cmp	x22, x8
  40c314:	add	x22, x22, #0x1
  40c318:	b.ge	40c2c0 <printf@plt+0xadc0>  // b.tcont
  40c31c:	ldr	x8, [x19, #64]
  40c320:	ldr	x8, [x8, x21, lsl #3]
  40c324:	ldrb	w8, [x8, x22]
  40c328:	cbz	w8, 40c30c <printf@plt+0xae0c>
  40c32c:	ldrsw	x8, [x19]
  40c330:	cmp	x21, x8
  40c334:	b.lt	40c344 <printf@plt+0xae44>  // b.tstop
  40c338:	mov	w0, #0xa84                 	// #2692
  40c33c:	mov	x1, x20
  40c340:	bl	40faf8 <printf@plt+0xe5f8>
  40c344:	cbz	x22, 40c39c <printf@plt+0xae9c>
  40c348:	ldr	w8, [x19, #4]
  40c34c:	cmp	x22, x8
  40c350:	b.eq	40c39c <printf@plt+0xae9c>  // b.none
  40c354:	ldr	x8, [x19, #56]
  40c358:	ldr	x8, [x8, x21, lsl #3]
  40c35c:	ldr	x0, [x8, x22, lsl #3]
  40c360:	cbz	x0, 40c39c <printf@plt+0xae9c>
  40c364:	ldr	w8, [x0, #40]
  40c368:	cmp	x22, x8
  40c36c:	b.eq	40c39c <printf@plt+0xae9c>  // b.none
  40c370:	ldr	x8, [x0]
  40c374:	ldr	x8, [x8, #64]
  40c378:	blr	x8
  40c37c:	cbnz	x0, 40c39c <printf@plt+0xae9c>
  40c380:	ldr	x8, [x19, #56]
  40c384:	ldr	x8, [x8, x21, lsl #3]
  40c388:	ldr	x0, [x8, x22, lsl #3]
  40c38c:	ldr	x8, [x0]
  40c390:	ldr	x8, [x8, #56]
  40c394:	blr	x8
  40c398:	cbz	x0, 40c30c <printf@plt+0xae0c>
  40c39c:	ldrsw	x8, [x19]
  40c3a0:	sub	w9, w8, #0x1
  40c3a4:	cmp	x21, x9
  40c3a8:	b.eq	40c448 <printf@plt+0xaf48>  // b.none
  40c3ac:	ldr	x9, [x19, #64]
  40c3b0:	ldr	x10, [x9, x24, lsl #3]
  40c3b4:	ldr	x9, [x9, x21, lsl #3]
  40c3b8:	ldrb	w10, [x10, x22]
  40c3bc:	ldrb	w9, [x9, x22]
  40c3c0:	cmp	w10, w9
  40c3c4:	b.ne	40c448 <printf@plt+0xaf48>  // b.any
  40c3c8:	cmp	x24, x8
  40c3cc:	b.ge	40c3dc <printf@plt+0xaedc>  // b.tcont
  40c3d0:	ldrsw	x8, [x19, #4]
  40c3d4:	cmp	x22, x8
  40c3d8:	b.le	40c3e8 <printf@plt+0xaee8>
  40c3dc:	mov	w0, #0xa84                 	// #2692
  40c3e0:	mov	x1, x20
  40c3e4:	bl	40faf8 <printf@plt+0xe5f8>
  40c3e8:	cbz	x22, 40c30c <printf@plt+0xae0c>
  40c3ec:	ldr	w8, [x19, #4]
  40c3f0:	cmp	x22, x8
  40c3f4:	b.eq	40c30c <printf@plt+0xae0c>  // b.none
  40c3f8:	ldr	x8, [x19, #56]
  40c3fc:	ldr	x8, [x8, x24, lsl #3]
  40c400:	ldr	x0, [x8, x22, lsl #3]
  40c404:	cbz	x0, 40c30c <printf@plt+0xae0c>
  40c408:	ldr	w8, [x0, #40]
  40c40c:	cmp	x22, x8
  40c410:	b.eq	40c30c <printf@plt+0xae0c>  // b.none
  40c414:	ldr	x8, [x0]
  40c418:	ldr	x8, [x8, #64]
  40c41c:	blr	x8
  40c420:	cbnz	x0, 40c30c <printf@plt+0xae0c>
  40c424:	ldr	x8, [x19, #56]
  40c428:	ldr	x8, [x8, x24, lsl #3]
  40c42c:	ldr	x0, [x8, x22, lsl #3]
  40c430:	ldr	x8, [x0]
  40c434:	ldr	x8, [x8, #56]
  40c438:	blr	x8
  40c43c:	mov	x25, x21
  40c440:	cbnz	x0, 40c30c <printf@plt+0xae0c>
  40c444:	b	40c450 <printf@plt+0xaf50>
  40c448:	mov	x25, x21
  40c44c:	cbz	x22, 40c524 <printf@plt+0xb024>
  40c450:	mov	x23, x25
  40c454:	subs	x25, x25, #0x1
  40c458:	b.lt	40c2e0 <printf@plt+0xade0>  // b.tstop
  40c45c:	ldr	x8, [x19, #64]
  40c460:	add	x9, x8, x23, lsl #3
  40c464:	ldur	x9, [x9, #-8]
  40c468:	ldr	x8, [x8, x21, lsl #3]
  40c46c:	ldrb	w9, [x9, x22]
  40c470:	ldrb	w8, [x8, x22]
  40c474:	cmp	w9, w8
  40c478:	b.ne	40c2e4 <printf@plt+0xade4>  // b.any
  40c47c:	ldrsw	x8, [x19]
  40c480:	cmp	x23, x8
  40c484:	b.gt	40c4a0 <printf@plt+0xafa0>
  40c488:	ldrsw	x8, [x19, #4]
  40c48c:	cmp	x22, x8
  40c490:	b.gt	40c4a0 <printf@plt+0xafa0>
  40c494:	cmp	x22, w8, uxtw
  40c498:	b.eq	40c4e8 <printf@plt+0xafe8>  // b.none
  40c49c:	b	40c4b8 <printf@plt+0xafb8>
  40c4a0:	mov	w0, #0xa84                 	// #2692
  40c4a4:	mov	x1, x20
  40c4a8:	bl	40faf8 <printf@plt+0xe5f8>
  40c4ac:	ldr	w8, [x19, #4]
  40c4b0:	cmp	x22, w8, uxtw
  40c4b4:	b.eq	40c4e8 <printf@plt+0xafe8>  // b.none
  40c4b8:	ldr	x8, [x19, #56]
  40c4bc:	add	x8, x8, x23, lsl #3
  40c4c0:	ldur	x8, [x8, #-8]
  40c4c4:	ldr	x0, [x8, x22, lsl #3]
  40c4c8:	cbz	x0, 40c4e8 <printf@plt+0xafe8>
  40c4cc:	ldr	w8, [x0, #40]
  40c4d0:	cmp	x22, x8
  40c4d4:	b.eq	40c4e8 <printf@plt+0xafe8>  // b.none
  40c4d8:	ldr	x8, [x0]
  40c4dc:	ldr	x8, [x8, #64]
  40c4e0:	blr	x8
  40c4e4:	cbz	x0, 40c4f4 <printf@plt+0xaff4>
  40c4e8:	mov	w8, wzr
  40c4ec:	cbz	w8, 40c450 <printf@plt+0xaf50>
  40c4f0:	b	40c51c <printf@plt+0xb01c>
  40c4f4:	ldr	x8, [x19, #56]
  40c4f8:	add	x8, x8, x23, lsl #3
  40c4fc:	ldur	x8, [x8, #-8]
  40c500:	ldr	x0, [x8, x22, lsl #3]
  40c504:	ldr	x8, [x0]
  40c508:	ldr	x8, [x8, #56]
  40c50c:	blr	x8
  40c510:	cmp	x0, #0x0
  40c514:	cset	w8, eq  // eq = none
  40c518:	cbz	w8, 40c450 <printf@plt+0xaf50>
  40c51c:	add	w23, w25, #0x1
  40c520:	b	40c2e4 <printf@plt+0xade4>
  40c524:	cbz	x21, 40c2e0 <printf@plt+0xade0>
  40c528:	mov	x23, x21
  40c52c:	b	40c548 <printf@plt+0xb048>
  40c530:	mov	w0, #0xa84                 	// #2692
  40c534:	mov	x1, x20
  40c538:	bl	40faf8 <printf@plt+0xe5f8>
  40c53c:	add	x8, x23, #0x1
  40c540:	cmp	x8, #0x1
  40c544:	b.le	40c2e0 <printf@plt+0xade0>
  40c548:	ldr	x8, [x19, #64]
  40c54c:	add	x9, x8, x23, lsl #3
  40c550:	ldur	x9, [x9, #-8]
  40c554:	ldr	x8, [x8, x21, lsl #3]
  40c558:	ldrb	w9, [x9]
  40c55c:	ldrb	w8, [x8]
  40c560:	cmp	w9, w8
  40c564:	b.ne	40c2e4 <printf@plt+0xade4>  // b.any
  40c568:	ldrsw	x8, [x19]
  40c56c:	cmp	x23, x8
  40c570:	sub	x23, x23, #0x1
  40c574:	b.gt	40c530 <printf@plt+0xb030>
  40c578:	ldr	w8, [x19, #4]
  40c57c:	tbz	w8, #31, 40c53c <printf@plt+0xb03c>
  40c580:	b	40c530 <printf@plt+0xb030>
  40c584:	ldr	x20, [x19, #16]
  40c588:	cbnz	x20, 40c5ac <printf@plt+0xb0ac>
  40c58c:	ldp	x20, x19, [sp, #64]
  40c590:	ldp	x22, x21, [sp, #48]
  40c594:	ldp	x24, x23, [sp, #32]
  40c598:	ldr	x25, [sp, #16]
  40c59c:	ldp	x29, x30, [sp], #80
  40c5a0:	ret
  40c5a4:	ldr	x20, [x20]
  40c5a8:	cbz	x20, 40c58c <printf@plt+0xb08c>
  40c5ac:	ldrb	w8, [x20, #20]
  40c5b0:	cbz	w8, 40c5a4 <printf@plt+0xb0a4>
  40c5b4:	ldp	w21, w8, [x20, #8]
  40c5b8:	sxtw	x21, w21
  40c5bc:	cmp	w21, w8
  40c5c0:	b.le	40c5f0 <printf@plt+0xb0f0>
  40c5c4:	b	40c5a4 <printf@plt+0xb0a4>
  40c5c8:	ldr	w8, [x20, #12]
  40c5cc:	cmp	w21, w8
  40c5d0:	cset	w1, eq  // eq = none
  40c5d4:	ldr	x8, [x0]
  40c5d8:	ldr	x8, [x8, #96]
  40c5dc:	blr	x8
  40c5e0:	ldrsw	x8, [x20, #12]
  40c5e4:	cmp	x21, x8
  40c5e8:	add	x21, x21, #0x1
  40c5ec:	b.ge	40c5a4 <printf@plt+0xb0a4>  // b.tcont
  40c5f0:	ldr	w9, [x20, #16]
  40c5f4:	subs	w10, w9, #0x1
  40c5f8:	b.lt	40c640 <printf@plt+0xb140>  // b.tstop
  40c5fc:	ldr	x11, [x19, #56]
  40c600:	ldr	x11, [x11, x21, lsl #3]
  40c604:	ldr	x0, [x11, w10, sxtw #3]
  40c608:	cbz	x0, 40c640 <printf@plt+0xb140>
  40c60c:	ldr	w11, [x0, #44]
  40c610:	cmp	w11, w10
  40c614:	b.ne	40c640 <printf@plt+0xb140>  // b.any
  40c618:	ldr	w9, [x20, #8]
  40c61c:	ldr	x10, [x0]
  40c620:	cmp	w21, w9
  40c624:	ldr	x9, [x10, #88]
  40c628:	cset	w10, eq  // eq = none
  40c62c:	cmp	w21, w8
  40c630:	cset	w8, eq  // eq = none
  40c634:	orr	w1, w8, w10
  40c638:	blr	x9
  40c63c:	ldr	w9, [x20, #16]
  40c640:	ldr	w8, [x19, #4]
  40c644:	cmp	w9, w8
  40c648:	b.ge	40c5e0 <printf@plt+0xb0e0>  // b.tcont
  40c64c:	ldr	x8, [x19, #56]
  40c650:	ldr	x8, [x8, x21, lsl #3]
  40c654:	ldr	x0, [x8, w9, sxtw #3]
  40c658:	cbz	x0, 40c5e0 <printf@plt+0xb0e0>
  40c65c:	ldr	w8, [x0, #40]
  40c660:	cmp	w8, w9
  40c664:	b.ne	40c5e0 <printf@plt+0xb0e0>  // b.any
  40c668:	ldr	w8, [x20, #8]
  40c66c:	cmp	w21, w8
  40c670:	b.ne	40c5c8 <printf@plt+0xb0c8>  // b.any
  40c674:	mov	w1, #0x1                   	// #1
  40c678:	b	40c5d4 <printf@plt+0xb0d4>
  40c67c:	stp	x29, x30, [sp, #-48]!
  40c680:	str	x21, [sp, #16]
  40c684:	stp	x20, x19, [sp, #32]
  40c688:	mov	x29, sp
  40c68c:	adrp	x21, 429000 <_Znam@GLIBCXX_3.4>
  40c690:	ldr	x3, [x21, #432]
  40c694:	mov	x19, x0
  40c698:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c69c:	add	x0, x0, #0x427
  40c6a0:	mov	w1, #0x4a                  	// #74
  40c6a4:	mov	w2, #0x1                   	// #1
  40c6a8:	bl	401490 <fwrite@plt>
  40c6ac:	ldrb	w8, [x19, #120]
  40c6b0:	tst	w8, #0x1c
  40c6b4:	b.eq	40c6f4 <printf@plt+0xb1f4>  // b.none
  40c6b8:	ldr	x3, [x21, #432]
  40c6bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c6c0:	add	x0, x0, #0x472
  40c6c4:	mov	w1, #0x18                  	// #24
  40c6c8:	mov	w2, #0x1                   	// #1
  40c6cc:	bl	401490 <fwrite@plt>
  40c6d0:	mov	x0, x19
  40c6d4:	mov	w1, wzr
  40c6d8:	bl	4093e4 <printf@plt+0x7ee4>
  40c6dc:	ldr	x3, [x21, #432]
  40c6e0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c6e4:	add	x0, x0, #0x836
  40c6e8:	mov	w1, #0x4                   	// #4
  40c6ec:	mov	w2, #0x1                   	// #1
  40c6f0:	bl	401490 <fwrite@plt>
  40c6f4:	ldr	x3, [x21, #432]
  40c6f8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c6fc:	add	x0, x0, #0x48b
  40c700:	mov	w1, #0xf                   	// #15
  40c704:	mov	w2, #0x1                   	// #1
  40c708:	bl	401490 <fwrite@plt>
  40c70c:	ldr	x20, [x19, #16]
  40c710:	cbz	x20, 40c728 <printf@plt+0xb228>
  40c714:	mov	x0, x20
  40c718:	mov	x1, x19
  40c71c:	bl	409b64 <printf@plt+0x8664>
  40c720:	ldr	x20, [x20]
  40c724:	cbnz	x20, 40c714 <printf@plt+0xb214>
  40c728:	ldrb	w8, [x19, #120]
  40c72c:	tbz	w8, #4, 40c748 <printf@plt+0xb248>
  40c730:	ldr	x3, [x21, #432]
  40c734:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c738:	add	x0, x0, #0x49b
  40c73c:	mov	w1, #0xe6                  	// #230
  40c740:	mov	w2, #0x1                   	// #1
  40c744:	bl	401490 <fwrite@plt>
  40c748:	ldr	x3, [x21, #432]
  40c74c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c750:	add	x0, x0, #0x582
  40c754:	mov	w1, #0xd                   	// #13
  40c758:	mov	w2, #0x1                   	// #1
  40c75c:	bl	401490 <fwrite@plt>
  40c760:	ldr	x3, [x21, #432]
  40c764:	ldp	x20, x19, [sp, #32]
  40c768:	ldr	x21, [sp, #16]
  40c76c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c770:	add	x0, x0, #0x590
  40c774:	mov	w1, #0x52                  	// #82
  40c778:	mov	w2, #0x1                   	// #1
  40c77c:	ldp	x29, x30, [sp], #48
  40c780:	b	401490 <fwrite@plt>
  40c784:	sub	sp, sp, #0x50
  40c788:	stp	x29, x30, [sp, #32]
  40c78c:	stp	x22, x21, [sp, #48]
  40c790:	stp	x20, x19, [sp, #64]
  40c794:	add	x29, sp, #0x20
  40c798:	adrp	x22, 429000 <_Znam@GLIBCXX_3.4>
  40c79c:	ldr	x3, [x22, #432]
  40c7a0:	mov	x19, x0
  40c7a4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c7a8:	add	x0, x0, #0x711
  40c7ac:	mov	w1, #0x7                   	// #7
  40c7b0:	mov	w2, #0x1                   	// #1
  40c7b4:	bl	401490 <fwrite@plt>
  40c7b8:	ldr	w8, [x19, #120]
  40c7bc:	tbnz	w8, #5, 40c7e4 <printf@plt+0xb2e4>
  40c7c0:	and	w9, w8, #0x1c
  40c7c4:	cbz	w9, 40c7e4 <printf@plt+0xb2e4>
  40c7c8:	ldr	x3, [x22, #432]
  40c7cc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c7d0:	add	x0, x0, #0x719
  40c7d4:	mov	w1, #0x8                   	// #8
  40c7d8:	mov	w2, #0x1                   	// #1
  40c7dc:	bl	401490 <fwrite@plt>
  40c7e0:	ldr	w8, [x19, #120]
  40c7e4:	tbnz	w8, #4, 40c80c <printf@plt+0xb30c>
  40c7e8:	tst	w8, #0xc
  40c7ec:	b.eq	40c8b8 <printf@plt+0xb3b8>  // b.none
  40c7f0:	mov	x0, x19
  40c7f4:	ldp	x20, x19, [sp, #64]
  40c7f8:	ldp	x22, x21, [sp, #48]
  40c7fc:	ldp	x29, x30, [sp, #32]
  40c800:	mov	w1, wzr
  40c804:	add	sp, sp, #0x50
  40c808:	b	4093e4 <printf@plt+0x7ee4>
  40c80c:	ldr	x3, [x22, #432]
  40c810:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c814:	add	x0, x0, #0x722
  40c818:	mov	w1, #0x65                  	// #101
  40c81c:	mov	w2, #0x1                   	// #1
  40c820:	bl	401490 <fwrite@plt>
  40c824:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40c828:	adrp	x21, 414000 <_ZdlPvm@@Base+0x280c>
  40c82c:	add	x20, x20, #0x22c
  40c830:	add	x21, x21, #0xf40
  40c834:	mov	x0, x20
  40c838:	mov	x1, x21
  40c83c:	mov	w2, wzr
  40c840:	bl	401340 <sprintf@plt>
  40c844:	add	x0, sp, #0x10
  40c848:	mov	x1, x20
  40c84c:	bl	411884 <_ZdlPvm@@Base+0x90>
  40c850:	ldr	w2, [x19, #4]
  40c854:	mov	x0, x20
  40c858:	mov	x1, x21
  40c85c:	bl	401340 <sprintf@plt>
  40c860:	mov	x0, sp
  40c864:	mov	x1, x20
  40c868:	bl	411884 <_ZdlPvm@@Base+0x90>
  40c86c:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40c870:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c874:	add	x3, x3, #0x1d0
  40c878:	add	x0, x0, #0x788
  40c87c:	add	x1, sp, #0x10
  40c880:	mov	x2, sp
  40c884:	mov	x4, x3
  40c888:	mov	x5, x3
  40c88c:	bl	405ff4 <printf@plt+0x4af4>
  40c890:	mov	x0, sp
  40c894:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40c898:	add	x0, sp, #0x10
  40c89c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40c8a0:	ldr	x3, [x22, #432]
  40c8a4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c8a8:	add	x0, x0, #0x3e3
  40c8ac:	mov	w1, #0x11                  	// #17
  40c8b0:	mov	w2, #0x1                   	// #1
  40c8b4:	bl	401490 <fwrite@plt>
  40c8b8:	ldp	x20, x19, [sp, #64]
  40c8bc:	ldp	x22, x21, [sp, #48]
  40c8c0:	ldp	x29, x30, [sp, #32]
  40c8c4:	add	sp, sp, #0x50
  40c8c8:	ret
  40c8cc:	mov	x19, x0
  40c8d0:	mov	x0, sp
  40c8d4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40c8d8:	b	40c8e0 <printf@plt+0xb3e0>
  40c8dc:	mov	x19, x0
  40c8e0:	add	x0, sp, #0x10
  40c8e4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40c8e8:	mov	x0, x19
  40c8ec:	bl	4014a0 <_Unwind_Resume@plt>
  40c8f0:	sub	sp, sp, #0x80
  40c8f4:	stp	x29, x30, [sp, #32]
  40c8f8:	stp	x28, x27, [sp, #48]
  40c8fc:	stp	x26, x25, [sp, #64]
  40c900:	stp	x24, x23, [sp, #80]
  40c904:	stp	x22, x21, [sp, #96]
  40c908:	stp	x20, x19, [sp, #112]
  40c90c:	add	x29, sp, #0x20
  40c910:	ldrb	w8, [x0, #120]
  40c914:	mov	w19, w1
  40c918:	mov	x20, x0
  40c91c:	adrp	x25, 429000 <_Znam@GLIBCXX_3.4>
  40c920:	tbnz	w8, #5, 40c97c <printf@plt+0xb47c>
  40c924:	tbnz	w19, #31, 40c934 <printf@plt+0xb434>
  40c928:	ldr	w8, [x20]
  40c92c:	cmp	w8, w19
  40c930:	b.gt	40c944 <printf@plt+0xb444>
  40c934:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40c938:	add	x1, x1, #0x176
  40c93c:	mov	w0, #0xa8e                 	// #2702
  40c940:	bl	40faf8 <printf@plt+0xe5f8>
  40c944:	ldr	w8, [x20, #4]
  40c948:	cmp	w8, #0x1
  40c94c:	b.lt	40c988 <printf@plt+0xb488>  // b.tstop
  40c950:	ldr	x9, [x20, #56]
  40c954:	ldr	x9, [x9, w19, sxtw #3]
  40c958:	b	40c968 <printf@plt+0xb468>
  40c95c:	subs	x8, x8, #0x1
  40c960:	add	x9, x9, #0x8
  40c964:	b.eq	40c988 <printf@plt+0xb488>  // b.none
  40c968:	ldr	x10, [x9]
  40c96c:	cbz	x10, 40c95c <printf@plt+0xb45c>
  40c970:	ldr	w10, [x10, #32]
  40c974:	cmp	w10, w19
  40c978:	b.eq	40c95c <printf@plt+0xb45c>  // b.none
  40c97c:	ldr	x21, [x20, #24]
  40c980:	cbnz	x21, 40c9a8 <printf@plt+0xb4a8>
  40c984:	b	40c9bc <printf@plt+0xb4bc>
  40c988:	ldr	x3, [x25, #432]
  40c98c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c990:	add	x0, x0, #0x5e3
  40c994:	mov	w1, #0x7                   	// #7
  40c998:	mov	w2, #0x1                   	// #1
  40c99c:	bl	401490 <fwrite@plt>
  40c9a0:	ldr	x21, [x20, #24]
  40c9a4:	cbz	x21, 40c9bc <printf@plt+0xb4bc>
  40c9a8:	ldr	w8, [x21, #16]
  40c9ac:	cmp	w8, w19
  40c9b0:	b.ge	40ca50 <printf@plt+0xb550>  // b.tcont
  40c9b4:	ldr	x21, [x21, #8]
  40c9b8:	cbnz	x21, 40c9a8 <printf@plt+0xb4a8>
  40c9bc:	ldr	x8, [x20, #72]
  40c9c0:	ldrb	w8, [x8, w19, sxtw]
  40c9c4:	cbnz	w8, 40ca1c <printf@plt+0xb51c>
  40c9c8:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40c9cc:	add	x22, x22, #0x23a
  40c9d0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40c9d4:	add	x1, x1, #0xf46
  40c9d8:	mov	x0, x22
  40c9dc:	mov	w2, w19
  40c9e0:	bl	401340 <sprintf@plt>
  40c9e4:	add	x0, sp, #0x10
  40c9e8:	mov	x1, x22
  40c9ec:	bl	411884 <_ZdlPvm@@Base+0x90>
  40c9f0:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40c9f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40c9f8:	add	x2, x2, #0x1d0
  40c9fc:	add	x0, x0, #0x5eb
  40ca00:	add	x1, sp, #0x10
  40ca04:	mov	x3, x2
  40ca08:	mov	x4, x2
  40ca0c:	mov	x5, x2
  40ca10:	bl	405ff4 <printf@plt+0x4af4>
  40ca14:	add	x0, sp, #0x10
  40ca18:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ca1c:	mov	w24, wzr
  40ca20:	cbz	x21, 40ca48 <printf@plt+0xb548>
  40ca24:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ca28:	adrp	x23, 414000 <_ZdlPvm@@Base+0x280c>
  40ca2c:	adrp	x26, 415000 <_ZdlPvm@@Base+0x380c>
  40ca30:	adrp	x25, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ca34:	add	x22, x22, #0x23a
  40ca38:	add	x23, x23, #0xf46
  40ca3c:	add	x26, x26, #0x5eb
  40ca40:	add	x25, x25, #0x1d0
  40ca44:	b	40caac <printf@plt+0xb5ac>
  40ca48:	str	wzr, [sp, #12]
  40ca4c:	b	40cb5c <printf@plt+0xb65c>
  40ca50:	mov	x22, x21
  40ca54:	b	40ca60 <printf@plt+0xb560>
  40ca58:	ldr	x22, [x22, #8]
  40ca5c:	cbz	x22, 40c9bc <printf@plt+0xb4bc>
  40ca60:	ldr	w8, [x22, #16]
  40ca64:	cmp	w8, w19
  40ca68:	b.ne	40c9bc <printf@plt+0xb4bc>  // b.any
  40ca6c:	ldrb	w8, [x22, #20]
  40ca70:	cbnz	w8, 40ca58 <printf@plt+0xb558>
  40ca74:	ldr	x8, [x22]
  40ca78:	mov	x0, x22
  40ca7c:	ldr	x8, [x8, #24]
  40ca80:	blr	x8
  40ca84:	cbnz	w0, 40ca1c <printf@plt+0xb51c>
  40ca88:	ldr	x8, [x22]
  40ca8c:	mov	x0, x22
  40ca90:	ldr	x8, [x8, #32]
  40ca94:	blr	x8
  40ca98:	cbz	w0, 40ca58 <printf@plt+0xb558>
  40ca9c:	b	40ca1c <printf@plt+0xb51c>
  40caa0:	mov	w24, wzr
  40caa4:	ldr	x21, [x21, #8]
  40caa8:	cbz	x21, 40cb54 <printf@plt+0xb654>
  40caac:	ldr	w8, [x21, #16]
  40cab0:	cmp	w8, w19
  40cab4:	b.ne	40cb48 <printf@plt+0xb648>  // b.any
  40cab8:	ldrb	w8, [x21, #20]
  40cabc:	cbnz	w8, 40caa4 <printf@plt+0xb5a4>
  40cac0:	ldr	x8, [x21]
  40cac4:	mov	x0, x21
  40cac8:	mov	x1, x20
  40cacc:	ldr	x8, [x8]
  40cad0:	blr	x8
  40cad4:	cbnz	w24, 40caa4 <printf@plt+0xb5a4>
  40cad8:	ldr	x8, [x21]
  40cadc:	mov	x0, x21
  40cae0:	ldr	x8, [x8, #24]
  40cae4:	blr	x8
  40cae8:	cbnz	w0, 40cb00 <printf@plt+0xb600>
  40caec:	ldr	x8, [x21]
  40caf0:	mov	x0, x21
  40caf4:	ldr	x8, [x8, #32]
  40caf8:	blr	x8
  40cafc:	cbz	w0, 40caa0 <printf@plt+0xb5a0>
  40cb00:	mov	x0, x22
  40cb04:	mov	x1, x23
  40cb08:	mov	w2, w19
  40cb0c:	bl	401340 <sprintf@plt>
  40cb10:	add	x0, sp, #0x10
  40cb14:	mov	x1, x22
  40cb18:	bl	411884 <_ZdlPvm@@Base+0x90>
  40cb1c:	add	x1, sp, #0x10
  40cb20:	mov	x0, x26
  40cb24:	mov	x2, x25
  40cb28:	mov	x3, x25
  40cb2c:	mov	x4, x25
  40cb30:	mov	x5, x25
  40cb34:	bl	405ff4 <printf@plt+0x4af4>
  40cb38:	add	x0, sp, #0x10
  40cb3c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40cb40:	mov	w24, #0x1                   	// #1
  40cb44:	b	40caa4 <printf@plt+0xb5a4>
  40cb48:	mov	w8, #0x1                   	// #1
  40cb4c:	str	w8, [sp, #12]
  40cb50:	b	40cb58 <printf@plt+0xb658>
  40cb54:	str	wzr, [sp, #12]
  40cb58:	adrp	x25, 429000 <_Znam@GLIBCXX_3.4>
  40cb5c:	add	x8, sp, #0x10
  40cb60:	mov	w0, w19
  40cb64:	bl	412458 <_ZdlPvm@@Base+0xc64>
  40cb68:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40cb6c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40cb70:	add	x2, x2, #0x1d0
  40cb74:	add	x0, x0, #0x5f5
  40cb78:	add	x1, sp, #0x10
  40cb7c:	mov	x3, x2
  40cb80:	mov	x4, x2
  40cb84:	mov	x5, x2
  40cb88:	bl	405ff4 <printf@plt+0x4af4>
  40cb8c:	add	x0, sp, #0x10
  40cb90:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40cb94:	cbnz	w24, 40cbf8 <printf@plt+0xb6f8>
  40cb98:	ldr	x8, [x20, #72]
  40cb9c:	ldrb	w8, [x8, w19, sxtw]
  40cba0:	cbz	w8, 40cbf8 <printf@plt+0xb6f8>
  40cba4:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40cba8:	add	x22, x22, #0x23a
  40cbac:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40cbb0:	add	x1, x1, #0xf46
  40cbb4:	mov	x0, x22
  40cbb8:	mov	w2, w19
  40cbbc:	bl	401340 <sprintf@plt>
  40cbc0:	add	x0, sp, #0x10
  40cbc4:	mov	x1, x22
  40cbc8:	bl	411884 <_ZdlPvm@@Base+0x90>
  40cbcc:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40cbd0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40cbd4:	add	x2, x2, #0x1d0
  40cbd8:	add	x0, x0, #0x5eb
  40cbdc:	add	x1, sp, #0x10
  40cbe0:	mov	x3, x2
  40cbe4:	mov	x4, x2
  40cbe8:	mov	x5, x2
  40cbec:	bl	405ff4 <printf@plt+0x4af4>
  40cbf0:	add	x0, sp, #0x10
  40cbf4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40cbf8:	ldrb	w8, [x20, #120]
  40cbfc:	tbnz	w8, #5, 40cc74 <printf@plt+0xb774>
  40cc00:	tbnz	w19, #31, 40cc10 <printf@plt+0xb710>
  40cc04:	ldr	w8, [x20]
  40cc08:	cmp	w8, w19
  40cc0c:	b.gt	40cc20 <printf@plt+0xb720>
  40cc10:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40cc14:	add	x1, x1, #0x176
  40cc18:	mov	w0, #0xa8e                 	// #2702
  40cc1c:	bl	40faf8 <printf@plt+0xe5f8>
  40cc20:	ldr	w8, [x20, #4]
  40cc24:	cmp	w8, #0x1
  40cc28:	b.lt	40cc5c <printf@plt+0xb75c>  // b.tstop
  40cc2c:	ldr	x9, [x20, #56]
  40cc30:	ldr	x9, [x9, w19, sxtw #3]
  40cc34:	b	40cc44 <printf@plt+0xb744>
  40cc38:	subs	x8, x8, #0x1
  40cc3c:	add	x9, x9, #0x8
  40cc40:	b.eq	40cc5c <printf@plt+0xb75c>  // b.none
  40cc44:	ldr	x10, [x9]
  40cc48:	cbz	x10, 40cc38 <printf@plt+0xb738>
  40cc4c:	ldr	w10, [x10, #32]
  40cc50:	cmp	w10, w19
  40cc54:	b.eq	40cc38 <printf@plt+0xb738>  // b.none
  40cc58:	b	40cc74 <printf@plt+0xb774>
  40cc5c:	ldr	x3, [x25, #432]
  40cc60:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40cc64:	add	x0, x0, #0x5e3
  40cc68:	mov	w1, #0x7                   	// #7
  40cc6c:	mov	w2, #0x1                   	// #1
  40cc70:	bl	401490 <fwrite@plt>
  40cc74:	ldr	x3, [x25, #432]
  40cc78:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40cc7c:	add	x0, x0, #0x60d
  40cc80:	mov	w1, #0x1a                  	// #26
  40cc84:	mov	w2, #0x1                   	// #1
  40cc88:	bl	401490 <fwrite@plt>
  40cc8c:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40cc90:	add	x22, x22, #0x202
  40cc94:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40cc98:	add	x1, x1, #0xf2e
  40cc9c:	mov	x0, x22
  40cca0:	mov	w2, w19
  40cca4:	bl	401340 <sprintf@plt>
  40cca8:	add	x0, sp, #0x10
  40ccac:	mov	x1, x22
  40ccb0:	bl	411884 <_ZdlPvm@@Base+0x90>
  40ccb4:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ccb8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40ccbc:	add	x2, x2, #0x1d0
  40ccc0:	add	x0, x0, #0x628
  40ccc4:	add	x1, sp, #0x10
  40ccc8:	mov	x3, x2
  40cccc:	mov	x4, x2
  40ccd0:	mov	x5, x2
  40ccd4:	bl	405ff4 <printf@plt+0x4af4>
  40ccd8:	add	x0, sp, #0x10
  40ccdc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40cce0:	ldr	x3, [x25, #432]
  40cce4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40cce8:	add	x0, x0, #0x630
  40ccec:	mov	w1, #0x12                  	// #18
  40ccf0:	mov	w2, #0x1                   	// #1
  40ccf4:	bl	401490 <fwrite@plt>
  40ccf8:	ldr	w8, [x20, #4]
  40ccfc:	mov	w28, w19
  40cd00:	cmp	w8, #0x1
  40cd04:	b.lt	40cd74 <printf@plt+0xb874>  // b.tstop
  40cd08:	mov	w10, wzr
  40cd0c:	sxtw	x23, w19
  40cd10:	mov	w9, #0x1                   	// #1
  40cd14:	mov	w28, w19
  40cd18:	b	40cd2c <printf@plt+0xb82c>
  40cd1c:	ldr	w10, [x22, #44]
  40cd20:	add	w10, w10, #0x1
  40cd24:	cmp	w10, w8
  40cd28:	b.ge	40cd70 <printf@plt+0xb870>  // b.tcont
  40cd2c:	ldr	x11, [x20, #56]
  40cd30:	ldr	x11, [x11, x23, lsl #3]
  40cd34:	ldr	x22, [x11, w10, sxtw #3]
  40cd38:	cbz	x22, 40cd20 <printf@plt+0xb820>
  40cd3c:	ldr	w10, [x22, #36]
  40cd40:	cmp	w10, w19
  40cd44:	b.ne	40cd1c <printf@plt+0xb81c>  // b.any
  40cd48:	ldr	x8, [x22]
  40cd4c:	mov	x0, x22
  40cd50:	ldr	x8, [x8, #32]
  40cd54:	blr	x8
  40cd58:	ldr	w10, [x22, #32]
  40cd5c:	ldr	w8, [x20, #4]
  40cd60:	mov	w9, wzr
  40cd64:	cmp	w10, w28
  40cd68:	csel	w28, w10, w28, lt  // lt = tstop
  40cd6c:	b	40cd1c <printf@plt+0xb81c>
  40cd70:	cbz	w9, 40cd8c <printf@plt+0xb88c>
  40cd74:	ldr	x3, [x25, #432]
  40cd78:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40cd7c:	add	x0, x0, #0x643
  40cd80:	mov	w1, #0xd                   	// #13
  40cd84:	mov	w2, #0x1                   	// #1
  40cd88:	bl	401490 <fwrite@plt>
  40cd8c:	ldr	x8, [x20, #72]
  40cd90:	sxtw	x24, w19
  40cd94:	ldrb	w8, [x8, x24]
  40cd98:	cbz	w8, 40cf60 <printf@plt+0xba60>
  40cd9c:	ldr	x3, [x25, #432]
  40cda0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40cda4:	add	x0, x0, #0x651
  40cda8:	mov	w1, #0x6                   	// #6
  40cdac:	mov	w2, #0x1                   	// #1
  40cdb0:	bl	401490 <fwrite@plt>
  40cdb4:	ldr	x8, [x20, #72]
  40cdb8:	ldrb	w8, [x8, x24]
  40cdbc:	cmp	w8, #0x2
  40cdc0:	b.ne	40cddc <printf@plt+0xb8dc>  // b.any
  40cdc4:	ldr	x3, [x25, #432]
  40cdc8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40cdcc:	add	x0, x0, #0x416
  40cdd0:	mov	w1, #0x3                   	// #3
  40cdd4:	mov	w2, #0x1                   	// #1
  40cdd8:	bl	401490 <fwrite@plt>
  40cddc:	ldr	x3, [x25, #432]
  40cde0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40cde4:	add	x0, x0, #0x658
  40cde8:	mov	w1, #0x10                  	// #16
  40cdec:	mov	w2, #0x1                   	// #1
  40cdf0:	bl	401490 <fwrite@plt>
  40cdf4:	ldr	x3, [x25, #432]
  40cdf8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40cdfc:	add	x0, x0, #0x1b0
  40ce00:	mov	w1, #0x2                   	// #2
  40ce04:	mov	w2, #0x1                   	// #1
  40ce08:	bl	401490 <fwrite@plt>
  40ce0c:	ldr	x3, [x25, #432]
  40ce10:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40ce14:	add	x0, x0, #0x56a
  40ce18:	mov	w1, #0x7                   	// #7
  40ce1c:	mov	w2, #0x1                   	// #1
  40ce20:	bl	401490 <fwrite@plt>
  40ce24:	ldr	x8, [x20, #72]
  40ce28:	ldrb	w8, [x8, x24]
  40ce2c:	cmp	w8, #0x2
  40ce30:	b.ne	40ce4c <printf@plt+0xb94c>  // b.any
  40ce34:	ldr	x3, [x25, #432]
  40ce38:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40ce3c:	add	x0, x0, #0x44d
  40ce40:	mov	w1, #0x3                   	// #3
  40ce44:	mov	w2, #0x1                   	// #1
  40ce48:	bl	401490 <fwrite@plt>
  40ce4c:	ldr	x1, [x25, #432]
  40ce50:	mov	w0, #0x27                  	// #39
  40ce54:	bl	401390 <fputc@plt>
  40ce58:	ldr	w8, [x20, #4]
  40ce5c:	cmp	w8, #0x1
  40ce60:	b.lt	40cec0 <printf@plt+0xb9c0>  // b.tstop
  40ce64:	mov	w9, wzr
  40ce68:	b	40ce7c <printf@plt+0xb97c>
  40ce6c:	ldr	w9, [x22, #44]
  40ce70:	add	w9, w9, #0x1
  40ce74:	cmp	w9, w8
  40ce78:	b.ge	40cec0 <printf@plt+0xb9c0>  // b.tcont
  40ce7c:	ldr	x10, [x20, #56]
  40ce80:	ldr	x10, [x10, x24, lsl #3]
  40ce84:	ldr	x22, [x10, w9, sxtw #3]
  40ce88:	cbz	x22, 40ce70 <printf@plt+0xb970>
  40ce8c:	ldp	w10, w9, [x22, #32]
  40ce90:	cmp	w9, w10
  40ce94:	b.ne	40ce6c <printf@plt+0xb96c>  // b.any
  40ce98:	ldr	x8, [x22]
  40ce9c:	mov	x0, x22
  40cea0:	ldr	x8, [x8, #72]
  40cea4:	blr	x8
  40cea8:	ldr	x8, [x0]
  40ceac:	mov	w1, #0x1                   	// #1
  40ceb0:	ldr	x8, [x8, #112]
  40ceb4:	blr	x8
  40ceb8:	ldr	w8, [x20, #4]
  40cebc:	b	40ce6c <printf@plt+0xb96c>
  40cec0:	ldr	x1, [x25, #432]
  40cec4:	mov	w0, #0xa                   	// #10
  40cec8:	bl	401390 <fputc@plt>
  40cecc:	ldr	x3, [x25, #432]
  40ced0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40ced4:	add	x0, x0, #0x3ec
  40ced8:	mov	w1, #0x8                   	// #8
  40cedc:	mov	w2, #0x1                   	// #1
  40cee0:	bl	401490 <fwrite@plt>
  40cee4:	ldr	x3, [x25, #432]
  40cee8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40ceec:	add	x0, x0, #0x669
  40cef0:	mov	w1, #0x1a                  	// #26
  40cef4:	mov	w2, #0x1                   	// #1
  40cef8:	bl	401490 <fwrite@plt>
  40cefc:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40cf00:	add	x22, x22, #0x202
  40cf04:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40cf08:	add	x1, x1, #0xf2e
  40cf0c:	mov	x0, x22
  40cf10:	mov	w2, w19
  40cf14:	bl	401340 <sprintf@plt>
  40cf18:	add	x0, sp, #0x10
  40cf1c:	mov	x1, x22
  40cf20:	bl	411884 <_ZdlPvm@@Base+0x90>
  40cf24:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40cf28:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40cf2c:	add	x2, x2, #0x1d0
  40cf30:	add	x0, x0, #0x128
  40cf34:	add	x1, sp, #0x10
  40cf38:	mov	x3, x2
  40cf3c:	mov	x4, x2
  40cf40:	mov	x5, x2
  40cf44:	bl	405ff4 <printf@plt+0x4af4>
  40cf48:	add	x0, sp, #0x10
  40cf4c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40cf50:	ldr	x8, [x20, #72]
  40cf54:	ldrb	w8, [x8, x24]
  40cf58:	cmp	w8, #0x0
  40cf5c:	csetm	w8, ne  // ne = any
  40cf60:	add	w22, w8, w19
  40cf64:	cmp	w22, w28
  40cf68:	b.ge	40d1a4 <printf@plt+0xbca4>  // b.tcont
  40cf6c:	ldr	w8, [x20, #4]
  40cf70:	cmp	w8, #0x1
  40cf74:	b.lt	40d07c <printf@plt+0xbb7c>  // b.tstop
  40cf78:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40cf7c:	adrp	x25, 414000 <_ZdlPvm@@Base+0x280c>
  40cf80:	adrp	x26, 414000 <_ZdlPvm@@Base+0x280c>
  40cf84:	adrp	x27, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40cf88:	mov	w9, wzr
  40cf8c:	add	x22, x22, #0x202
  40cf90:	add	x25, x25, #0xf2e
  40cf94:	add	x26, x26, #0x128
  40cf98:	add	x27, x27, #0x1d0
  40cf9c:	adrp	x23, 429000 <_Znam@GLIBCXX_3.4>
  40cfa0:	b	40cfb8 <printf@plt+0xbab8>
  40cfa4:	ldr	w9, [x28, #44]
  40cfa8:	ldr	w8, [x20, #4]
  40cfac:	add	w9, w9, #0x1
  40cfb0:	cmp	w9, w8
  40cfb4:	b.ge	40d07c <printf@plt+0xbb7c>  // b.tcont
  40cfb8:	ldr	x10, [x20, #56]
  40cfbc:	ldr	x10, [x10, x24, lsl #3]
  40cfc0:	ldr	x28, [x10, w9, sxtw #3]
  40cfc4:	cbz	x28, 40cfac <printf@plt+0xbaac>
  40cfc8:	ldr	w8, [x28, #36]
  40cfcc:	cmp	w8, w19
  40cfd0:	b.ne	40cfa4 <printf@plt+0xbaa4>  // b.any
  40cfd4:	ldr	x8, [x28]
  40cfd8:	mov	x0, x28
  40cfdc:	ldr	x8, [x8, #72]
  40cfe0:	blr	x8
  40cfe4:	cbnz	x0, 40cfa4 <printf@plt+0xbaa4>
  40cfe8:	ldr	x3, [x23, #432]
  40cfec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40cff0:	mov	w1, #0x9                   	// #9
  40cff4:	mov	w2, #0x1                   	// #1
  40cff8:	add	x0, x0, #0x684
  40cffc:	bl	401490 <fwrite@plt>
  40d000:	ldr	x8, [x28]
  40d004:	mov	x0, x28
  40d008:	ldr	x8, [x8, #48]
  40d00c:	blr	x8
  40d010:	ldr	x8, [x28]
  40d014:	mov	x0, x28
  40d018:	ldr	x8, [x8, #40]
  40d01c:	blr	x8
  40d020:	ldr	x3, [x23, #432]
  40d024:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d028:	mov	w1, #0x1a                  	// #26
  40d02c:	mov	w2, #0x1                   	// #1
  40d030:	add	x0, x0, #0x669
  40d034:	bl	401490 <fwrite@plt>
  40d038:	mov	x0, x22
  40d03c:	mov	x1, x25
  40d040:	mov	w2, w19
  40d044:	bl	401340 <sprintf@plt>
  40d048:	add	x0, sp, #0x10
  40d04c:	mov	x1, x22
  40d050:	bl	411884 <_ZdlPvm@@Base+0x90>
  40d054:	add	x1, sp, #0x10
  40d058:	mov	x0, x26
  40d05c:	mov	x2, x27
  40d060:	mov	x3, x27
  40d064:	mov	x4, x27
  40d068:	mov	x5, x27
  40d06c:	bl	405ff4 <printf@plt+0x4af4>
  40d070:	add	x0, sp, #0x10
  40d074:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d078:	b	40cfa4 <printf@plt+0xbaa4>
  40d07c:	adrp	x25, 429000 <_Znam@GLIBCXX_3.4>
  40d080:	ldr	x3, [x25, #432]
  40d084:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d088:	add	x0, x0, #0x68e
  40d08c:	mov	w1, #0x38                  	// #56
  40d090:	mov	w2, #0x1                   	// #1
  40d094:	bl	401490 <fwrite@plt>
  40d098:	ldr	w8, [x20]
  40d09c:	sub	w8, w8, #0x1
  40d0a0:	cmp	w8, w19
  40d0a4:	b.eq	40d0dc <printf@plt+0xbbdc>  // b.none
  40d0a8:	ldrb	w9, [x20, #120]
  40d0ac:	tbz	w9, #3, 40d0dc <printf@plt+0xbbdc>
  40d0b0:	add	w1, w19, #0x1
  40d0b4:	mov	x0, x20
  40d0b8:	bl	4093e4 <printf@plt+0x7ee4>
  40d0bc:	ldr	x3, [x25, #432]
  40d0c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d0c4:	add	x0, x0, #0x6c7
  40d0c8:	mov	w1, #0x17                  	// #23
  40d0cc:	mov	w2, #0x1                   	// #1
  40d0d0:	bl	401490 <fwrite@plt>
  40d0d4:	ldr	w8, [x20]
  40d0d8:	sub	w8, w8, #0x1
  40d0dc:	cmp	w8, w19
  40d0e0:	b.eq	40d480 <printf@plt+0xbf80>  // b.none
  40d0e4:	ldr	w8, [sp, #12]
  40d0e8:	cbz	w8, 40d150 <printf@plt+0xbc50>
  40d0ec:	ldr	w8, [x21, #16]
  40d0f0:	add	w9, w19, #0x1
  40d0f4:	cmp	w8, w9
  40d0f8:	b.ne	40d150 <printf@plt+0xbc50>  // b.any
  40d0fc:	ldr	x8, [x21]
  40d100:	mov	x0, x21
  40d104:	ldr	x8, [x8, #24]
  40d108:	blr	x8
  40d10c:	cbnz	w0, 40d124 <printf@plt+0xbc24>
  40d110:	ldr	x8, [x21]
  40d114:	mov	x0, x21
  40d118:	ldr	x8, [x8, #32]
  40d11c:	blr	x8
  40d120:	cbz	w0, 40d150 <printf@plt+0xbc50>
  40d124:	ldr	x8, [x21]
  40d128:	mov	x0, x21
  40d12c:	mov	x1, x20
  40d130:	ldr	x8, [x8]
  40d134:	blr	x8
  40d138:	ldr	x3, [x25, #432]
  40d13c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d140:	add	x0, x0, #0x6c7
  40d144:	mov	w1, #0x17                  	// #23
  40d148:	mov	w2, #0x1                   	// #1
  40d14c:	bl	401490 <fwrite@plt>
  40d150:	ldr	x21, [x20, #16]
  40d154:	cbz	x21, 40d404 <printf@plt+0xbf04>
  40d158:	adrp	x22, 415000 <_ZdlPvm@@Base+0x380c>
  40d15c:	mov	w23, wzr
  40d160:	add	x22, x22, #0x639
  40d164:	b	40d178 <printf@plt+0xbc78>
  40d168:	mov	x0, x21
  40d16c:	bl	409f2c <printf@plt+0x8a2c>
  40d170:	ldr	x21, [x21]
  40d174:	cbz	x21, 40d3e8 <printf@plt+0xbee8>
  40d178:	ldr	w8, [x21, #12]
  40d17c:	cmp	w8, w19
  40d180:	b.ne	40d170 <printf@plt+0xbc70>  // b.any
  40d184:	cbnz	w23, 40d168 <printf@plt+0xbc68>
  40d188:	ldr	x3, [x25, #432]
  40d18c:	mov	w1, #0x9                   	// #9
  40d190:	mov	w2, #0x1                   	// #1
  40d194:	mov	x0, x22
  40d198:	mov	w23, #0x1                   	// #1
  40d19c:	bl	401490 <fwrite@plt>
  40d1a0:	b	40d168 <printf@plt+0xbc68>
  40d1a4:	adrp	x27, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d1a8:	add	x27, x27, #0x1d0
  40d1ac:	b	40d230 <printf@plt+0xbd30>
  40d1b0:	ldr	x1, [x26, #432]
  40d1b4:	mov	w0, #0xa                   	// #10
  40d1b8:	bl	4012b0 <putc@plt>
  40d1bc:	ldr	x3, [x26, #432]
  40d1c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d1c4:	mov	w1, #0x1a                  	// #26
  40d1c8:	mov	w2, #0x1                   	// #1
  40d1cc:	add	x0, x0, #0x669
  40d1d0:	bl	401490 <fwrite@plt>
  40d1d4:	adrp	x23, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d1d8:	add	x23, x23, #0x202
  40d1dc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d1e0:	mov	x0, x23
  40d1e4:	add	x1, x1, #0xf2e
  40d1e8:	mov	w2, w19
  40d1ec:	bl	401340 <sprintf@plt>
  40d1f0:	add	x0, sp, #0x10
  40d1f4:	mov	x1, x23
  40d1f8:	bl	411884 <_ZdlPvm@@Base+0x90>
  40d1fc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40d200:	add	x1, sp, #0x10
  40d204:	add	x0, x0, #0x128
  40d208:	mov	x2, x27
  40d20c:	mov	x3, x27
  40d210:	mov	x4, x27
  40d214:	mov	x5, x27
  40d218:	bl	405ff4 <printf@plt+0x4af4>
  40d21c:	add	x0, sp, #0x10
  40d220:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d224:	cmp	w22, w28
  40d228:	sub	w22, w22, #0x1
  40d22c:	b.le	40cf6c <printf@plt+0xba6c>
  40d230:	ldr	w8, [x20, #4]
  40d234:	cmp	w8, #0x1
  40d238:	b.lt	40d224 <printf@plt+0xbd24>  // b.tstop
  40d23c:	mov	x26, xzr
  40d240:	mov	w9, wzr
  40d244:	b	40d26c <printf@plt+0xbd6c>
  40d248:	ldr	x8, [x23]
  40d24c:	mov	x0, x23
  40d250:	ldr	x8, [x8, #104]
  40d254:	blr	x8
  40d258:	ldr	w9, [x25, #44]
  40d25c:	ldr	w8, [x20, #4]
  40d260:	add	w9, w9, #0x1
  40d264:	cmp	w9, w8
  40d268:	b.ge	40d2d4 <printf@plt+0xbdd4>  // b.tcont
  40d26c:	ldr	x10, [x20, #56]
  40d270:	ldr	x10, [x10, x24, lsl #3]
  40d274:	ldr	x25, [x10, w9, sxtw #3]
  40d278:	cbz	x25, 40d260 <printf@plt+0xbd60>
  40d27c:	ldr	w8, [x25, #36]
  40d280:	cmp	w8, w19
  40d284:	b.ne	40d258 <printf@plt+0xbd58>  // b.any
  40d288:	ldr	w8, [x25, #32]
  40d28c:	cmp	w8, w22
  40d290:	b.ne	40d258 <printf@plt+0xbd58>  // b.any
  40d294:	ldr	x8, [x25]
  40d298:	mov	x0, x25
  40d29c:	ldr	x8, [x8, #72]
  40d2a0:	blr	x8
  40d2a4:	cbz	x0, 40d258 <printf@plt+0xbd58>
  40d2a8:	mov	x23, x0
  40d2ac:	cbnz	x26, 40d248 <printf@plt+0xbd48>
  40d2b0:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  40d2b4:	ldr	x3, [x8, #432]
  40d2b8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40d2bc:	mov	w1, #0x3                   	// #3
  40d2c0:	mov	w2, #0x1                   	// #1
  40d2c4:	add	x0, x0, #0x190
  40d2c8:	bl	401490 <fwrite@plt>
  40d2cc:	mov	x26, x23
  40d2d0:	b	40d248 <printf@plt+0xbd48>
  40d2d4:	cbz	x26, 40d224 <printf@plt+0xbd24>
  40d2d8:	adrp	x23, 429000 <_Znam@GLIBCXX_3.4>
  40d2dc:	ldr	x1, [x23, #432]
  40d2e0:	mov	w0, #0xa                   	// #10
  40d2e4:	bl	4012b0 <putc@plt>
  40d2e8:	ldr	x8, [x26]
  40d2ec:	mov	x0, x26
  40d2f0:	ldr	x8, [x8, #48]
  40d2f4:	blr	x8
  40d2f8:	ldr	x0, [x26, #24]
  40d2fc:	ldr	w1, [x26, #16]
  40d300:	bl	405c94 <printf@plt+0x4794>
  40d304:	ldr	x3, [x23, #432]
  40d308:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40d30c:	mov	w1, #0x2                   	// #2
  40d310:	mov	w2, #0x1                   	// #1
  40d314:	add	x0, x0, #0x1b0
  40d318:	bl	401490 <fwrite@plt>
  40d31c:	ldr	x8, [x26]
  40d320:	mov	x0, x26
  40d324:	mov	w1, wzr
  40d328:	ldr	x8, [x8, #112]
  40d32c:	blr	x8
  40d330:	ldr	w8, [x26, #44]
  40d334:	mov	x26, x23
  40d338:	b	40d354 <printf@plt+0xbe54>
  40d33c:	ldr	x8, [x25]
  40d340:	mov	x0, x25
  40d344:	mov	w1, wzr
  40d348:	ldr	x8, [x8, #112]
  40d34c:	blr	x8
  40d350:	ldr	w8, [x23, #44]
  40d354:	ldr	w9, [x20, #4]
  40d358:	add	w8, w8, #0x1
  40d35c:	cmp	w8, w9
  40d360:	b.ge	40d1b0 <printf@plt+0xbcb0>  // b.tcont
  40d364:	ldr	x10, [x20, #56]
  40d368:	ldr	x10, [x10, x24, lsl #3]
  40d36c:	ldr	x23, [x10, w8, sxtw #3]
  40d370:	cbz	x23, 40d358 <printf@plt+0xbe58>
  40d374:	ldr	w8, [x23, #36]
  40d378:	cmp	w8, w19
  40d37c:	b.ne	40d350 <printf@plt+0xbe50>  // b.any
  40d380:	ldr	w8, [x23, #32]
  40d384:	cmp	w8, w22
  40d388:	b.ne	40d350 <printf@plt+0xbe50>  // b.any
  40d38c:	ldr	x8, [x23]
  40d390:	mov	x0, x23
  40d394:	ldr	x8, [x8, #72]
  40d398:	blr	x8
  40d39c:	cbz	x0, 40d350 <printf@plt+0xbe50>
  40d3a0:	ldp	w9, w8, [x23, #32]
  40d3a4:	mov	x25, x0
  40d3a8:	cmp	w8, w9
  40d3ac:	b.eq	40d33c <printf@plt+0xbe3c>  // b.none
  40d3b0:	ldr	x1, [x26, #432]
  40d3b4:	mov	w0, #0xa                   	// #10
  40d3b8:	bl	4012b0 <putc@plt>
  40d3bc:	ldr	x8, [x25]
  40d3c0:	mov	x0, x25
  40d3c4:	ldr	x8, [x8, #48]
  40d3c8:	blr	x8
  40d3cc:	ldr	x3, [x26, #432]
  40d3d0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40d3d4:	mov	w1, #0x2                   	// #2
  40d3d8:	mov	w2, #0x1                   	// #1
  40d3dc:	add	x0, x0, #0x1b0
  40d3e0:	bl	401490 <fwrite@plt>
  40d3e4:	b	40d33c <printf@plt+0xbe3c>
  40d3e8:	cbz	w23, 40d404 <printf@plt+0xbf04>
  40d3ec:	ldr	x3, [x25, #432]
  40d3f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d3f4:	add	x0, x0, #0x6df
  40d3f8:	mov	w1, #0x9                   	// #9
  40d3fc:	mov	w2, #0x1                   	// #1
  40d400:	bl	401490 <fwrite@plt>
  40d404:	ldrb	w8, [x20, #120]
  40d408:	tbnz	w8, #5, 40d480 <printf@plt+0xbf80>
  40d40c:	tbnz	w19, #31, 40d41c <printf@plt+0xbf1c>
  40d410:	ldr	w8, [x20]
  40d414:	cmp	w8, w19
  40d418:	b.gt	40d42c <printf@plt+0xbf2c>
  40d41c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d420:	add	x1, x1, #0x176
  40d424:	mov	w0, #0xa97                 	// #2711
  40d428:	bl	40faf8 <printf@plt+0xe5f8>
  40d42c:	ldr	w8, [x20, #4]
  40d430:	cmp	w8, #0x1
  40d434:	b.lt	40d468 <printf@plt+0xbf68>  // b.tstop
  40d438:	ldr	x9, [x20, #56]
  40d43c:	ldr	x9, [x9, x24, lsl #3]
  40d440:	b	40d450 <printf@plt+0xbf50>
  40d444:	subs	x8, x8, #0x1
  40d448:	add	x9, x9, #0x8
  40d44c:	b.eq	40d468 <printf@plt+0xbf68>  // b.none
  40d450:	ldr	x10, [x9]
  40d454:	cbz	x10, 40d444 <printf@plt+0xbf44>
  40d458:	ldr	w10, [x10, #36]
  40d45c:	cmp	w10, w19
  40d460:	b.eq	40d444 <printf@plt+0xbf44>  // b.none
  40d464:	b	40d480 <printf@plt+0xbf80>
  40d468:	ldr	x3, [x25, #432]
  40d46c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d470:	add	x0, x0, #0x6e9
  40d474:	mov	w1, #0xa                   	// #10
  40d478:	mov	w2, #0x1                   	// #1
  40d47c:	bl	401490 <fwrite@plt>
  40d480:	ldr	x3, [x25, #432]
  40d484:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d488:	add	x0, x0, #0x6f4
  40d48c:	mov	w1, #0x1c                  	// #28
  40d490:	mov	w2, #0x1                   	// #1
  40d494:	bl	401490 <fwrite@plt>
  40d498:	ldp	x20, x19, [sp, #112]
  40d49c:	ldp	x22, x21, [sp, #96]
  40d4a0:	ldp	x24, x23, [sp, #80]
  40d4a4:	ldp	x26, x25, [sp, #64]
  40d4a8:	ldp	x28, x27, [sp, #48]
  40d4ac:	ldp	x29, x30, [sp, #32]
  40d4b0:	add	sp, sp, #0x80
  40d4b4:	ret
  40d4b8:	b	40d4d4 <printf@plt+0xbfd4>
  40d4bc:	b	40d4d4 <printf@plt+0xbfd4>
  40d4c0:	b	40d4d4 <printf@plt+0xbfd4>
  40d4c4:	b	40d4d4 <printf@plt+0xbfd4>
  40d4c8:	b	40d4d4 <printf@plt+0xbfd4>
  40d4cc:	b	40d4d4 <printf@plt+0xbfd4>
  40d4d0:	b	40d4d4 <printf@plt+0xbfd4>
  40d4d4:	mov	x19, x0
  40d4d8:	add	x0, sp, #0x10
  40d4dc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d4e0:	mov	x0, x19
  40d4e4:	bl	4014a0 <_Unwind_Resume@plt>
  40d4e8:	sub	sp, sp, #0x40
  40d4ec:	stp	x29, x30, [sp, #16]
  40d4f0:	str	x21, [sp, #32]
  40d4f4:	stp	x20, x19, [sp, #48]
  40d4f8:	add	x29, sp, #0x10
  40d4fc:	ldr	x20, [x0, #24]
  40d500:	mov	x19, x0
  40d504:	cbnz	x20, 40d5d4 <printf@plt+0xc0d4>
  40d508:	ldrb	w8, [x19, #120]
  40d50c:	adrp	x21, 429000 <_Znam@GLIBCXX_3.4>
  40d510:	tbnz	w8, #5, 40d52c <printf@plt+0xc02c>
  40d514:	ldr	x3, [x21, #432]
  40d518:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d51c:	add	x0, x0, #0x6e9
  40d520:	mov	w1, #0xa                   	// #10
  40d524:	mov	w2, #0x1                   	// #1
  40d528:	bl	401490 <fwrite@plt>
  40d52c:	ldr	w2, [x19]
  40d530:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d534:	add	x20, x20, #0x23a
  40d538:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d53c:	add	x1, x1, #0xf46
  40d540:	mov	x0, x20
  40d544:	bl	401340 <sprintf@plt>
  40d548:	mov	x0, sp
  40d54c:	mov	x1, x20
  40d550:	bl	411884 <_ZdlPvm@@Base+0x90>
  40d554:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d558:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d55c:	add	x2, x2, #0x1d0
  40d560:	add	x0, x0, #0x628
  40d564:	mov	x1, sp
  40d568:	mov	x3, x2
  40d56c:	mov	x4, x2
  40d570:	mov	x5, x2
  40d574:	bl	405ff4 <printf@plt+0x4af4>
  40d578:	mov	x0, sp
  40d57c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d580:	ldr	x3, [x21, #432]
  40d584:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d588:	add	x0, x0, #0x7bc
  40d58c:	mov	w1, #0x4b                  	// #75
  40d590:	mov	w2, #0x1                   	// #1
  40d594:	bl	401490 <fwrite@plt>
  40d598:	ldr	w8, [x19, #120]
  40d59c:	ldr	x3, [x21, #432]
  40d5a0:	tbnz	w8, #5, 40d5fc <printf@plt+0xc0fc>
  40d5a4:	and	w8, w8, #0x1c
  40d5a8:	cbz	w8, 40d5fc <printf@plt+0xc0fc>
  40d5ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d5b0:	add	x0, x0, #0x808
  40d5b4:	mov	w1, #0xb                   	// #11
  40d5b8:	mov	w2, #0x1                   	// #1
  40d5bc:	bl	401490 <fwrite@plt>
  40d5c0:	ldrb	w8, [x19, #120]
  40d5c4:	tbnz	w8, #4, 40d618 <printf@plt+0xc118>
  40d5c8:	b	40d630 <printf@plt+0xc130>
  40d5cc:	ldr	x20, [x20, #8]
  40d5d0:	cbz	x20, 40d508 <printf@plt+0xc008>
  40d5d4:	ldr	w8, [x20, #16]
  40d5d8:	ldr	w9, [x19]
  40d5dc:	cmp	w8, w9
  40d5e0:	b.lt	40d5cc <printf@plt+0xc0cc>  // b.tstop
  40d5e4:	ldr	x8, [x20]
  40d5e8:	mov	x0, x20
  40d5ec:	mov	x1, x19
  40d5f0:	ldr	x8, [x8]
  40d5f4:	blr	x8
  40d5f8:	b	40d5cc <printf@plt+0xc0cc>
  40d5fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d600:	add	x0, x0, #0x814
  40d604:	mov	w1, #0x26                  	// #38
  40d608:	mov	w2, #0x1                   	// #1
  40d60c:	bl	401490 <fwrite@plt>
  40d610:	ldrb	w8, [x19, #120]
  40d614:	tbz	w8, #4, 40d630 <printf@plt+0xc130>
  40d618:	ldr	x3, [x21, #432]
  40d61c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d620:	add	x0, x0, #0x83b
  40d624:	mov	w1, #0x7                   	// #7
  40d628:	mov	w2, #0x1                   	// #1
  40d62c:	bl	401490 <fwrite@plt>
  40d630:	ldr	x3, [x21, #432]
  40d634:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40d638:	add	x0, x0, #0x843
  40d63c:	mov	w1, #0x15                  	// #21
  40d640:	mov	w2, #0x1                   	// #1
  40d644:	bl	401490 <fwrite@plt>
  40d648:	ldp	x20, x19, [sp, #48]
  40d64c:	ldr	x21, [sp, #32]
  40d650:	ldp	x29, x30, [sp, #16]
  40d654:	add	sp, sp, #0x40
  40d658:	ret
  40d65c:	mov	x19, x0
  40d660:	mov	x0, sp
  40d664:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d668:	mov	x0, x19
  40d66c:	bl	4014a0 <_Unwind_Resume@plt>
  40d670:	ldr	w8, [x0, #4]
  40d674:	cmp	w8, #0x1
  40d678:	b.lt	40d694 <printf@plt+0xc194>  // b.tstop
  40d67c:	ldr	x9, [x0, #128]
  40d680:	cmp	w8, #0x1
  40d684:	b.ne	40d69c <printf@plt+0xc19c>  // b.any
  40d688:	mov	x10, xzr
  40d68c:	mov	w0, wzr
  40d690:	b	40d6dc <printf@plt+0xc1dc>
  40d694:	mov	w0, wzr
  40d698:	ret
  40d69c:	and	x10, x8, #0xfffffffe
  40d6a0:	mov	w11, wzr
  40d6a4:	mov	w12, wzr
  40d6a8:	add	x13, x9, #0x1
  40d6ac:	mov	x14, x10
  40d6b0:	ldurb	w15, [x13, #-1]
  40d6b4:	ldrb	w16, [x13], #2
  40d6b8:	cmp	w15, #0x0
  40d6bc:	cinc	w11, w11, ne  // ne = any
  40d6c0:	cmp	w16, #0x0
  40d6c4:	cinc	w12, w12, ne  // ne = any
  40d6c8:	subs	x14, x14, #0x2
  40d6cc:	b.ne	40d6b0 <printf@plt+0xc1b0>  // b.any
  40d6d0:	cmp	x10, x8
  40d6d4:	add	w0, w12, w11
  40d6d8:	b.eq	40d6f4 <printf@plt+0xc1f4>  // b.none
  40d6dc:	ldrb	w11, [x9, x10]
  40d6e0:	add	x10, x10, #0x1
  40d6e4:	cmp	w11, #0x0
  40d6e8:	cinc	w0, w0, ne  // ne = any
  40d6ec:	cmp	x10, x8
  40d6f0:	b.cc	40d6dc <printf@plt+0xc1dc>  // b.lo, b.ul, b.last
  40d6f4:	ret
  40d6f8:	stp	x29, x30, [sp, #-32]!
  40d6fc:	stp	x20, x19, [sp, #16]
  40d700:	mov	x29, sp
  40d704:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d708:	add	x20, x20, #0x1e4
  40d70c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d710:	mov	w2, w0
  40d714:	add	x1, x1, #0xf28
  40d718:	mov	x0, x20
  40d71c:	mov	x19, x8
  40d720:	bl	401340 <sprintf@plt>
  40d724:	mov	x0, x19
  40d728:	mov	x1, x20
  40d72c:	ldp	x20, x19, [sp, #16]
  40d730:	ldp	x29, x30, [sp], #32
  40d734:	b	411884 <_ZdlPvm@@Base+0x90>
  40d738:	sub	sp, sp, #0x70
  40d73c:	stp	x29, x30, [sp, #64]
  40d740:	str	x21, [sp, #80]
  40d744:	stp	x20, x19, [sp, #96]
  40d748:	add	x29, sp, #0x40
  40d74c:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d750:	mov	w19, w1
  40d754:	mov	w20, w0
  40d758:	add	x21, x21, #0x248
  40d75c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d760:	add	x1, x1, #0xf0f
  40d764:	mov	x0, x21
  40d768:	mov	w2, w20
  40d76c:	bl	401340 <sprintf@plt>
  40d770:	cmp	w19, w20
  40d774:	b.eq	40d794 <printf@plt+0xc294>  // b.none
  40d778:	mov	x0, x21
  40d77c:	bl	401290 <strlen@plt>
  40d780:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d784:	add	x0, x21, x0
  40d788:	add	x1, x1, #0xf01
  40d78c:	mov	w2, w19
  40d790:	bl	401340 <sprintf@plt>
  40d794:	sub	x0, x29, #0x10
  40d798:	mov	x1, x21
  40d79c:	bl	411884 <_ZdlPvm@@Base+0x90>
  40d7a0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d7a4:	add	x0, x21, #0x18
  40d7a8:	add	x1, x1, #0xf22
  40d7ac:	mov	w2, w20
  40d7b0:	bl	401340 <sprintf@plt>
  40d7b4:	cmp	w19, w20
  40d7b8:	b.eq	40d7e0 <printf@plt+0xc2e0>  // b.none
  40d7bc:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d7c0:	add	x21, x21, #0x260
  40d7c4:	mov	x0, x21
  40d7c8:	bl	401290 <strlen@plt>
  40d7cc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d7d0:	add	x0, x21, x0
  40d7d4:	add	x1, x1, #0xf01
  40d7d8:	mov	w2, w19
  40d7dc:	bl	401340 <sprintf@plt>
  40d7e0:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d7e4:	add	x1, x1, #0x260
  40d7e8:	add	x0, sp, #0x20
  40d7ec:	bl	411884 <_ZdlPvm@@Base+0x90>
  40d7f0:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d7f4:	add	x21, x21, #0x2c7
  40d7f8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d7fc:	add	x1, x1, #0xf14
  40d800:	mov	x0, x21
  40d804:	mov	w2, w20
  40d808:	bl	401340 <sprintf@plt>
  40d80c:	cmp	w19, w20
  40d810:	b.eq	40d830 <printf@plt+0xc330>  // b.none
  40d814:	mov	x0, x21
  40d818:	bl	401290 <strlen@plt>
  40d81c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d820:	add	x0, x21, x0
  40d824:	add	x1, x1, #0xf01
  40d828:	mov	w2, w19
  40d82c:	bl	401340 <sprintf@plt>
  40d830:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d834:	add	x1, x1, #0x2c7
  40d838:	add	x0, sp, #0x10
  40d83c:	bl	411884 <_ZdlPvm@@Base+0x90>
  40d840:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d844:	add	x21, x21, #0x2e1
  40d848:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d84c:	add	x1, x1, #0xf1b
  40d850:	mov	x0, x21
  40d854:	mov	w2, w20
  40d858:	bl	401340 <sprintf@plt>
  40d85c:	cmp	w19, w20
  40d860:	b.eq	40d880 <printf@plt+0xc380>  // b.none
  40d864:	mov	x0, x21
  40d868:	bl	401290 <strlen@plt>
  40d86c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d870:	add	x0, x21, x0
  40d874:	add	x1, x1, #0xf01
  40d878:	mov	w2, w19
  40d87c:	bl	401340 <sprintf@plt>
  40d880:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d884:	add	x1, x1, #0x2e1
  40d888:	mov	x0, sp
  40d88c:	bl	411884 <_ZdlPvm@@Base+0x90>
  40d890:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40d894:	adrp	x5, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d898:	add	x0, x0, #0xf4c
  40d89c:	add	x5, x5, #0x1d0
  40d8a0:	sub	x1, x29, #0x10
  40d8a4:	add	x2, sp, #0x20
  40d8a8:	add	x3, sp, #0x10
  40d8ac:	mov	x4, sp
  40d8b0:	bl	405ff4 <printf@plt+0x4af4>
  40d8b4:	mov	x0, sp
  40d8b8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d8bc:	add	x0, sp, #0x10
  40d8c0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d8c4:	add	x0, sp, #0x20
  40d8c8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d8cc:	sub	x0, x29, #0x10
  40d8d0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d8d4:	ldp	x20, x19, [sp, #96]
  40d8d8:	ldr	x21, [sp, #80]
  40d8dc:	ldp	x29, x30, [sp, #64]
  40d8e0:	add	sp, sp, #0x70
  40d8e4:	ret
  40d8e8:	mov	x19, x0
  40d8ec:	mov	x0, sp
  40d8f0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d8f4:	b	40d8fc <printf@plt+0xc3fc>
  40d8f8:	mov	x19, x0
  40d8fc:	add	x0, sp, #0x10
  40d900:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d904:	b	40d90c <printf@plt+0xc40c>
  40d908:	mov	x19, x0
  40d90c:	add	x0, sp, #0x20
  40d910:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d914:	b	40d91c <printf@plt+0xc41c>
  40d918:	mov	x19, x0
  40d91c:	sub	x0, x29, #0x10
  40d920:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40d924:	mov	x0, x19
  40d928:	bl	4014a0 <_Unwind_Resume@plt>
  40d92c:	sub	sp, sp, #0x70
  40d930:	stp	x29, x30, [sp, #64]
  40d934:	str	x21, [sp, #80]
  40d938:	stp	x20, x19, [sp, #96]
  40d93c:	add	x29, sp, #0x40
  40d940:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d944:	mov	w19, w1
  40d948:	mov	w20, w0
  40d94c:	add	x21, x21, #0x248
  40d950:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d954:	add	x1, x1, #0xf0f
  40d958:	mov	x0, x21
  40d95c:	mov	w2, w20
  40d960:	bl	401340 <sprintf@plt>
  40d964:	cmp	w19, w20
  40d968:	b.eq	40d988 <printf@plt+0xc488>  // b.none
  40d96c:	mov	x0, x21
  40d970:	bl	401290 <strlen@plt>
  40d974:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d978:	add	x0, x21, x0
  40d97c:	add	x1, x1, #0xf01
  40d980:	mov	w2, w19
  40d984:	bl	401340 <sprintf@plt>
  40d988:	sub	x0, x29, #0x10
  40d98c:	mov	x1, x21
  40d990:	bl	411884 <_ZdlPvm@@Base+0x90>
  40d994:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d998:	add	x0, x21, #0x7f
  40d99c:	add	x1, x1, #0xf14
  40d9a0:	mov	w2, w20
  40d9a4:	bl	401340 <sprintf@plt>
  40d9a8:	cmp	w19, w20
  40d9ac:	b.eq	40d9d4 <printf@plt+0xc4d4>  // b.none
  40d9b0:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d9b4:	add	x21, x21, #0x2c7
  40d9b8:	mov	x0, x21
  40d9bc:	bl	401290 <strlen@plt>
  40d9c0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d9c4:	add	x0, x21, x0
  40d9c8:	add	x1, x1, #0xf01
  40d9cc:	mov	w2, w19
  40d9d0:	bl	401340 <sprintf@plt>
  40d9d4:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d9d8:	add	x1, x1, #0x2c7
  40d9dc:	add	x0, sp, #0x20
  40d9e0:	bl	411884 <_ZdlPvm@@Base+0x90>
  40d9e4:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40d9e8:	add	x21, x21, #0x2e1
  40d9ec:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40d9f0:	add	x1, x1, #0xf1b
  40d9f4:	mov	x0, x21
  40d9f8:	mov	w2, w20
  40d9fc:	bl	401340 <sprintf@plt>
  40da00:	cmp	w19, w20
  40da04:	b.eq	40da24 <printf@plt+0xc524>  // b.none
  40da08:	mov	x0, x21
  40da0c:	bl	401290 <strlen@plt>
  40da10:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40da14:	add	x0, x21, x0
  40da18:	add	x1, x1, #0xf01
  40da1c:	mov	w2, w19
  40da20:	bl	401340 <sprintf@plt>
  40da24:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40da28:	add	x1, x1, #0x2e1
  40da2c:	add	x0, sp, #0x10
  40da30:	bl	411884 <_ZdlPvm@@Base+0x90>
  40da34:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40da38:	add	x21, x21, #0x260
  40da3c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40da40:	add	x1, x1, #0xf22
  40da44:	mov	x0, x21
  40da48:	mov	w2, w20
  40da4c:	bl	401340 <sprintf@plt>
  40da50:	cmp	w19, w20
  40da54:	b.eq	40da74 <printf@plt+0xc574>  // b.none
  40da58:	mov	x0, x21
  40da5c:	bl	401290 <strlen@plt>
  40da60:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40da64:	add	x0, x21, x0
  40da68:	add	x1, x1, #0xf01
  40da6c:	mov	w2, w19
  40da70:	bl	401340 <sprintf@plt>
  40da74:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40da78:	add	x1, x1, #0x260
  40da7c:	mov	x0, sp
  40da80:	bl	411884 <_ZdlPvm@@Base+0x90>
  40da84:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40da88:	adrp	x5, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40da8c:	add	x0, x0, #0xf75
  40da90:	add	x5, x5, #0x1d0
  40da94:	sub	x1, x29, #0x10
  40da98:	add	x2, sp, #0x20
  40da9c:	add	x3, sp, #0x10
  40daa0:	mov	x4, sp
  40daa4:	bl	405ff4 <printf@plt+0x4af4>
  40daa8:	mov	x0, sp
  40daac:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40dab0:	add	x0, sp, #0x10
  40dab4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40dab8:	add	x0, sp, #0x20
  40dabc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40dac0:	sub	x0, x29, #0x10
  40dac4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40dac8:	ldp	x20, x19, [sp, #96]
  40dacc:	ldr	x21, [sp, #80]
  40dad0:	ldp	x29, x30, [sp, #64]
  40dad4:	add	sp, sp, #0x70
  40dad8:	ret
  40dadc:	mov	x19, x0
  40dae0:	mov	x0, sp
  40dae4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40dae8:	b	40daf0 <printf@plt+0xc5f0>
  40daec:	mov	x19, x0
  40daf0:	add	x0, sp, #0x10
  40daf4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40daf8:	b	40db00 <printf@plt+0xc600>
  40dafc:	mov	x19, x0
  40db00:	add	x0, sp, #0x20
  40db04:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40db08:	b	40db10 <printf@plt+0xc610>
  40db0c:	mov	x19, x0
  40db10:	sub	x0, x29, #0x10
  40db14:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40db18:	mov	x0, x19
  40db1c:	bl	4014a0 <_Unwind_Resume@plt>
  40db20:	sub	sp, sp, #0x90
  40db24:	stp	x29, x30, [sp, #48]
  40db28:	stp	x28, x27, [sp, #64]
  40db2c:	stp	x26, x25, [sp, #80]
  40db30:	stp	x24, x23, [sp, #96]
  40db34:	stp	x22, x21, [sp, #112]
  40db38:	stp	x20, x19, [sp, #128]
  40db3c:	add	x29, sp, #0x30
  40db40:	mov	w19, w2
  40db44:	mov	w20, w1
  40db48:	cmp	w2, w1
  40db4c:	mov	x21, x0
  40db50:	b.gt	40db64 <printf@plt+0xc664>
  40db54:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40db58:	add	x1, x1, #0x176
  40db5c:	mov	w0, #0x7e3                 	// #2019
  40db60:	bl	40faf8 <printf@plt+0xe5f8>
  40db64:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40db68:	add	x22, x22, #0x248
  40db6c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40db70:	add	x1, x1, #0xf0f
  40db74:	mov	x0, x22
  40db78:	mov	w2, w20
  40db7c:	bl	401340 <sprintf@plt>
  40db80:	cmp	w19, w20
  40db84:	b.eq	40dba4 <printf@plt+0xc6a4>  // b.none
  40db88:	mov	x0, x22
  40db8c:	bl	401290 <strlen@plt>
  40db90:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40db94:	add	x0, x22, x0
  40db98:	add	x1, x1, #0xf01
  40db9c:	mov	w2, w19
  40dba0:	bl	401340 <sprintf@plt>
  40dba4:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40dba8:	add	x22, x22, #0x248
  40dbac:	sub	x0, x29, #0x10
  40dbb0:	mov	x1, x22
  40dbb4:	bl	411884 <_ZdlPvm@@Base+0x90>
  40dbb8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40dbbc:	add	x1, x1, #0xf0f
  40dbc0:	mov	x0, x22
  40dbc4:	mov	w2, w20
  40dbc8:	bl	401340 <sprintf@plt>
  40dbcc:	add	x0, sp, #0x10
  40dbd0:	mov	x1, x22
  40dbd4:	bl	411884 <_ZdlPvm@@Base+0x90>
  40dbd8:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40dbdc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40dbe0:	add	x3, x3, #0x1d0
  40dbe4:	add	x0, x0, #0xfbb
  40dbe8:	sub	x1, x29, #0x10
  40dbec:	add	x2, sp, #0x10
  40dbf0:	mov	x4, x3
  40dbf4:	mov	x5, x3
  40dbf8:	bl	405ff4 <printf@plt+0x4af4>
  40dbfc:	add	x0, sp, #0x10
  40dc00:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40dc04:	sub	x0, x29, #0x10
  40dc08:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40dc0c:	subs	w8, w19, w20
  40dc10:	str	w8, [sp, #12]
  40dc14:	b.le	40dcd4 <printf@plt+0xc7d4>
  40dc18:	adrp	x22, 414000 <_ZdlPvm@@Base+0x280c>
  40dc1c:	adrp	x23, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40dc20:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40dc24:	adrp	x25, 414000 <_ZdlPvm@@Base+0x280c>
  40dc28:	adrp	x26, 414000 <_ZdlPvm@@Base+0x280c>
  40dc2c:	sbfiz	x28, x20, #2, #32
  40dc30:	add	x22, x22, #0x2de
  40dc34:	add	x23, x23, #0x1d0
  40dc38:	add	x24, x24, #0x248
  40dc3c:	add	x25, x25, #0xf0f
  40dc40:	add	x26, x26, #0xfd6
  40dc44:	mov	w27, w20
  40dc48:	ldrb	w8, [x21, #120]
  40dc4c:	tbnz	w8, #1, 40dc84 <printf@plt+0xc784>
  40dc50:	ldr	x8, [x21, #88]
  40dc54:	ldr	w0, [x8, x28]
  40dc58:	sub	x8, x29, #0x10
  40dc5c:	bl	412458 <_ZdlPvm@@Base+0xc64>
  40dc60:	sub	x1, x29, #0x10
  40dc64:	mov	x0, x22
  40dc68:	mov	x2, x23
  40dc6c:	mov	x3, x23
  40dc70:	mov	x4, x23
  40dc74:	mov	x5, x23
  40dc78:	bl	405ff4 <printf@plt+0x4af4>
  40dc7c:	sub	x0, x29, #0x10
  40dc80:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40dc84:	add	w27, w27, #0x1
  40dc88:	mov	x0, x24
  40dc8c:	mov	x1, x25
  40dc90:	mov	w2, w27
  40dc94:	bl	401340 <sprintf@plt>
  40dc98:	sub	x0, x29, #0x10
  40dc9c:	mov	x1, x24
  40dca0:	bl	411884 <_ZdlPvm@@Base+0x90>
  40dca4:	sub	x1, x29, #0x10
  40dca8:	mov	x0, x26
  40dcac:	mov	x2, x23
  40dcb0:	mov	x3, x23
  40dcb4:	mov	x4, x23
  40dcb8:	mov	x5, x23
  40dcbc:	bl	405ff4 <printf@plt+0x4af4>
  40dcc0:	sub	x0, x29, #0x10
  40dcc4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40dcc8:	cmp	w19, w27
  40dccc:	add	x28, x28, #0x4
  40dcd0:	b.ne	40dc48 <printf@plt+0xc748>  // b.any
  40dcd4:	adrp	x27, 429000 <_Znam@GLIBCXX_3.4>
  40dcd8:	ldr	x3, [x27, #432]
  40dcdc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40dce0:	add	x0, x0, #0x318
  40dce4:	mov	w1, #0x2                   	// #2
  40dce8:	mov	w2, #0x1                   	// #1
  40dcec:	bl	401490 <fwrite@plt>
  40dcf0:	ldr	w8, [sp, #12]
  40dcf4:	add	w0, w8, #0x1
  40dcf8:	sub	x8, x29, #0x10
  40dcfc:	bl	412458 <_ZdlPvm@@Base+0xc64>
  40dd00:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40dd04:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40dd08:	add	x2, x2, #0x1d0
  40dd0c:	add	x0, x0, #0xfde
  40dd10:	sub	x1, x29, #0x10
  40dd14:	mov	x3, x2
  40dd18:	mov	x4, x2
  40dd1c:	mov	x5, x2
  40dd20:	bl	405ff4 <printf@plt+0x4af4>
  40dd24:	sub	x0, x29, #0x10
  40dd28:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40dd2c:	ldr	x3, [x27, #432]
  40dd30:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40dd34:	add	x0, x0, #0xffa
  40dd38:	mov	w1, #0x12                  	// #18
  40dd3c:	mov	w2, #0x1                   	// #1
  40dd40:	bl	401490 <fwrite@plt>
  40dd44:	cmp	w20, w19
  40dd48:	b.gt	40de8c <printf@plt+0xc98c>
  40dd4c:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40dd50:	adrp	x23, 414000 <_ZdlPvm@@Base+0x280c>
  40dd54:	adrp	x24, 415000 <_ZdlPvm@@Base+0x380c>
  40dd58:	adrp	x25, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40dd5c:	add	x22, x22, #0x248
  40dd60:	add	x23, x23, #0xf0f
  40dd64:	add	x24, x24, #0xd
  40dd68:	add	x25, x25, #0x1d0
  40dd6c:	mov	w26, w20
  40dd70:	mov	x0, x22
  40dd74:	mov	x1, x23
  40dd78:	mov	w2, w26
  40dd7c:	bl	401340 <sprintf@plt>
  40dd80:	sub	x0, x29, #0x10
  40dd84:	mov	x1, x22
  40dd88:	bl	411884 <_ZdlPvm@@Base+0x90>
  40dd8c:	sub	x1, x29, #0x10
  40dd90:	mov	x0, x24
  40dd94:	mov	x2, x25
  40dd98:	mov	x3, x25
  40dd9c:	mov	x4, x25
  40dda0:	mov	x5, x25
  40dda4:	bl	405ff4 <printf@plt+0x4af4>
  40dda8:	sub	x0, x29, #0x10
  40ddac:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ddb0:	cmp	w26, w19
  40ddb4:	add	w26, w26, #0x1
  40ddb8:	b.lt	40dd70 <printf@plt+0xc870>  // b.tstop
  40ddbc:	cmp	w20, w19
  40ddc0:	b.gt	40de8c <printf@plt+0xc98c>
  40ddc4:	ldr	x8, [x21, #96]
  40ddc8:	sxtw	x9, w20
  40ddcc:	sxtw	x10, w19
  40ddd0:	ldrb	w11, [x8, x9]
  40ddd4:	cbnz	w11, 40ddf4 <printf@plt+0xc8f4>
  40ddd8:	ldr	x11, [x21, #128]
  40dddc:	ldrb	w11, [x11, x9]
  40dde0:	cbnz	w11, 40ddf4 <printf@plt+0xc8f4>
  40dde4:	cmp	x9, x10
  40dde8:	add	x9, x9, #0x1
  40ddec:	b.lt	40ddd0 <printf@plt+0xc8d0>  // b.tstop
  40ddf0:	b	40de8c <printf@plt+0xc98c>
  40ddf4:	ldr	w8, [x21, #4]
  40ddf8:	cmp	w8, #0x1
  40ddfc:	b.lt	40de8c <printf@plt+0xc98c>  // b.tstop
  40de00:	adrp	x23, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40de04:	adrp	x24, 414000 <_ZdlPvm@@Base+0x280c>
  40de08:	adrp	x25, 415000 <_ZdlPvm@@Base+0x380c>
  40de0c:	adrp	x26, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40de10:	mov	w22, wzr
  40de14:	add	x23, x23, #0x248
  40de18:	add	x24, x24, #0xf0f
  40de1c:	add	x25, x25, #0xd
  40de20:	add	x26, x26, #0x1d0
  40de24:	b	40de78 <printf@plt+0xc978>
  40de28:	mov	x0, x23
  40de2c:	mov	x1, x24
  40de30:	mov	w2, w22
  40de34:	bl	401340 <sprintf@plt>
  40de38:	sub	x0, x29, #0x10
  40de3c:	mov	x1, x23
  40de40:	bl	411884 <_ZdlPvm@@Base+0x90>
  40de44:	sub	x1, x29, #0x10
  40de48:	mov	x0, x25
  40de4c:	mov	x2, x26
  40de50:	mov	x3, x26
  40de54:	mov	x4, x26
  40de58:	mov	x5, x26
  40de5c:	bl	405ff4 <printf@plt+0x4af4>
  40de60:	sub	x0, x29, #0x10
  40de64:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40de68:	ldr	w8, [x21, #4]
  40de6c:	add	w22, w22, #0x1
  40de70:	cmp	w22, w8
  40de74:	b.ge	40de8c <printf@plt+0xc98c>  // b.tcont
  40de78:	cmp	w22, w20
  40de7c:	b.lt	40de28 <printf@plt+0xc928>  // b.tstop
  40de80:	cmp	w22, w19
  40de84:	b.le	40de6c <printf@plt+0xc96c>
  40de88:	b	40de28 <printf@plt+0xc928>
  40de8c:	ldr	x3, [x27, #432]
  40de90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40de94:	add	x0, x0, #0x836
  40de98:	mov	w1, #0x4                   	// #4
  40de9c:	mov	w2, #0x1                   	// #1
  40dea0:	bl	401490 <fwrite@plt>
  40dea4:	ldp	x20, x19, [sp, #128]
  40dea8:	ldp	x22, x21, [sp, #112]
  40deac:	ldp	x24, x23, [sp, #96]
  40deb0:	ldp	x26, x25, [sp, #80]
  40deb4:	ldp	x28, x27, [sp, #64]
  40deb8:	ldp	x29, x30, [sp, #48]
  40debc:	add	sp, sp, #0x90
  40dec0:	ret
  40dec4:	b	40dee8 <printf@plt+0xc9e8>
  40dec8:	mov	x19, x0
  40decc:	add	x0, sp, #0x10
  40ded0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ded4:	b	40deec <printf@plt+0xc9ec>
  40ded8:	b	40dee8 <printf@plt+0xc9e8>
  40dedc:	b	40dee8 <printf@plt+0xc9e8>
  40dee0:	b	40dee8 <printf@plt+0xc9e8>
  40dee4:	b	40dee8 <printf@plt+0xc9e8>
  40dee8:	mov	x19, x0
  40deec:	sub	x0, x29, #0x10
  40def0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40def4:	mov	x0, x19
  40def8:	bl	4014a0 <_Unwind_Resume@plt>
  40defc:	sub	sp, sp, #0x70
  40df00:	stp	x29, x30, [sp, #32]
  40df04:	stp	x26, x25, [sp, #48]
  40df08:	stp	x24, x23, [sp, #64]
  40df0c:	stp	x22, x21, [sp, #80]
  40df10:	stp	x20, x19, [sp, #96]
  40df14:	add	x29, sp, #0x20
  40df18:	mov	w22, w3
  40df1c:	mov	w19, w2
  40df20:	mov	w20, w1
  40df24:	cmp	w2, w1
  40df28:	mov	x21, x0
  40df2c:	b.gt	40df40 <printf@plt+0xca40>
  40df30:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40df34:	add	x1, x1, #0x176
  40df38:	mov	w0, #0x804                 	// #2052
  40df3c:	bl	40faf8 <printf@plt+0xe5f8>
  40df40:	cmp	w20, w19
  40df44:	b.gt	40df68 <printf@plt+0xca68>
  40df48:	ldr	x8, [x21, #128]
  40df4c:	sxtw	x9, w20
  40df50:	sxtw	x10, w19
  40df54:	ldrb	w11, [x8, x9]
  40df58:	cbnz	w11, 40df70 <printf@plt+0xca70>
  40df5c:	cmp	x9, x10
  40df60:	add	x9, x9, #0x1
  40df64:	b.lt	40df54 <printf@plt+0xca54>  // b.tstop
  40df68:	cbnz	w22, 40e0c0 <printf@plt+0xcbc0>
  40df6c:	b	40df74 <printf@plt+0xca74>
  40df70:	cbz	w22, 40e0c0 <printf@plt+0xcbc0>
  40df74:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40df78:	add	x22, x22, #0x248
  40df7c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40df80:	add	x1, x1, #0xf0f
  40df84:	mov	x0, x22
  40df88:	mov	w2, w20
  40df8c:	bl	401340 <sprintf@plt>
  40df90:	cmp	w19, w20
  40df94:	b.eq	40dfb4 <printf@plt+0xcab4>  // b.none
  40df98:	mov	x0, x22
  40df9c:	bl	401290 <strlen@plt>
  40dfa0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40dfa4:	add	x0, x22, x0
  40dfa8:	add	x1, x1, #0xf01
  40dfac:	mov	w2, w19
  40dfb0:	bl	401340 <sprintf@plt>
  40dfb4:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40dfb8:	add	x22, x22, #0x248
  40dfbc:	add	x0, sp, #0x10
  40dfc0:	mov	x1, x22
  40dfc4:	bl	411884 <_ZdlPvm@@Base+0x90>
  40dfc8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40dfcc:	add	x1, x1, #0xf0f
  40dfd0:	mov	x0, x22
  40dfd4:	mov	w2, w20
  40dfd8:	bl	401340 <sprintf@plt>
  40dfdc:	mov	x0, sp
  40dfe0:	mov	x1, x22
  40dfe4:	bl	411884 <_ZdlPvm@@Base+0x90>
  40dfe8:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40dfec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40dff0:	add	x3, x3, #0x1d0
  40dff4:	add	x0, x0, #0x22
  40dff8:	add	x1, sp, #0x10
  40dffc:	mov	x2, sp
  40e000:	mov	x4, x3
  40e004:	mov	x5, x3
  40e008:	bl	405ff4 <printf@plt+0x4af4>
  40e00c:	mov	x0, sp
  40e010:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e014:	add	x0, sp, #0x10
  40e018:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e01c:	cmp	w19, w20
  40e020:	b.le	40e0b0 <printf@plt+0xcbb0>
  40e024:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e028:	adrp	x23, 414000 <_ZdlPvm@@Base+0x280c>
  40e02c:	adrp	x24, 415000 <_ZdlPvm@@Base+0x380c>
  40e030:	adrp	x25, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e034:	sbfiz	x26, x20, #2, #32
  40e038:	add	x22, x22, #0x248
  40e03c:	add	x23, x23, #0xf0f
  40e040:	add	x24, x24, #0x30
  40e044:	add	x25, x25, #0x1d0
  40e048:	ldr	x8, [x21, #88]
  40e04c:	ldr	w0, [x8, x26]
  40e050:	add	x8, sp, #0x10
  40e054:	bl	412458 <_ZdlPvm@@Base+0xc64>
  40e058:	add	w2, w20, #0x1
  40e05c:	mov	x0, x22
  40e060:	mov	x1, x23
  40e064:	bl	401340 <sprintf@plt>
  40e068:	mov	x0, sp
  40e06c:	mov	x1, x22
  40e070:	bl	411884 <_ZdlPvm@@Base+0x90>
  40e074:	add	x1, sp, #0x10
  40e078:	mov	x2, sp
  40e07c:	mov	x0, x24
  40e080:	mov	x3, x25
  40e084:	mov	x4, x25
  40e088:	mov	x5, x25
  40e08c:	bl	405ff4 <printf@plt+0x4af4>
  40e090:	mov	x0, sp
  40e094:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e098:	add	x0, sp, #0x10
  40e09c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e0a0:	add	w20, w20, #0x1
  40e0a4:	cmp	w19, w20
  40e0a8:	add	x26, x26, #0x4
  40e0ac:	b.ne	40e048 <printf@plt+0xcb48>  // b.any
  40e0b0:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  40e0b4:	ldr	x1, [x8, #432]
  40e0b8:	mov	w0, #0xa                   	// #10
  40e0bc:	bl	4012b0 <putc@plt>
  40e0c0:	ldp	x20, x19, [sp, #96]
  40e0c4:	ldp	x22, x21, [sp, #80]
  40e0c8:	ldp	x24, x23, [sp, #64]
  40e0cc:	ldp	x26, x25, [sp, #48]
  40e0d0:	ldp	x29, x30, [sp, #32]
  40e0d4:	add	sp, sp, #0x70
  40e0d8:	ret
  40e0dc:	b	40e0e4 <printf@plt+0xcbe4>
  40e0e0:	b	40e0f4 <printf@plt+0xcbf4>
  40e0e4:	mov	x19, x0
  40e0e8:	mov	x0, sp
  40e0ec:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e0f0:	b	40e0f8 <printf@plt+0xcbf8>
  40e0f4:	mov	x19, x0
  40e0f8:	add	x0, sp, #0x10
  40e0fc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e100:	mov	x0, x19
  40e104:	bl	4014a0 <_Unwind_Resume@plt>
  40e108:	str	x3, [x0]
  40e10c:	stp	w1, w2, [x0, #8]
  40e110:	ret
  40e114:	stp	x29, x30, [sp, #-48]!
  40e118:	str	x21, [sp, #16]
  40e11c:	stp	x20, x19, [sp, #32]
  40e120:	mov	x29, sp
  40e124:	mov	x19, x0
  40e128:	str	xzr, [x19, #32]!
  40e12c:	ldr	x20, [x19, #8]
  40e130:	cbz	x20, 40e228 <printf@plt+0xcd28>
  40e134:	mov	x0, xzr
  40e138:	mov	x21, xzr
  40e13c:	b	40e160 <printf@plt+0xcc60>
  40e140:	mov	w0, #0x10                  	// #16
  40e144:	bl	411744 <_Znwm@@Base>
  40e148:	ldr	x8, [x20, #40]
  40e14c:	stp	x21, x8, [x0]
  40e150:	mov	x21, x0
  40e154:	str	x0, [x19]
  40e158:	ldr	x20, [x20, #8]
  40e15c:	cbz	x20, 40e19c <printf@plt+0xcc9c>
  40e160:	ldp	w9, w8, [x20, #40]
  40e164:	cmp	w8, w9
  40e168:	b.eq	40e158 <printf@plt+0xcc58>  // b.none
  40e16c:	cbz	x0, 40e140 <printf@plt+0xcc40>
  40e170:	mov	x10, x0
  40e174:	b	40e180 <printf@plt+0xcc80>
  40e178:	ldr	x10, [x10]
  40e17c:	cbz	x10, 40e140 <printf@plt+0xcc40>
  40e180:	ldr	w11, [x10, #8]
  40e184:	cmp	w11, w9
  40e188:	b.ne	40e178 <printf@plt+0xcc78>  // b.any
  40e18c:	ldr	w11, [x10, #12]
  40e190:	cmp	w11, w8
  40e194:	b.ne	40e178 <printf@plt+0xcc78>  // b.any
  40e198:	b	40e158 <printf@plt+0xcc58>
  40e19c:	str	xzr, [x19]
  40e1a0:	cbz	x0, 40e22c <printf@plt+0xcd2c>
  40e1a4:	mov	x8, xzr
  40e1a8:	mov	x10, x19
  40e1ac:	cbz	x8, 40e204 <printf@plt+0xcd04>
  40e1b0:	ldr	w9, [x0, #12]
  40e1b4:	ldr	w11, [x8, #12]
  40e1b8:	mov	x10, x19
  40e1bc:	cmp	w9, w11
  40e1c0:	b.lt	40e200 <printf@plt+0xcd00>  // b.tstop
  40e1c4:	cmp	w9, w11
  40e1c8:	b.ne	40e1dc <printf@plt+0xccdc>  // b.any
  40e1cc:	ldr	w11, [x0, #8]
  40e1d0:	ldr	w12, [x8, #8]
  40e1d4:	cmp	w11, w12
  40e1d8:	b.gt	40e200 <printf@plt+0xcd00>
  40e1dc:	ldr	x12, [x8]
  40e1e0:	cbz	x12, 40e1fc <printf@plt+0xccfc>
  40e1e4:	ldr	w11, [x12, #12]
  40e1e8:	mov	x10, x8
  40e1ec:	mov	x8, x12
  40e1f0:	cmp	w9, w11
  40e1f4:	b.ge	40e1c4 <printf@plt+0xccc4>  // b.tcont
  40e1f8:	b	40e200 <printf@plt+0xcd00>
  40e1fc:	mov	x10, x8
  40e200:	ldr	x8, [x10]
  40e204:	ldr	x9, [x0]
  40e208:	str	x8, [x0]
  40e20c:	str	x0, [x10]
  40e210:	cbz	x9, 40e22c <printf@plt+0xcd2c>
  40e214:	ldr	x8, [x19]
  40e218:	mov	x0, x9
  40e21c:	mov	x10, x19
  40e220:	cbnz	x8, 40e1b0 <printf@plt+0xccb0>
  40e224:	b	40e204 <printf@plt+0xcd04>
  40e228:	str	xzr, [x19]
  40e22c:	ldp	x20, x19, [sp, #32]
  40e230:	ldr	x21, [sp, #16]
  40e234:	ldp	x29, x30, [sp], #48
  40e238:	ret
  40e23c:	sub	sp, sp, #0x60
  40e240:	stp	x29, x30, [sp, #16]
  40e244:	stp	x26, x25, [sp, #32]
  40e248:	stp	x24, x23, [sp, #48]
  40e24c:	stp	x22, x21, [sp, #64]
  40e250:	stp	x20, x19, [sp, #80]
  40e254:	add	x29, sp, #0x10
  40e258:	ldr	w8, [x0, #4]
  40e25c:	mov	x19, x0
  40e260:	cmp	w8, #0x1
  40e264:	b.lt	40e280 <printf@plt+0xcd80>  // b.tstop
  40e268:	ldr	x9, [x19, #128]
  40e26c:	cmp	w8, #0x1
  40e270:	b.ne	40e288 <printf@plt+0xcd88>  // b.any
  40e274:	mov	x10, xzr
  40e278:	mov	w20, wzr
  40e27c:	b	40e2c8 <printf@plt+0xcdc8>
  40e280:	mov	w20, wzr
  40e284:	b	40e2e4 <printf@plt+0xcde4>
  40e288:	and	x10, x8, #0xfffffffe
  40e28c:	mov	w11, wzr
  40e290:	mov	w12, wzr
  40e294:	add	x13, x9, #0x1
  40e298:	mov	x14, x10
  40e29c:	ldurb	w15, [x13, #-1]
  40e2a0:	ldrb	w16, [x13], #2
  40e2a4:	cmp	w15, #0x0
  40e2a8:	cinc	w11, w11, ne  // ne = any
  40e2ac:	cmp	w16, #0x0
  40e2b0:	cinc	w12, w12, ne  // ne = any
  40e2b4:	subs	x14, x14, #0x2
  40e2b8:	b.ne	40e29c <printf@plt+0xcd9c>  // b.any
  40e2bc:	cmp	x10, x8
  40e2c0:	add	w20, w12, w11
  40e2c4:	b.eq	40e2e4 <printf@plt+0xcde4>  // b.none
  40e2c8:	sub	x8, x8, x10
  40e2cc:	add	x9, x9, x10
  40e2d0:	ldrb	w10, [x9], #1
  40e2d4:	cmp	w10, #0x0
  40e2d8:	cinc	w20, w20, ne  // ne = any
  40e2dc:	subs	x8, x8, #0x1
  40e2e0:	b.ne	40e2d0 <printf@plt+0xcdd0>  // b.any
  40e2e4:	adrp	x26, 429000 <_Znam@GLIBCXX_3.4>
  40e2e8:	ldr	x3, [x26, #432]
  40e2ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e2f0:	add	x0, x0, #0x46
  40e2f4:	mov	w1, #0x19                  	// #25
  40e2f8:	mov	w2, #0x1                   	// #1
  40e2fc:	bl	401490 <fwrite@plt>
  40e300:	ldr	w8, [x19, #4]
  40e304:	cmp	w8, #0x1
  40e308:	b.lt	40e394 <printf@plt+0xce94>  // b.tstop
  40e30c:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e310:	adrp	x23, 414000 <_ZdlPvm@@Base+0x280c>
  40e314:	adrp	x24, 415000 <_ZdlPvm@@Base+0x380c>
  40e318:	adrp	x25, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e31c:	mov	x21, xzr
  40e320:	add	x22, x22, #0x248
  40e324:	add	x23, x23, #0xf0f
  40e328:	add	x24, x24, #0x60
  40e32c:	add	x25, x25, #0x1d0
  40e330:	b	40e340 <printf@plt+0xce40>
  40e334:	add	x21, x21, #0x1
  40e338:	cmp	x21, w8, sxtw
  40e33c:	b.ge	40e394 <printf@plt+0xce94>  // b.tcont
  40e340:	ldr	x9, [x19, #128]
  40e344:	ldrb	w9, [x9, x21]
  40e348:	cbnz	w9, 40e334 <printf@plt+0xce34>
  40e34c:	mov	x0, x22
  40e350:	mov	x1, x23
  40e354:	mov	w2, w21
  40e358:	bl	401340 <sprintf@plt>
  40e35c:	mov	x0, sp
  40e360:	mov	x1, x22
  40e364:	bl	411884 <_ZdlPvm@@Base+0x90>
  40e368:	mov	x1, sp
  40e36c:	mov	x0, x24
  40e370:	mov	x2, x25
  40e374:	mov	x3, x25
  40e378:	mov	x4, x25
  40e37c:	mov	x5, x25
  40e380:	bl	405ff4 <printf@plt+0x4af4>
  40e384:	mov	x0, sp
  40e388:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e38c:	ldr	w8, [x19, #4]
  40e390:	b	40e334 <printf@plt+0xce34>
  40e394:	ldr	w0, [x19, #112]
  40e398:	cbz	w0, 40e3d0 <printf@plt+0xced0>
  40e39c:	mov	x8, sp
  40e3a0:	bl	412458 <_ZdlPvm@@Base+0xc64>
  40e3a4:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e3a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e3ac:	add	x2, x2, #0x1d0
  40e3b0:	add	x0, x0, #0x68
  40e3b4:	mov	x1, sp
  40e3b8:	mov	x3, x2
  40e3bc:	mov	x4, x2
  40e3c0:	mov	x5, x2
  40e3c4:	bl	405ff4 <printf@plt+0x4af4>
  40e3c8:	mov	x0, sp
  40e3cc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e3d0:	ldr	x1, [x26, #432]
  40e3d4:	mov	w0, #0xa                   	// #10
  40e3d8:	bl	401390 <fputc@plt>
  40e3dc:	ldr	x3, [x26, #432]
  40e3e0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e3e4:	add	x0, x0, #0x6d
  40e3e8:	mov	w1, #0x16                  	// #22
  40e3ec:	mov	w2, #0x1                   	// #1
  40e3f0:	bl	401490 <fwrite@plt>
  40e3f4:	ldr	x8, [x19, #40]
  40e3f8:	ldr	x0, [x8, #24]
  40e3fc:	ldr	w1, [x8, #16]
  40e400:	bl	405c94 <printf@plt+0x4794>
  40e404:	ldrb	w8, [x19, #120]
  40e408:	tbnz	w8, #7, 40e46c <printf@plt+0xcf6c>
  40e40c:	ldr	x3, [x26, #432]
  40e410:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e414:	add	x0, x0, #0x84
  40e418:	mov	w1, #0x19                  	// #25
  40e41c:	mov	w2, #0x1                   	// #1
  40e420:	bl	401490 <fwrite@plt>
  40e424:	ldr	x3, [x26, #432]
  40e428:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e42c:	add	x0, x0, #0x9e
  40e430:	mov	w1, #0x56                  	// #86
  40e434:	mov	w2, #0x1                   	// #1
  40e438:	bl	401490 <fwrite@plt>
  40e43c:	ldr	x3, [x26, #432]
  40e440:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e444:	add	x0, x0, #0x7ef
  40e448:	mov	w1, #0x18                  	// #24
  40e44c:	mov	w2, #0x1                   	// #1
  40e450:	bl	401490 <fwrite@plt>
  40e454:	ldr	x3, [x26, #432]
  40e458:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e45c:	add	x0, x0, #0xf5
  40e460:	mov	w1, #0xe                   	// #14
  40e464:	mov	w2, #0x1                   	// #1
  40e468:	bl	401490 <fwrite@plt>
  40e46c:	ldr	x3, [x26, #432]
  40e470:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e474:	add	x0, x0, #0x836
  40e478:	mov	w1, #0x4                   	// #4
  40e47c:	mov	w2, #0x1                   	// #1
  40e480:	bl	401490 <fwrite@plt>
  40e484:	cmp	w20, #0x1
  40e488:	b.le	40e4c4 <printf@plt+0xcfc4>
  40e48c:	mov	x8, sp
  40e490:	mov	w0, w20
  40e494:	bl	412458 <_ZdlPvm@@Base+0xc64>
  40e498:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e49c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e4a0:	add	x2, x2, #0x1d0
  40e4a4:	add	x0, x0, #0x104
  40e4a8:	mov	x1, sp
  40e4ac:	mov	x3, x2
  40e4b0:	mov	x4, x2
  40e4b4:	mov	x5, x2
  40e4b8:	bl	405ff4 <printf@plt+0x4af4>
  40e4bc:	mov	x0, sp
  40e4c0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e4c4:	ldr	w8, [x19, #4]
  40e4c8:	cmp	w8, #0x1
  40e4cc:	b.lt	40e558 <printf@plt+0xd058>  // b.tstop
  40e4d0:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e4d4:	adrp	x22, 414000 <_ZdlPvm@@Base+0x280c>
  40e4d8:	adrp	x23, 415000 <_ZdlPvm@@Base+0x380c>
  40e4dc:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e4e0:	mov	x20, xzr
  40e4e4:	add	x21, x21, #0x248
  40e4e8:	add	x22, x22, #0xf0f
  40e4ec:	add	x23, x23, #0x120
  40e4f0:	add	x24, x24, #0x1d0
  40e4f4:	b	40e504 <printf@plt+0xd004>
  40e4f8:	add	x20, x20, #0x1
  40e4fc:	cmp	x20, w8, sxtw
  40e500:	b.ge	40e558 <printf@plt+0xd058>  // b.tcont
  40e504:	ldr	x9, [x19, #128]
  40e508:	ldrb	w9, [x9, x20]
  40e50c:	cbz	w9, 40e4f8 <printf@plt+0xcff8>
  40e510:	mov	x0, x21
  40e514:	mov	x1, x22
  40e518:	mov	w2, w20
  40e51c:	bl	401340 <sprintf@plt>
  40e520:	mov	x0, sp
  40e524:	mov	x1, x21
  40e528:	bl	411884 <_ZdlPvm@@Base+0x90>
  40e52c:	mov	x1, sp
  40e530:	mov	x0, x23
  40e534:	mov	x2, x24
  40e538:	mov	x3, x24
  40e53c:	mov	x4, x24
  40e540:	mov	x5, x24
  40e544:	bl	405ff4 <printf@plt+0x4af4>
  40e548:	mov	x0, sp
  40e54c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e550:	ldr	w8, [x19, #4]
  40e554:	b	40e4f8 <printf@plt+0xcff8>
  40e558:	ldp	x20, x19, [sp, #80]
  40e55c:	ldp	x22, x21, [sp, #64]
  40e560:	ldp	x24, x23, [sp, #48]
  40e564:	ldp	x26, x25, [sp, #32]
  40e568:	ldp	x29, x30, [sp, #16]
  40e56c:	add	sp, sp, #0x60
  40e570:	ret
  40e574:	b	40e580 <printf@plt+0xd080>
  40e578:	b	40e580 <printf@plt+0xd080>
  40e57c:	b	40e580 <printf@plt+0xd080>
  40e580:	mov	x19, x0
  40e584:	mov	x0, sp
  40e588:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e58c:	mov	x0, x19
  40e590:	bl	4014a0 <_Unwind_Resume@plt>
  40e594:	ldrb	w8, [x0, #120]
  40e598:	tst	w8, #0x1c
  40e59c:	b.eq	40e5e8 <printf@plt+0xd0e8>  // b.none
  40e5a0:	movi	v0.2s, #0x1
  40e5a4:	str	d0, [x0, #104]
  40e5a8:	ldp	w8, w9, [x0, #104]
  40e5ac:	ldrsw	x11, [x0, #4]
  40e5b0:	add	w8, w9, w8
  40e5b4:	cmp	w11, #0x1
  40e5b8:	str	w8, [x0, #112]
  40e5bc:	b.le	40e5e4 <printf@plt+0xd0e4>
  40e5c0:	ldr	x10, [x0, #88]
  40e5c4:	mov	x9, xzr
  40e5c8:	sub	x11, x11, #0x1
  40e5cc:	ldr	w12, [x10, x9, lsl #2]
  40e5d0:	add	x9, x9, #0x1
  40e5d4:	cmp	x9, x11
  40e5d8:	add	w8, w8, w12
  40e5dc:	str	w8, [x0, #112]
  40e5e0:	b.lt	40e5cc <printf@plt+0xd0cc>  // b.tstop
  40e5e4:	ret
  40e5e8:	ldr	w8, [x0]
  40e5ec:	cmp	w8, #0x1
  40e5f0:	b.lt	40e5a8 <printf@plt+0xd0a8>  // b.tstop
  40e5f4:	ldr	x10, [x0, #64]
  40e5f8:	ldrsw	x11, [x0, #4]
  40e5fc:	mov	x9, xzr
  40e600:	mov	w12, #0x1                   	// #1
  40e604:	b	40e614 <printf@plt+0xd114>
  40e608:	add	x9, x9, #0x1
  40e60c:	cmp	x9, x8
  40e610:	b.cs	40e5a8 <printf@plt+0xd0a8>  // b.hs, b.nlast
  40e614:	ldr	x13, [x10, x9, lsl #3]
  40e618:	ldrb	w14, [x13]
  40e61c:	cbz	w14, 40e624 <printf@plt+0xd124>
  40e620:	str	w12, [x0, #104]
  40e624:	ldrb	w13, [x13, x11]
  40e628:	cbz	w13, 40e608 <printf@plt+0xd108>
  40e62c:	str	w12, [x0, #108]
  40e630:	b	40e608 <printf@plt+0xd108>
  40e634:	sub	sp, sp, #0x60
  40e638:	stp	x29, x30, [sp, #16]
  40e63c:	str	x25, [sp, #32]
  40e640:	stp	x24, x23, [sp, #48]
  40e644:	stp	x22, x21, [sp, #64]
  40e648:	stp	x20, x19, [sp, #80]
  40e64c:	add	x29, sp, #0x10
  40e650:	adrp	x25, 429000 <_Znam@GLIBCXX_3.4>
  40e654:	ldr	x3, [x25, #432]
  40e658:	mov	x19, x0
  40e65c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e660:	add	x0, x0, #0x13c
  40e664:	mov	w1, #0x16                  	// #22
  40e668:	mov	w2, #0x1                   	// #1
  40e66c:	bl	401490 <fwrite@plt>
  40e670:	ldr	w8, [x19, #4]
  40e674:	cmp	w8, #0x1
  40e678:	b.lt	40e6f0 <printf@plt+0xd1f0>  // b.tstop
  40e67c:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e680:	adrp	x22, 414000 <_ZdlPvm@@Base+0x280c>
  40e684:	adrp	x23, 415000 <_ZdlPvm@@Base+0x380c>
  40e688:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e68c:	mov	w20, wzr
  40e690:	add	x21, x21, #0x248
  40e694:	add	x22, x22, #0xf0f
  40e698:	add	x23, x23, #0x60
  40e69c:	add	x24, x24, #0x1d0
  40e6a0:	mov	x0, x21
  40e6a4:	mov	x1, x22
  40e6a8:	mov	w2, w20
  40e6ac:	bl	401340 <sprintf@plt>
  40e6b0:	mov	x0, sp
  40e6b4:	mov	x1, x21
  40e6b8:	bl	411884 <_ZdlPvm@@Base+0x90>
  40e6bc:	mov	x1, sp
  40e6c0:	mov	x0, x23
  40e6c4:	mov	x2, x24
  40e6c8:	mov	x3, x24
  40e6cc:	mov	x4, x24
  40e6d0:	mov	x5, x24
  40e6d4:	bl	405ff4 <printf@plt+0x4af4>
  40e6d8:	mov	x0, sp
  40e6dc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e6e0:	ldr	w8, [x19, #4]
  40e6e4:	add	w20, w20, #0x1
  40e6e8:	cmp	w20, w8
  40e6ec:	b.lt	40e6a0 <printf@plt+0xd1a0>  // b.tstop
  40e6f0:	ldr	w0, [x19, #112]
  40e6f4:	mov	x8, sp
  40e6f8:	bl	412458 <_ZdlPvm@@Base+0xc64>
  40e6fc:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e700:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40e704:	add	x2, x2, #0x1d0
  40e708:	add	x0, x0, #0xff5
  40e70c:	mov	x1, sp
  40e710:	mov	x3, x2
  40e714:	mov	x4, x2
  40e718:	mov	x5, x2
  40e71c:	bl	405ff4 <printf@plt+0x4af4>
  40e720:	mov	x0, sp
  40e724:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e728:	ldr	x3, [x25, #432]
  40e72c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e730:	add	x0, x0, #0x153
  40e734:	mov	w1, #0x14                  	// #20
  40e738:	mov	w2, #0x1                   	// #1
  40e73c:	bl	401490 <fwrite@plt>
  40e740:	ldr	x8, [x19, #40]
  40e744:	ldr	x0, [x8, #24]
  40e748:	ldr	w1, [x8, #16]
  40e74c:	bl	405c94 <printf@plt+0x4794>
  40e750:	ldrb	w8, [x19, #120]
  40e754:	tbnz	w8, #7, 40e788 <printf@plt+0xd288>
  40e758:	ldr	x3, [x25, #432]
  40e75c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e760:	add	x0, x0, #0x84
  40e764:	mov	w1, #0x19                  	// #25
  40e768:	mov	w2, #0x1                   	// #1
  40e76c:	bl	401490 <fwrite@plt>
  40e770:	ldr	x3, [x25, #432]
  40e774:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e778:	add	x0, x0, #0x168
  40e77c:	mov	w1, #0x63                  	// #99
  40e780:	mov	w2, #0x1                   	// #1
  40e784:	bl	401490 <fwrite@plt>
  40e788:	ldr	x3, [x25, #432]
  40e78c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e790:	add	x0, x0, #0x1cc
  40e794:	mov	w1, #0x1c                  	// #28
  40e798:	mov	w2, #0x1                   	// #1
  40e79c:	bl	401490 <fwrite@plt>
  40e7a0:	ldr	x8, [x19, #40]
  40e7a4:	ldr	x0, [x8, #24]
  40e7a8:	ldr	w1, [x8, #16]
  40e7ac:	bl	405c94 <printf@plt+0x4794>
  40e7b0:	ldrb	w8, [x19, #120]
  40e7b4:	tbnz	w8, #7, 40e7e8 <printf@plt+0xd2e8>
  40e7b8:	ldr	x3, [x25, #432]
  40e7bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e7c0:	add	x0, x0, #0x1e9
  40e7c4:	mov	w1, #0x69                  	// #105
  40e7c8:	mov	w2, #0x1                   	// #1
  40e7cc:	bl	401490 <fwrite@plt>
  40e7d0:	ldr	x3, [x25, #432]
  40e7d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e7d8:	add	x0, x0, #0x7ef
  40e7dc:	mov	w1, #0x18                  	// #24
  40e7e0:	mov	w2, #0x1                   	// #1
  40e7e4:	bl	401490 <fwrite@plt>
  40e7e8:	ldr	x3, [x25, #432]
  40e7ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e7f0:	add	x0, x0, #0x836
  40e7f4:	mov	w1, #0x4                   	// #4
  40e7f8:	mov	w2, #0x1                   	// #1
  40e7fc:	bl	401490 <fwrite@plt>
  40e800:	ldp	x20, x19, [sp, #80]
  40e804:	ldp	x22, x21, [sp, #64]
  40e808:	ldp	x24, x23, [sp, #48]
  40e80c:	ldr	x25, [sp, #32]
  40e810:	ldp	x29, x30, [sp, #16]
  40e814:	add	sp, sp, #0x60
  40e818:	ret
  40e81c:	b	40e820 <printf@plt+0xd320>
  40e820:	mov	x19, x0
  40e824:	mov	x0, sp
  40e828:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e82c:	mov	x0, x19
  40e830:	bl	4014a0 <_Unwind_Resume@plt>
  40e834:	sub	sp, sp, #0x90
  40e838:	stp	x29, x30, [sp, #48]
  40e83c:	stp	x28, x27, [sp, #64]
  40e840:	stp	x26, x25, [sp, #80]
  40e844:	stp	x24, x23, [sp, #96]
  40e848:	stp	x22, x21, [sp, #112]
  40e84c:	stp	x20, x19, [sp, #128]
  40e850:	add	x29, sp, #0x30
  40e854:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e858:	add	x20, x20, #0x22c
  40e85c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40e860:	mov	x19, x0
  40e864:	add	x1, x1, #0xf40
  40e868:	mov	x0, x20
  40e86c:	mov	w2, wzr
  40e870:	bl	401340 <sprintf@plt>
  40e874:	sub	x0, x29, #0x10
  40e878:	mov	x1, x20
  40e87c:	bl	411884 <_ZdlPvm@@Base+0x90>
  40e880:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e884:	adrp	x0, 414000 <_ZdlPvm@@Base+0x280c>
  40e888:	add	x2, x2, #0x1d0
  40e88c:	add	x0, x0, #0x20a
  40e890:	sub	x1, x29, #0x10
  40e894:	mov	x3, x2
  40e898:	mov	x4, x2
  40e89c:	mov	x5, x2
  40e8a0:	bl	405ff4 <printf@plt+0x4af4>
  40e8a4:	sub	x0, x29, #0x10
  40e8a8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e8ac:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e8b0:	add	x20, x20, #0x210
  40e8b4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40e8b8:	add	x1, x1, #0xf34
  40e8bc:	mov	x0, x20
  40e8c0:	mov	w2, wzr
  40e8c4:	bl	401340 <sprintf@plt>
  40e8c8:	sub	x0, x29, #0x10
  40e8cc:	mov	x1, x20
  40e8d0:	bl	411884 <_ZdlPvm@@Base+0x90>
  40e8d4:	ldr	w0, [x19, #104]
  40e8d8:	add	x8, sp, #0x10
  40e8dc:	bl	412458 <_ZdlPvm@@Base+0xc64>
  40e8e0:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e8e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e8e8:	add	x3, x3, #0x1d0
  40e8ec:	add	x0, x0, #0x253
  40e8f0:	sub	x1, x29, #0x10
  40e8f4:	add	x2, sp, #0x10
  40e8f8:	mov	x4, x3
  40e8fc:	mov	x5, x3
  40e900:	bl	405ff4 <printf@plt+0x4af4>
  40e904:	add	x0, sp, #0x10
  40e908:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e90c:	sub	x0, x29, #0x10
  40e910:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e914:	adrp	x23, 414000 <_ZdlPvm@@Base+0x280c>
  40e918:	adrp	x24, 414000 <_ZdlPvm@@Base+0x280c>
  40e91c:	adrp	x25, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e920:	adrp	x28, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e924:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40e928:	mov	x21, xzr
  40e92c:	add	x23, x23, #0xf3a
  40e930:	add	x24, x24, #0xf34
  40e934:	add	x25, x25, #0x248
  40e938:	add	x28, x28, #0x1d0
  40e93c:	add	x22, x22, #0x21e
  40e940:	add	x26, x20, #0xe
  40e944:	mov	x0, x26
  40e948:	mov	x1, x23
  40e94c:	mov	w2, w21
  40e950:	bl	401340 <sprintf@plt>
  40e954:	sub	x0, x29, #0x10
  40e958:	mov	x1, x26
  40e95c:	bl	411884 <_ZdlPvm@@Base+0x90>
  40e960:	mov	x0, x20
  40e964:	mov	x1, x24
  40e968:	mov	w2, w21
  40e96c:	bl	401340 <sprintf@plt>
  40e970:	add	x0, sp, #0x10
  40e974:	mov	x1, x20
  40e978:	bl	411884 <_ZdlPvm@@Base+0x90>
  40e97c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40e980:	mov	x0, x25
  40e984:	add	x1, x1, #0xf0f
  40e988:	mov	w2, w21
  40e98c:	bl	401340 <sprintf@plt>
  40e990:	mov	x0, sp
  40e994:	mov	x1, x25
  40e998:	bl	411884 <_ZdlPvm@@Base+0x90>
  40e99c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40e9a0:	sub	x1, x29, #0x10
  40e9a4:	add	x2, sp, #0x10
  40e9a8:	mov	x3, sp
  40e9ac:	add	x0, x0, #0x267
  40e9b0:	mov	x4, x28
  40e9b4:	mov	x5, x28
  40e9b8:	bl	405ff4 <printf@plt+0x4af4>
  40e9bc:	mov	x0, sp
  40e9c0:	add	x26, x21, #0x1
  40e9c4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e9c8:	add	x0, sp, #0x10
  40e9cc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e9d0:	sub	x0, x29, #0x10
  40e9d4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40e9d8:	ldrsw	x2, [x19, #4]
  40e9dc:	cmp	x26, x2
  40e9e0:	b.ge	40eb08 <printf@plt+0xd608>  // b.tcont
  40e9e4:	add	x26, x21, #0x1
  40e9e8:	mov	x0, x20
  40e9ec:	mov	x1, x24
  40e9f0:	mov	w2, w26
  40e9f4:	bl	401340 <sprintf@plt>
  40e9f8:	sub	x0, x29, #0x10
  40e9fc:	mov	x1, x20
  40ea00:	bl	411884 <_ZdlPvm@@Base+0x90>
  40ea04:	add	x27, x20, #0xe
  40ea08:	mov	x0, x27
  40ea0c:	mov	x1, x23
  40ea10:	mov	w2, w21
  40ea14:	bl	401340 <sprintf@plt>
  40ea18:	add	x0, sp, #0x10
  40ea1c:	mov	x1, x27
  40ea20:	bl	411884 <_ZdlPvm@@Base+0x90>
  40ea24:	ldr	x8, [x19, #88]
  40ea28:	ldr	w0, [x8, x21, lsl #2]
  40ea2c:	mov	x8, sp
  40ea30:	bl	412458 <_ZdlPvm@@Base+0xc64>
  40ea34:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40ea38:	sub	x1, x29, #0x10
  40ea3c:	add	x2, sp, #0x10
  40ea40:	mov	x3, sp
  40ea44:	add	x0, x0, #0x27d
  40ea48:	mov	x4, x28
  40ea4c:	mov	x5, x28
  40ea50:	bl	405ff4 <printf@plt+0x4af4>
  40ea54:	mov	x0, sp
  40ea58:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ea5c:	add	x0, sp, #0x10
  40ea60:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ea64:	sub	x0, x29, #0x10
  40ea68:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ea6c:	add	x27, x22, #0xe
  40ea70:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40ea74:	mov	x0, x27
  40ea78:	add	x1, x1, #0xf40
  40ea7c:	mov	w2, w26
  40ea80:	bl	401340 <sprintf@plt>
  40ea84:	sub	x0, x29, #0x10
  40ea88:	mov	x1, x27
  40ea8c:	bl	411884 <_ZdlPvm@@Base+0x90>
  40ea90:	mov	x0, x22
  40ea94:	mov	x1, x23
  40ea98:	mov	w2, w21
  40ea9c:	bl	401340 <sprintf@plt>
  40eaa0:	add	x0, sp, #0x10
  40eaa4:	mov	x1, x22
  40eaa8:	bl	411884 <_ZdlPvm@@Base+0x90>
  40eaac:	mov	x0, x20
  40eab0:	mov	x1, x24
  40eab4:	mov	w2, w26
  40eab8:	bl	401340 <sprintf@plt>
  40eabc:	mov	x0, sp
  40eac0:	mov	x1, x20
  40eac4:	bl	411884 <_ZdlPvm@@Base+0x90>
  40eac8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40eacc:	sub	x1, x29, #0x10
  40ead0:	add	x2, sp, #0x10
  40ead4:	mov	x3, sp
  40ead8:	add	x0, x0, #0x29a
  40eadc:	mov	x4, x28
  40eae0:	mov	x5, x28
  40eae4:	bl	405ff4 <printf@plt+0x4af4>
  40eae8:	mov	x0, sp
  40eaec:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40eaf0:	add	x0, sp, #0x10
  40eaf4:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40eaf8:	sub	x0, x29, #0x10
  40eafc:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40eb00:	add	x21, x21, #0x1
  40eb04:	b	40e940 <printf@plt+0xd440>
  40eb08:	add	x20, x22, #0xe
  40eb0c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40eb10:	add	x1, x1, #0xf40
  40eb14:	mov	x0, x20
  40eb18:	bl	401340 <sprintf@plt>
  40eb1c:	sub	x0, x29, #0x10
  40eb20:	mov	x1, x20
  40eb24:	bl	411884 <_ZdlPvm@@Base+0x90>
  40eb28:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40eb2c:	add	x1, x1, #0xf3a
  40eb30:	mov	x0, x22
  40eb34:	mov	w2, w21
  40eb38:	bl	401340 <sprintf@plt>
  40eb3c:	add	x0, sp, #0x10
  40eb40:	mov	x1, x22
  40eb44:	bl	411884 <_ZdlPvm@@Base+0x90>
  40eb48:	ldr	w0, [x19, #108]
  40eb4c:	mov	x8, sp
  40eb50:	bl	412458 <_ZdlPvm@@Base+0xc64>
  40eb54:	adrp	x4, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40eb58:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40eb5c:	add	x4, x4, #0x1d0
  40eb60:	add	x0, x0, #0x27d
  40eb64:	sub	x1, x29, #0x10
  40eb68:	add	x2, sp, #0x10
  40eb6c:	mov	x3, sp
  40eb70:	mov	x5, x4
  40eb74:	bl	405ff4 <printf@plt+0x4af4>
  40eb78:	mov	x0, sp
  40eb7c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40eb80:	add	x0, sp, #0x10
  40eb84:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40eb88:	sub	x0, x29, #0x10
  40eb8c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40eb90:	ldr	w2, [x19, #4]
  40eb94:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40eb98:	add	x20, x20, #0x22c
  40eb9c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40eba0:	add	x1, x1, #0xf40
  40eba4:	mov	x0, x20
  40eba8:	bl	401340 <sprintf@plt>
  40ebac:	sub	x0, x29, #0x10
  40ebb0:	mov	x1, x20
  40ebb4:	bl	411884 <_ZdlPvm@@Base+0x90>
  40ebb8:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ebbc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40ebc0:	add	x2, x2, #0x1d0
  40ebc4:	add	x0, x0, #0x2b2
  40ebc8:	sub	x1, x29, #0x10
  40ebcc:	mov	x3, x2
  40ebd0:	mov	x4, x2
  40ebd4:	mov	x5, x2
  40ebd8:	bl	405ff4 <printf@plt+0x4af4>
  40ebdc:	sub	x0, x29, #0x10
  40ebe0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ebe4:	ldrb	w8, [x19, #120]
  40ebe8:	tbz	w8, #4, 40ec94 <printf@plt+0xd794>
  40ebec:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ebf0:	add	x20, x20, #0x22c
  40ebf4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40ebf8:	add	x1, x1, #0xf40
  40ebfc:	mov	x0, x20
  40ec00:	mov	w2, wzr
  40ec04:	bl	401340 <sprintf@plt>
  40ec08:	sub	x0, x29, #0x10
  40ec0c:	mov	x1, x20
  40ec10:	bl	411884 <_ZdlPvm@@Base+0x90>
  40ec14:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ec18:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40ec1c:	add	x2, x2, #0x1d0
  40ec20:	add	x0, x0, #0x2c1
  40ec24:	sub	x1, x29, #0x10
  40ec28:	mov	x3, x2
  40ec2c:	mov	x4, x2
  40ec30:	mov	x5, x2
  40ec34:	bl	405ff4 <printf@plt+0x4af4>
  40ec38:	sub	x0, x29, #0x10
  40ec3c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ec40:	ldr	w2, [x19, #4]
  40ec44:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ec48:	add	x19, x19, #0x22c
  40ec4c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40ec50:	add	x1, x1, #0xf40
  40ec54:	mov	x0, x19
  40ec58:	bl	401340 <sprintf@plt>
  40ec5c:	sub	x0, x29, #0x10
  40ec60:	mov	x1, x19
  40ec64:	bl	411884 <_ZdlPvm@@Base+0x90>
  40ec68:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ec6c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  40ec70:	add	x2, x2, #0x1d0
  40ec74:	add	x0, x0, #0x2cd
  40ec78:	sub	x1, x29, #0x10
  40ec7c:	mov	x3, x2
  40ec80:	mov	x4, x2
  40ec84:	mov	x5, x2
  40ec88:	bl	405ff4 <printf@plt+0x4af4>
  40ec8c:	sub	x0, x29, #0x10
  40ec90:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ec94:	ldp	x20, x19, [sp, #128]
  40ec98:	ldp	x22, x21, [sp, #112]
  40ec9c:	ldp	x24, x23, [sp, #96]
  40eca0:	ldp	x26, x25, [sp, #80]
  40eca4:	ldp	x28, x27, [sp, #64]
  40eca8:	ldp	x29, x30, [sp, #48]
  40ecac:	add	sp, sp, #0x90
  40ecb0:	ret
  40ecb4:	b	40ed1c <printf@plt+0xd81c>
  40ecb8:	b	40ed1c <printf@plt+0xd81c>
  40ecbc:	b	40ed1c <printf@plt+0xd81c>
  40ecc0:	b	40ecf0 <printf@plt+0xd7f0>
  40ecc4:	b	40ed00 <printf@plt+0xd800>
  40ecc8:	b	40ed1c <printf@plt+0xd81c>
  40eccc:	b	40ed00 <printf@plt+0xd800>
  40ecd0:	b	40ed1c <printf@plt+0xd81c>
  40ecd4:	b	40ed1c <printf@plt+0xd81c>
  40ecd8:	b	40ecf0 <printf@plt+0xd7f0>
  40ecdc:	b	40ed00 <printf@plt+0xd800>
  40ece0:	b	40ed1c <printf@plt+0xd81c>
  40ece4:	b	40ecf0 <printf@plt+0xd7f0>
  40ece8:	b	40ed00 <printf@plt+0xd800>
  40ecec:	b	40ed1c <printf@plt+0xd81c>
  40ecf0:	mov	x19, x0
  40ecf4:	mov	x0, sp
  40ecf8:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ecfc:	b	40ed04 <printf@plt+0xd804>
  40ed00:	mov	x19, x0
  40ed04:	add	x0, sp, #0x10
  40ed08:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ed0c:	sub	x0, x29, #0x10
  40ed10:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ed14:	mov	x0, x19
  40ed18:	bl	4014a0 <_Unwind_Resume@plt>
  40ed1c:	mov	x19, x0
  40ed20:	sub	x0, x29, #0x10
  40ed24:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ed28:	mov	x0, x19
  40ed2c:	bl	4014a0 <_Unwind_Resume@plt>
  40ed30:	sub	sp, sp, #0x70
  40ed34:	stp	x29, x30, [sp, #32]
  40ed38:	stp	x26, x25, [sp, #48]
  40ed3c:	stp	x24, x23, [sp, #64]
  40ed40:	stp	x22, x21, [sp, #80]
  40ed44:	stp	x20, x19, [sp, #96]
  40ed48:	add	x29, sp, #0x20
  40ed4c:	ldr	w8, [x0, #4]
  40ed50:	cmp	w8, #0x1
  40ed54:	b.lt	40ef10 <printf@plt+0xda10>  // b.tstop
  40ed58:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ed5c:	adrp	x22, 414000 <_ZdlPvm@@Base+0x280c>
  40ed60:	adrp	x23, 415000 <_ZdlPvm@@Base+0x380c>
  40ed64:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ed68:	adrp	x25, 415000 <_ZdlPvm@@Base+0x380c>
  40ed6c:	mov	x19, x0
  40ed70:	mov	x20, xzr
  40ed74:	mov	w26, #0xffffffff            	// #-1
  40ed78:	add	x21, x21, #0x248
  40ed7c:	add	x22, x22, #0xf0f
  40ed80:	add	x23, x23, #0x2d9
  40ed84:	add	x24, x24, #0x1d0
  40ed88:	add	x25, x25, #0x2e7
  40ed8c:	b	40edd4 <printf@plt+0xd8d4>
  40ed90:	bl	401340 <sprintf@plt>
  40ed94:	add	x0, sp, #0x10
  40ed98:	mov	x1, x21
  40ed9c:	bl	411884 <_ZdlPvm@@Base+0x90>
  40eda0:	add	x1, sp, #0x10
  40eda4:	mov	x0, x25
  40eda8:	mov	x2, x24
  40edac:	mov	x3, x24
  40edb0:	mov	x4, x24
  40edb4:	mov	x5, x24
  40edb8:	bl	405ff4 <printf@plt+0x4af4>
  40edbc:	add	x0, sp, #0x10
  40edc0:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40edc4:	ldrsw	x8, [x19, #4]
  40edc8:	add	x20, x20, #0x1
  40edcc:	cmp	x20, x8
  40edd0:	b.ge	40ee2c <printf@plt+0xd92c>  // b.tcont
  40edd4:	ldr	x8, [x19, #96]
  40edd8:	ldrb	w8, [x8, x20]
  40eddc:	cbz	w8, 40edc4 <printf@plt+0xd8c4>
  40ede0:	mov	x0, x21
  40ede4:	mov	x1, x22
  40ede8:	mov	w2, w20
  40edec:	tbz	w26, #31, 40ed90 <printf@plt+0xd890>
  40edf0:	bl	401340 <sprintf@plt>
  40edf4:	add	x0, sp, #0x10
  40edf8:	mov	x1, x21
  40edfc:	bl	411884 <_ZdlPvm@@Base+0x90>
  40ee00:	add	x1, sp, #0x10
  40ee04:	mov	x0, x23
  40ee08:	mov	x2, x24
  40ee0c:	mov	x3, x24
  40ee10:	mov	x4, x24
  40ee14:	mov	x5, x24
  40ee18:	bl	405ff4 <printf@plt+0x4af4>
  40ee1c:	add	x0, sp, #0x10
  40ee20:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ee24:	mov	w26, w20
  40ee28:	b	40edc4 <printf@plt+0xd8c4>
  40ee2c:	tbnz	w26, #31, 40ef10 <printf@plt+0xda10>
  40ee30:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  40ee34:	ldr	x1, [x8, #432]
  40ee38:	mov	w0, #0xa                   	// #10
  40ee3c:	bl	4012b0 <putc@plt>
  40ee40:	ldr	w8, [x19, #4]
  40ee44:	add	w9, w26, #0x1
  40ee48:	cmp	w9, w8
  40ee4c:	b.ge	40ef10 <printf@plt+0xda10>  // b.tcont
  40ee50:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ee54:	adrp	x22, 414000 <_ZdlPvm@@Base+0x280c>
  40ee58:	adrp	x23, 415000 <_ZdlPvm@@Base+0x380c>
  40ee5c:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ee60:	mov	x25, xzr
  40ee64:	mov	w20, w26
  40ee68:	sxtw	x26, w9
  40ee6c:	add	x21, x21, #0x248
  40ee70:	add	x22, x22, #0xf0f
  40ee74:	add	x23, x23, #0x2f0
  40ee78:	add	x24, x24, #0x1d0
  40ee7c:	b	40eea4 <printf@plt+0xd9a4>
  40ee80:	mov	x0, sp
  40ee84:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ee88:	add	x0, sp, #0x10
  40ee8c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ee90:	ldr	w8, [x19, #4]
  40ee94:	add	x25, x25, #0x1
  40ee98:	add	x9, x26, x25
  40ee9c:	cmp	x9, w8, sxtw
  40eea0:	b.ge	40ef10 <printf@plt+0xda10>  // b.tcont
  40eea4:	ldr	x9, [x19, #96]
  40eea8:	add	x9, x9, x26
  40eeac:	ldrb	w9, [x9, x25]
  40eeb0:	cbz	w9, 40ee94 <printf@plt+0xd994>
  40eeb4:	add	w8, w20, w25
  40eeb8:	add	w2, w8, #0x1
  40eebc:	mov	x0, x21
  40eec0:	mov	x1, x22
  40eec4:	bl	401340 <sprintf@plt>
  40eec8:	add	x0, sp, #0x10
  40eecc:	mov	x1, x21
  40eed0:	bl	411884 <_ZdlPvm@@Base+0x90>
  40eed4:	mov	x0, x21
  40eed8:	mov	x1, x22
  40eedc:	mov	w2, w20
  40eee0:	bl	401340 <sprintf@plt>
  40eee4:	mov	x0, sp
  40eee8:	mov	x1, x21
  40eeec:	bl	411884 <_ZdlPvm@@Base+0x90>
  40eef0:	add	x1, sp, #0x10
  40eef4:	mov	x2, sp
  40eef8:	mov	x0, x23
  40eefc:	mov	x3, x24
  40ef00:	mov	x4, x24
  40ef04:	mov	x5, x24
  40ef08:	bl	405ff4 <printf@plt+0x4af4>
  40ef0c:	b	40ee80 <printf@plt+0xd980>
  40ef10:	ldp	x20, x19, [sp, #96]
  40ef14:	ldp	x22, x21, [sp, #80]
  40ef18:	ldp	x24, x23, [sp, #64]
  40ef1c:	ldp	x26, x25, [sp, #48]
  40ef20:	ldp	x29, x30, [sp, #32]
  40ef24:	add	sp, sp, #0x70
  40ef28:	ret
  40ef2c:	mov	x19, x0
  40ef30:	mov	x0, sp
  40ef34:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ef38:	b	40ef48 <printf@plt+0xda48>
  40ef3c:	b	40ef44 <printf@plt+0xda44>
  40ef40:	b	40ef44 <printf@plt+0xda44>
  40ef44:	mov	x19, x0
  40ef48:	add	x0, sp, #0x10
  40ef4c:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40ef50:	mov	x0, x19
  40ef54:	bl	4014a0 <_Unwind_Resume@plt>
  40ef58:	stp	x29, x30, [sp, #-64]!
  40ef5c:	str	x23, [sp, #16]
  40ef60:	stp	x22, x21, [sp, #32]
  40ef64:	stp	x20, x19, [sp, #48]
  40ef68:	mov	x29, sp
  40ef6c:	ldr	x8, [x0, #72]
  40ef70:	mov	x19, x3
  40ef74:	mov	x20, x0
  40ef78:	mov	w22, w1
  40ef7c:	ldrb	w8, [x8, w1, sxtw]
  40ef80:	mov	w21, w2
  40ef84:	cbz	w8, 40efc0 <printf@plt+0xdac0>
  40ef88:	ldr	w9, [x20]
  40ef8c:	sub	w9, w9, #0x1
  40ef90:	cmp	w9, w22
  40ef94:	b.le	40efc0 <printf@plt+0xdac0>
  40ef98:	adrp	x9, 415000 <_ZdlPvm@@Base+0x380c>
  40ef9c:	adrp	x10, 415000 <_ZdlPvm@@Base+0x380c>
  40efa0:	add	x9, x9, #0x404
  40efa4:	add	x10, x10, #0x3f5
  40efa8:	cmp	w8, #0x2
  40efac:	csel	x1, x10, x9, eq  // eq = none
  40efb0:	mov	x0, x19
  40efb4:	bl	411a3c <_ZdlPvm@@Base+0x248>
  40efb8:	add	w22, w22, #0x1
  40efbc:	b	40efdc <printf@plt+0xdadc>
  40efc0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40efc4:	add	x1, x1, #0x1e1
  40efc8:	mov	x0, x19
  40efcc:	bl	411a3c <_ZdlPvm@@Base+0x248>
  40efd0:	cbz	w22, 40f1fc <printf@plt+0xdcfc>
  40efd4:	ldr	x23, [x20, #24]
  40efd8:	cbnz	x23, 40f038 <printf@plt+0xdb38>
  40efdc:	cmp	w21, #0x1
  40efe0:	b.lt	40f074 <printf@plt+0xdb74>  // b.tstop
  40efe4:	ldr	x8, [x20, #56]
  40efe8:	add	x8, x8, w22, sxtw #3
  40efec:	ldur	x8, [x8, #-8]
  40eff0:	add	x8, x8, w21, sxtw #3
  40eff4:	ldur	x23, [x8, #-8]
  40eff8:	cbz	x23, 40f08c <printf@plt+0xdb8c>
  40effc:	ldp	w8, w9, [x23, #32]
  40f000:	cmp	w8, w9
  40f004:	b.ne	40f088 <printf@plt+0xdb88>  // b.any
  40f008:	ldr	x8, [x23]
  40f00c:	mov	x0, x23
  40f010:	ldr	x8, [x8, #64]
  40f014:	blr	x8
  40f018:	cbz	x0, 40f100 <printf@plt+0xdc00>
  40f01c:	mov	w23, #0x2                   	// #2
  40f020:	ldr	w8, [x20, #4]
  40f024:	cmp	w8, w21
  40f028:	b.gt	40f098 <printf@plt+0xdb98>
  40f02c:	b	40f124 <printf@plt+0xdc24>
  40f030:	ldr	x23, [x23, #8]
  40f034:	cbz	x23, 40efdc <printf@plt+0xdadc>
  40f038:	ldr	w8, [x23, #16]
  40f03c:	cmp	w8, w22
  40f040:	b.gt	40efdc <printf@plt+0xdadc>
  40f044:	b.ne	40f030 <printf@plt+0xdb30>  // b.any
  40f048:	ldr	x8, [x23]
  40f04c:	mov	x0, x23
  40f050:	ldr	x8, [x8, #24]
  40f054:	blr	x8
  40f058:	cbnz	w0, 40f1fc <printf@plt+0xdcfc>
  40f05c:	ldr	x8, [x23]
  40f060:	mov	x0, x23
  40f064:	ldr	x8, [x8, #32]
  40f068:	blr	x8
  40f06c:	cbz	w0, 40f030 <printf@plt+0xdb30>
  40f070:	b	40f1fc <printf@plt+0xdcfc>
  40f074:	mov	w23, wzr
  40f078:	ldr	w8, [x20, #4]
  40f07c:	cmp	w8, w21
  40f080:	b.gt	40f098 <printf@plt+0xdb98>
  40f084:	b	40f124 <printf@plt+0xdc24>
  40f088:	mov	w23, wzr
  40f08c:	ldr	w8, [x20, #4]
  40f090:	cmp	w8, w21
  40f094:	b.le	40f124 <printf@plt+0xdc24>
  40f098:	ldr	x8, [x20, #56]
  40f09c:	sxtw	x9, w22
  40f0a0:	sub	x22, x9, #0x1
  40f0a4:	ldr	x8, [x8, x22, lsl #3]
  40f0a8:	ldr	x21, [x8, w21, sxtw #3]
  40f0ac:	cbz	x21, 40f130 <printf@plt+0xdc30>
  40f0b0:	ldp	w8, w9, [x21, #32]
  40f0b4:	cmp	w8, w9
  40f0b8:	b.ne	40f0e8 <printf@plt+0xdbe8>  // b.any
  40f0bc:	ldr	x8, [x21]
  40f0c0:	mov	x0, x21
  40f0c4:	ldr	x8, [x8, #64]
  40f0c8:	blr	x8
  40f0cc:	cbz	x0, 40f198 <printf@plt+0xdc98>
  40f0d0:	mov	w21, #0x2                   	// #2
  40f0d4:	ldr	x8, [x20, #72]
  40f0d8:	ldrb	w8, [x8, x22]
  40f0dc:	cmp	w8, #0x2
  40f0e0:	b.ne	40f140 <printf@plt+0xdc40>  // b.any
  40f0e4:	b	40f1c0 <printf@plt+0xdcc0>
  40f0e8:	mov	w21, wzr
  40f0ec:	ldr	x8, [x20, #72]
  40f0f0:	ldrb	w8, [x8, x22]
  40f0f4:	cmp	w8, #0x2
  40f0f8:	b.ne	40f140 <printf@plt+0xdc40>  // b.any
  40f0fc:	b	40f1c0 <printf@plt+0xdcc0>
  40f100:	ldr	x8, [x23]
  40f104:	mov	x0, x23
  40f108:	ldr	x8, [x8, #56]
  40f10c:	blr	x8
  40f110:	cmp	x0, #0x0
  40f114:	cset	w23, ne  // ne = any
  40f118:	ldr	w8, [x20, #4]
  40f11c:	cmp	w8, w21
  40f120:	b.gt	40f098 <printf@plt+0xdb98>
  40f124:	sub	w8, w22, #0x1
  40f128:	mov	w21, wzr
  40f12c:	sxtw	x22, w8
  40f130:	ldr	x8, [x20, #72]
  40f134:	ldrb	w8, [x8, x22]
  40f138:	cmp	w8, #0x2
  40f13c:	b.eq	40f1c0 <printf@plt+0xdcc0>  // b.none
  40f140:	cbnz	w8, 40f1fc <printf@plt+0xdcfc>
  40f144:	orr	w8, w21, w23
  40f148:	cbz	w8, 40f1fc <printf@plt+0xdcfc>
  40f14c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  40f150:	add	x1, x1, #0x41c
  40f154:	mov	x0, x19
  40f158:	bl	411c10 <_ZdlPvm@@Base+0x41c>
  40f15c:	cmp	w23, #0x2
  40f160:	b.ne	40f16c <printf@plt+0xdc6c>  // b.any
  40f164:	cmp	w21, #0x2
  40f168:	b.ne	40f210 <printf@plt+0xdd10>  // b.any
  40f16c:	cmp	w23, #0x2
  40f170:	b.eq	40f17c <printf@plt+0xdc7c>  // b.none
  40f174:	cmp	w21, #0x2
  40f178:	b.eq	40f210 <printf@plt+0xdd10>  // b.none
  40f17c:	cmp	w23, #0x2
  40f180:	b.ne	40f1fc <printf@plt+0xdcfc>  // b.any
  40f184:	cmp	w21, #0x2
  40f188:	b.ne	40f1fc <printf@plt+0xdcfc>  // b.any
  40f18c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40f190:	add	x1, x1, #0x55f
  40f194:	b	40f218 <printf@plt+0xdd18>
  40f198:	ldr	x8, [x21]
  40f19c:	mov	x0, x21
  40f1a0:	ldr	x8, [x8, #56]
  40f1a4:	blr	x8
  40f1a8:	cmp	x0, #0x0
  40f1ac:	cset	w21, ne  // ne = any
  40f1b0:	ldr	x8, [x20, #72]
  40f1b4:	ldrb	w8, [x8, x22]
  40f1b8:	cmp	w8, #0x2
  40f1bc:	b.ne	40f140 <printf@plt+0xdc40>  // b.any
  40f1c0:	cmp	w23, #0x2
  40f1c4:	b.ne	40f1d0 <printf@plt+0xdcd0>  // b.any
  40f1c8:	cmp	w21, #0x2
  40f1cc:	b.ne	40f1e0 <printf@plt+0xdce0>  // b.any
  40f1d0:	cmp	w23, #0x2
  40f1d4:	b.eq	40f1ec <printf@plt+0xdcec>  // b.none
  40f1d8:	cmp	w21, #0x2
  40f1dc:	b.ne	40f1ec <printf@plt+0xdcec>  // b.any
  40f1e0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  40f1e4:	add	x1, x1, #0x410
  40f1e8:	b	40f218 <printf@plt+0xdd18>
  40f1ec:	cmp	w23, #0x1
  40f1f0:	b.eq	40f210 <printf@plt+0xdd10>  // b.none
  40f1f4:	cmp	w21, #0x1
  40f1f8:	b.eq	40f210 <printf@plt+0xdd10>  // b.none
  40f1fc:	ldp	x20, x19, [sp, #48]
  40f200:	ldp	x22, x21, [sp, #32]
  40f204:	ldr	x23, [sp, #16]
  40f208:	ldp	x29, x30, [sp], #64
  40f20c:	ret
  40f210:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40f214:	add	x1, x1, #0x44d
  40f218:	mov	x0, x19
  40f21c:	ldp	x20, x19, [sp, #48]
  40f220:	ldp	x22, x21, [sp, #32]
  40f224:	ldr	x23, [sp, #16]
  40f228:	ldp	x29, x30, [sp], #64
  40f22c:	b	411c10 <_ZdlPvm@@Base+0x41c>
  40f230:	stp	x29, x30, [sp, #-80]!
  40f234:	str	x25, [sp, #16]
  40f238:	stp	x24, x23, [sp, #32]
  40f23c:	stp	x22, x21, [sp, #48]
  40f240:	stp	x20, x19, [sp, #64]
  40f244:	mov	x29, sp
  40f248:	mov	w22, w1
  40f24c:	mov	x19, x3
  40f250:	mov	w21, w2
  40f254:	mov	x20, x0
  40f258:	subs	w8, w1, #0x1
  40f25c:	sxtw	x24, w22
  40f260:	b.lt	40f2d8 <printf@plt+0xddd8>  // b.tstop
  40f264:	ldr	x9, [x20, #72]
  40f268:	ldrb	w9, [x9, x24]
  40f26c:	cbz	w9, 40f2d8 <printf@plt+0xddd8>
  40f270:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40f274:	add	x1, x1, #0x1e1
  40f278:	mov	w22, w8
  40f27c:	mov	x0, x19
  40f280:	bl	411a3c <_ZdlPvm@@Base+0x248>
  40f284:	cmp	w21, #0x1
  40f288:	b.lt	40f2f8 <printf@plt+0xddf8>  // b.tstop
  40f28c:	ldr	x8, [x20, #56]
  40f290:	add	x8, x8, w22, sxtw #3
  40f294:	ldr	x8, [x8, #8]
  40f298:	add	x8, x8, w21, sxtw #3
  40f29c:	ldur	x23, [x8, #-8]
  40f2a0:	cbz	x23, 40f33c <printf@plt+0xde3c>
  40f2a4:	ldp	w8, w9, [x23, #32]
  40f2a8:	cmp	w8, w9
  40f2ac:	b.ne	40f338 <printf@plt+0xde38>  // b.any
  40f2b0:	ldr	x8, [x23]
  40f2b4:	mov	x0, x23
  40f2b8:	ldr	x8, [x8, #64]
  40f2bc:	blr	x8
  40f2c0:	cbz	x0, 40f3b0 <printf@plt+0xdeb0>
  40f2c4:	mov	w23, #0x2                   	// #2
  40f2c8:	ldr	w8, [x20, #4]
  40f2cc:	cmp	w8, w21
  40f2d0:	b.gt	40f348 <printf@plt+0xde48>
  40f2d4:	b	40f3d4 <printf@plt+0xded4>
  40f2d8:	ldr	x23, [x20, #24]
  40f2dc:	cbz	x23, 40f4f8 <printf@plt+0xdff8>
  40f2e0:	ldr	w8, [x23, #16]
  40f2e4:	cmp	w8, w22
  40f2e8:	b.gt	40f30c <printf@plt+0xde0c>
  40f2ec:	ldr	x23, [x23, #8]
  40f2f0:	cbnz	x23, 40f2e0 <printf@plt+0xdde0>
  40f2f4:	b	40f4f8 <printf@plt+0xdff8>
  40f2f8:	mov	w23, wzr
  40f2fc:	ldr	w8, [x20, #4]
  40f300:	cmp	w8, w21
  40f304:	b.gt	40f348 <printf@plt+0xde48>
  40f308:	b	40f3d4 <printf@plt+0xded4>
  40f30c:	add	w25, w22, #0x1
  40f310:	cmp	w8, w25
  40f314:	b.ne	40f4f0 <printf@plt+0xdff0>  // b.any
  40f318:	ldr	x8, [x23]
  40f31c:	mov	x0, x23
  40f320:	ldr	x8, [x8, #32]
  40f324:	blr	x8
  40f328:	cbz	w0, 40f4ec <printf@plt+0xdfec>
  40f32c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  40f330:	add	x1, x1, #0x410
  40f334:	b	40f510 <printf@plt+0xe010>
  40f338:	mov	w23, wzr
  40f33c:	ldr	w8, [x20, #4]
  40f340:	cmp	w8, w21
  40f344:	b.le	40f3d4 <printf@plt+0xded4>
  40f348:	ldr	x8, [x20, #56]
  40f34c:	sxtw	x9, w22
  40f350:	add	x22, x9, #0x1
  40f354:	ldr	x8, [x8, x22, lsl #3]
  40f358:	ldr	x21, [x8, w21, sxtw #3]
  40f35c:	cbz	x21, 40f3e0 <printf@plt+0xdee0>
  40f360:	ldp	w8, w9, [x21, #32]
  40f364:	cmp	w8, w9
  40f368:	b.ne	40f398 <printf@plt+0xde98>  // b.any
  40f36c:	ldr	x8, [x21]
  40f370:	mov	x0, x21
  40f374:	ldr	x8, [x8, #64]
  40f378:	blr	x8
  40f37c:	cbz	x0, 40f438 <printf@plt+0xdf38>
  40f380:	mov	w21, #0x2                   	// #2
  40f384:	ldr	x8, [x20, #72]
  40f388:	ldrb	w8, [x8, x22]
  40f38c:	cmp	w8, #0x2
  40f390:	b.ne	40f3f0 <printf@plt+0xdef0>  // b.any
  40f394:	b	40f460 <printf@plt+0xdf60>
  40f398:	mov	w21, wzr
  40f39c:	ldr	x8, [x20, #72]
  40f3a0:	ldrb	w8, [x8, x22]
  40f3a4:	cmp	w8, #0x2
  40f3a8:	b.ne	40f3f0 <printf@plt+0xdef0>  // b.any
  40f3ac:	b	40f460 <printf@plt+0xdf60>
  40f3b0:	ldr	x8, [x23]
  40f3b4:	mov	x0, x23
  40f3b8:	ldr	x8, [x8, #56]
  40f3bc:	blr	x8
  40f3c0:	cmp	x0, #0x0
  40f3c4:	cset	w23, ne  // ne = any
  40f3c8:	ldr	w8, [x20, #4]
  40f3cc:	cmp	w8, w21
  40f3d0:	b.gt	40f348 <printf@plt+0xde48>
  40f3d4:	add	w8, w22, #0x1
  40f3d8:	mov	w21, wzr
  40f3dc:	sxtw	x22, w8
  40f3e0:	ldr	x8, [x20, #72]
  40f3e4:	ldrb	w8, [x8, x22]
  40f3e8:	cmp	w8, #0x2
  40f3ec:	b.eq	40f460 <printf@plt+0xdf60>  // b.none
  40f3f0:	cbnz	w8, 40f4d4 <printf@plt+0xdfd4>
  40f3f4:	orr	w8, w21, w23
  40f3f8:	cbz	w8, 40f4d4 <printf@plt+0xdfd4>
  40f3fc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  40f400:	add	x1, x1, #0x41a
  40f404:	mov	x0, x19
  40f408:	bl	411a3c <_ZdlPvm@@Base+0x248>
  40f40c:	cmp	w23, #0x2
  40f410:	b.ne	40f41c <printf@plt+0xdf1c>  // b.any
  40f414:	cmp	w21, #0x2
  40f418:	b.ne	40f42c <printf@plt+0xdf2c>  // b.any
  40f41c:	cmp	w23, #0x2
  40f420:	b.eq	40f4a0 <printf@plt+0xdfa0>  // b.none
  40f424:	cmp	w21, #0x2
  40f428:	b.ne	40f4a0 <printf@plt+0xdfa0>  // b.any
  40f42c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40f430:	add	x1, x1, #0x55f
  40f434:	b	40f4b8 <printf@plt+0xdfb8>
  40f438:	ldr	x8, [x21]
  40f43c:	mov	x0, x21
  40f440:	ldr	x8, [x8, #56]
  40f444:	blr	x8
  40f448:	cmp	x0, #0x0
  40f44c:	cset	w21, ne  // ne = any
  40f450:	ldr	x8, [x20, #72]
  40f454:	ldrb	w8, [x8, x22]
  40f458:	cmp	w8, #0x2
  40f45c:	b.ne	40f3f0 <printf@plt+0xdef0>  // b.any
  40f460:	cmp	w23, #0x2
  40f464:	b.ne	40f47c <printf@plt+0xdf7c>  // b.any
  40f468:	cmp	w21, #0x2
  40f46c:	b.ne	40f47c <printf@plt+0xdf7c>  // b.any
  40f470:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  40f474:	add	x1, x1, #0x410
  40f478:	b	40f4b8 <printf@plt+0xdfb8>
  40f47c:	cmp	w23, #0x2
  40f480:	b.eq	40f4d4 <printf@plt+0xdfd4>  // b.none
  40f484:	cmp	w21, #0x2
  40f488:	b.eq	40f4d4 <printf@plt+0xdfd4>  // b.none
  40f48c:	cmp	w23, #0x1
  40f490:	b.eq	40f4b0 <printf@plt+0xdfb0>  // b.none
  40f494:	cmp	w21, #0x1
  40f498:	b.ne	40f4d4 <printf@plt+0xdfd4>  // b.any
  40f49c:	b	40f4b0 <printf@plt+0xdfb0>
  40f4a0:	cmp	w23, #0x2
  40f4a4:	b.ne	40f4d4 <printf@plt+0xdfd4>  // b.any
  40f4a8:	cmp	w21, #0x2
  40f4ac:	b.ne	40f4d4 <printf@plt+0xdfd4>  // b.any
  40f4b0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40f4b4:	add	x1, x1, #0x44d
  40f4b8:	mov	x0, x19
  40f4bc:	ldp	x20, x19, [sp, #64]
  40f4c0:	ldp	x22, x21, [sp, #48]
  40f4c4:	ldp	x24, x23, [sp, #32]
  40f4c8:	ldr	x25, [sp, #16]
  40f4cc:	ldp	x29, x30, [sp], #80
  40f4d0:	b	411c10 <_ZdlPvm@@Base+0x41c>
  40f4d4:	ldp	x20, x19, [sp, #64]
  40f4d8:	ldp	x22, x21, [sp, #48]
  40f4dc:	ldp	x24, x23, [sp, #32]
  40f4e0:	ldr	x25, [sp, #16]
  40f4e4:	ldp	x29, x30, [sp], #80
  40f4e8:	ret
  40f4ec:	ldr	w8, [x23, #16]
  40f4f0:	cmp	w8, w25
  40f4f4:	b.eq	40f508 <printf@plt+0xe008>  // b.none
  40f4f8:	ldr	w8, [x20]
  40f4fc:	sub	w8, w8, #0x1
  40f500:	cmp	w8, w22
  40f504:	b.ne	40f52c <printf@plt+0xe02c>  // b.any
  40f508:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40f50c:	add	x1, x1, #0x1e1
  40f510:	mov	x0, x19
  40f514:	ldp	x20, x19, [sp, #64]
  40f518:	ldp	x22, x21, [sp, #48]
  40f51c:	ldp	x24, x23, [sp, #32]
  40f520:	ldr	x25, [sp, #16]
  40f524:	ldp	x29, x30, [sp], #80
  40f528:	b	411a3c <_ZdlPvm@@Base+0x248>
  40f52c:	ldr	x8, [x20, #72]
  40f530:	add	x8, x24, x8
  40f534:	ldrb	w8, [x8, #1]
  40f538:	cmp	w8, #0x1
  40f53c:	b.eq	40f554 <printf@plt+0xe054>  // b.none
  40f540:	cmp	w8, #0x2
  40f544:	b.ne	40f560 <printf@plt+0xe060>  // b.any
  40f548:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  40f54c:	add	x1, x1, #0x414
  40f550:	b	40f27c <printf@plt+0xdd7c>
  40f554:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  40f558:	add	x1, x1, #0x655
  40f55c:	b	40f27c <printf@plt+0xdd7c>
  40f560:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40f564:	add	x1, x1, #0x1e1
  40f568:	b	40f27c <printf@plt+0xdd7c>
  40f56c:	stp	x29, x30, [sp, #-64]!
  40f570:	stp	x24, x23, [sp, #16]
  40f574:	stp	x22, x21, [sp, #32]
  40f578:	stp	x20, x19, [sp, #48]
  40f57c:	mov	x29, sp
  40f580:	mov	x22, x0
  40f584:	mov	w0, #0x38                  	// #56
  40f588:	mov	w24, w4
  40f58c:	mov	w19, w3
  40f590:	mov	w20, w2
  40f594:	mov	w23, w1
  40f598:	bl	411744 <_Znwm@@Base>
  40f59c:	ldr	x8, [x22, #16]
  40f5a0:	mov	x21, x0
  40f5a4:	strb	w24, [x0, #20]
  40f5a8:	add	x24, x0, #0x18
  40f5ac:	stp	w23, w20, [x0, #8]
  40f5b0:	str	w19, [x0, #16]
  40f5b4:	str	x8, [x0]
  40f5b8:	mov	x0, x24
  40f5bc:	bl	411800 <_ZdlPvm@@Base+0xc>
  40f5c0:	add	x0, x21, #0x28
  40f5c4:	bl	411800 <_ZdlPvm@@Base+0xc>
  40f5c8:	mov	x0, x22
  40f5cc:	mov	w1, w23
  40f5d0:	mov	w2, w19
  40f5d4:	mov	x3, x24
  40f5d8:	str	x21, [x22, #16]
  40f5dc:	bl	40ef58 <printf@plt+0xda58>
  40f5e0:	ldr	x8, [x22, #16]
  40f5e4:	mov	x0, x22
  40f5e8:	mov	w1, w20
  40f5ec:	mov	w2, w19
  40f5f0:	ldp	x20, x19, [sp, #48]
  40f5f4:	ldp	x22, x21, [sp, #32]
  40f5f8:	ldp	x24, x23, [sp, #16]
  40f5fc:	add	x3, x8, #0x28
  40f600:	ldp	x29, x30, [sp], #64
  40f604:	b	40f230 <printf@plt+0xdd30>
  40f608:	mov	x19, x0
  40f60c:	mov	x0, x24
  40f610:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  40f614:	b	40f61c <printf@plt+0xe11c>
  40f618:	mov	x19, x0
  40f61c:	mov	x0, x21
  40f620:	bl	4117e8 <_ZdlPv@@Base>
  40f624:	mov	x0, x19
  40f628:	bl	4014a0 <_Unwind_Resume@plt>
  40f62c:	stp	x29, x30, [sp, #-48]!
  40f630:	str	x21, [sp, #16]
  40f634:	stp	x20, x19, [sp, #32]
  40f638:	mov	x29, sp
  40f63c:	mov	w19, w2
  40f640:	mov	w20, w1
  40f644:	mov	x21, x0
  40f648:	tbnz	w1, #31, 40f668 <printf@plt+0xe168>
  40f64c:	tbnz	w19, #31, 40f668 <printf@plt+0xe168>
  40f650:	ldr	w8, [x21]
  40f654:	cmp	w8, w20
  40f658:	b.le	40f668 <printf@plt+0xe168>
  40f65c:	ldr	w8, [x21, #4]
  40f660:	cmp	w8, w19
  40f664:	b.ge	40f678 <printf@plt+0xe178>  // b.tcont
  40f668:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40f66c:	add	x1, x1, #0x176
  40f670:	mov	w0, #0xa84                 	// #2692
  40f674:	bl	40faf8 <printf@plt+0xe5f8>
  40f678:	cbz	w19, 40f6bc <printf@plt+0xe1bc>
  40f67c:	ldr	w8, [x21, #4]
  40f680:	cmp	w8, w19
  40f684:	b.ne	40f690 <printf@plt+0xe190>  // b.any
  40f688:	mov	w0, wzr
  40f68c:	b	40f6d0 <printf@plt+0xe1d0>
  40f690:	ldr	x8, [x21, #56]
  40f694:	ldr	x8, [x8, w20, sxtw #3]
  40f698:	ldr	x0, [x8, w19, sxtw #3]
  40f69c:	cbz	x0, 40f6d0 <printf@plt+0xe1d0>
  40f6a0:	ldr	w8, [x0, #40]
  40f6a4:	cmp	w8, w19
  40f6a8:	b.eq	40f6bc <printf@plt+0xe1bc>  // b.none
  40f6ac:	ldr	x8, [x0]
  40f6b0:	ldr	x8, [x8, #64]
  40f6b4:	blr	x8
  40f6b8:	cbz	x0, 40f6e0 <printf@plt+0xe1e0>
  40f6bc:	mov	w0, wzr
  40f6c0:	ldp	x20, x19, [sp, #32]
  40f6c4:	ldr	x21, [sp, #16]
  40f6c8:	ldp	x29, x30, [sp], #48
  40f6cc:	ret
  40f6d0:	ldp	x20, x19, [sp, #32]
  40f6d4:	ldr	x21, [sp, #16]
  40f6d8:	ldp	x29, x30, [sp], #48
  40f6dc:	ret
  40f6e0:	ldr	x8, [x21, #56]
  40f6e4:	sxtw	x9, w20
  40f6e8:	ldr	x8, [x8, x9, lsl #3]
  40f6ec:	sxtw	x9, w19
  40f6f0:	ldr	x0, [x8, x9, lsl #3]
  40f6f4:	ldr	x8, [x0]
  40f6f8:	ldr	x8, [x8, #56]
  40f6fc:	blr	x8
  40f700:	cmp	x0, #0x0
  40f704:	cset	w0, eq  // eq = none
  40f708:	ldp	x20, x19, [sp, #32]
  40f70c:	ldr	x21, [sp, #16]
  40f710:	ldp	x29, x30, [sp], #48
  40f714:	ret
  40f718:	stp	x29, x30, [sp, #-32]!
  40f71c:	stp	x20, x19, [sp, #16]
  40f720:	mov	x29, sp
  40f724:	mov	w19, w1
  40f728:	mov	x20, x0
  40f72c:	tbnz	w1, #31, 40f73c <printf@plt+0xe23c>
  40f730:	ldr	w8, [x20]
  40f734:	cmp	w8, w19
  40f738:	b.gt	40f74c <printf@plt+0xe24c>
  40f73c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40f740:	add	x1, x1, #0x176
  40f744:	mov	w0, #0xa8e                 	// #2702
  40f748:	bl	40faf8 <printf@plt+0xe5f8>
  40f74c:	ldrsw	x8, [x20, #4]
  40f750:	cmp	w8, #0x1
  40f754:	b.lt	40f798 <printf@plt+0xe298>  // b.tstop
  40f758:	ldr	x9, [x20, #56]
  40f75c:	mov	x10, xzr
  40f760:	ldr	x9, [x9, w19, sxtw #3]
  40f764:	b	40f774 <printf@plt+0xe274>
  40f768:	add	x10, x10, #0x1
  40f76c:	cmp	x10, x8
  40f770:	b.ge	40f798 <printf@plt+0xe298>  // b.tcont
  40f774:	ldr	x11, [x9, x10, lsl #3]
  40f778:	cbz	x11, 40f768 <printf@plt+0xe268>
  40f77c:	ldr	w11, [x11, #32]
  40f780:	cmp	w11, w19
  40f784:	b.eq	40f768 <printf@plt+0xe268>  // b.none
  40f788:	mov	w0, wzr
  40f78c:	ldp	x20, x19, [sp, #16]
  40f790:	ldp	x29, x30, [sp], #32
  40f794:	ret
  40f798:	mov	w0, #0x1                   	// #1
  40f79c:	ldp	x20, x19, [sp, #16]
  40f7a0:	ldp	x29, x30, [sp], #32
  40f7a4:	ret
  40f7a8:	stp	x29, x30, [sp, #-32]!
  40f7ac:	stp	x20, x19, [sp, #16]
  40f7b0:	mov	x29, sp
  40f7b4:	mov	w19, w1
  40f7b8:	mov	x20, x0
  40f7bc:	tbnz	w1, #31, 40f7cc <printf@plt+0xe2cc>
  40f7c0:	ldr	w8, [x20]
  40f7c4:	cmp	w8, w19
  40f7c8:	b.gt	40f7dc <printf@plt+0xe2dc>
  40f7cc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  40f7d0:	add	x1, x1, #0x176
  40f7d4:	mov	w0, #0xa97                 	// #2711
  40f7d8:	bl	40faf8 <printf@plt+0xe5f8>
  40f7dc:	ldrsw	x8, [x20, #4]
  40f7e0:	cmp	w8, #0x1
  40f7e4:	b.lt	40f828 <printf@plt+0xe328>  // b.tstop
  40f7e8:	ldr	x9, [x20, #56]
  40f7ec:	mov	x10, xzr
  40f7f0:	ldr	x9, [x9, w19, sxtw #3]
  40f7f4:	b	40f804 <printf@plt+0xe304>
  40f7f8:	add	x10, x10, #0x1
  40f7fc:	cmp	x10, x8
  40f800:	b.ge	40f828 <printf@plt+0xe328>  // b.tcont
  40f804:	ldr	x11, [x9, x10, lsl #3]
  40f808:	cbz	x11, 40f7f8 <printf@plt+0xe2f8>
  40f80c:	ldr	w11, [x11, #36]
  40f810:	cmp	w11, w19
  40f814:	b.eq	40f7f8 <printf@plt+0xe2f8>  // b.none
  40f818:	mov	w0, wzr
  40f81c:	ldp	x20, x19, [sp, #16]
  40f820:	ldp	x29, x30, [sp], #32
  40f824:	ret
  40f828:	mov	w0, #0x1                   	// #1
  40f82c:	ldp	x20, x19, [sp, #16]
  40f830:	ldp	x29, x30, [sp], #32
  40f834:	ret
  40f838:	ret
  40f83c:	ldr	x8, [x0, #64]
  40f840:	adrp	x9, 413000 <_ZdlPvm@@Base+0x180c>
  40f844:	add	x9, x9, #0x2b0
  40f848:	str	x9, [x0]
  40f84c:	mov	x0, x8
  40f850:	b	4012e0 <free@plt>
  40f854:	mov	x8, x0
  40f858:	ldr	x0, [x0, #64]
  40f85c:	adrp	x9, 413000 <_ZdlPvm@@Base+0x180c>
  40f860:	add	x9, x9, #0x6f0
  40f864:	str	x9, [x8]
  40f868:	cbz	x0, 40f870 <printf@plt+0xe370>
  40f86c:	b	4013e0 <_ZdaPv@plt>
  40f870:	ret
  40f874:	ret
  40f878:	b	4117e8 <_ZdlPv@@Base>
  40f87c:	b	4117e8 <_ZdlPv@@Base>
  40f880:	stp	x29, x30, [sp, #-32]!
  40f884:	str	x19, [sp, #16]
  40f888:	mov	x19, x0
  40f88c:	ldr	x0, [x0, #64]
  40f890:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40f894:	add	x8, x8, #0x2b0
  40f898:	mov	x29, sp
  40f89c:	str	x8, [x19]
  40f8a0:	bl	4012e0 <free@plt>
  40f8a4:	mov	x0, x19
  40f8a8:	ldr	x19, [sp, #16]
  40f8ac:	ldp	x29, x30, [sp], #32
  40f8b0:	b	4117e8 <_ZdlPv@@Base>
  40f8b4:	stp	x29, x30, [sp, #-32]!
  40f8b8:	str	x19, [sp, #16]
  40f8bc:	mov	x19, x0
  40f8c0:	ldr	x0, [x0, #64]
  40f8c4:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40f8c8:	add	x8, x8, #0x2b0
  40f8cc:	mov	x29, sp
  40f8d0:	str	x8, [x19]
  40f8d4:	bl	4012e0 <free@plt>
  40f8d8:	mov	x0, x19
  40f8dc:	ldr	x19, [sp, #16]
  40f8e0:	ldp	x29, x30, [sp], #32
  40f8e4:	b	4117e8 <_ZdlPv@@Base>
  40f8e8:	stp	x29, x30, [sp, #-32]!
  40f8ec:	str	x19, [sp, #16]
  40f8f0:	mov	x19, x0
  40f8f4:	ldr	x0, [x0, #64]
  40f8f8:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40f8fc:	add	x8, x8, #0x2b0
  40f900:	mov	x29, sp
  40f904:	str	x8, [x19]
  40f908:	bl	4012e0 <free@plt>
  40f90c:	mov	x0, x19
  40f910:	ldr	x19, [sp, #16]
  40f914:	ldp	x29, x30, [sp], #32
  40f918:	b	4117e8 <_ZdlPv@@Base>
  40f91c:	stp	x29, x30, [sp, #-32]!
  40f920:	str	x19, [sp, #16]
  40f924:	mov	x19, x0
  40f928:	ldr	x0, [x0, #64]
  40f92c:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40f930:	add	x8, x8, #0x2b0
  40f934:	mov	x29, sp
  40f938:	str	x8, [x19]
  40f93c:	bl	4012e0 <free@plt>
  40f940:	mov	x0, x19
  40f944:	ldr	x19, [sp, #16]
  40f948:	ldp	x29, x30, [sp], #32
  40f94c:	b	4117e8 <_ZdlPv@@Base>
  40f950:	stp	x29, x30, [sp, #-32]!
  40f954:	str	x19, [sp, #16]
  40f958:	mov	x19, x0
  40f95c:	ldr	x0, [x0, #64]
  40f960:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40f964:	add	x8, x8, #0x2b0
  40f968:	mov	x29, sp
  40f96c:	str	x8, [x19]
  40f970:	bl	4012e0 <free@plt>
  40f974:	mov	x0, x19
  40f978:	ldr	x19, [sp, #16]
  40f97c:	ldp	x29, x30, [sp], #32
  40f980:	b	4117e8 <_ZdlPv@@Base>
  40f984:	stp	x29, x30, [sp, #-32]!
  40f988:	str	x19, [sp, #16]
  40f98c:	mov	x19, x0
  40f990:	ldr	x0, [x0, #64]
  40f994:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40f998:	add	x8, x8, #0x2b0
  40f99c:	mov	x29, sp
  40f9a0:	str	x8, [x19]
  40f9a4:	bl	4012e0 <free@plt>
  40f9a8:	mov	x0, x19
  40f9ac:	ldr	x19, [sp, #16]
  40f9b0:	ldp	x29, x30, [sp], #32
  40f9b4:	b	4117e8 <_ZdlPv@@Base>
  40f9b8:	stp	x29, x30, [sp, #-32]!
  40f9bc:	str	x19, [sp, #16]
  40f9c0:	mov	x19, x0
  40f9c4:	ldr	x0, [x0, #64]
  40f9c8:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40f9cc:	add	x8, x8, #0x2b0
  40f9d0:	mov	x29, sp
  40f9d4:	str	x8, [x19]
  40f9d8:	bl	4012e0 <free@plt>
  40f9dc:	mov	x0, x19
  40f9e0:	ldr	x19, [sp, #16]
  40f9e4:	ldp	x29, x30, [sp], #32
  40f9e8:	b	4117e8 <_ZdlPv@@Base>
  40f9ec:	stp	x29, x30, [sp, #-32]!
  40f9f0:	str	x19, [sp, #16]
  40f9f4:	mov	x19, x0
  40f9f8:	ldr	x0, [x0, #64]
  40f9fc:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40fa00:	add	x8, x8, #0x6f0
  40fa04:	mov	x29, sp
  40fa08:	str	x8, [x19]
  40fa0c:	cbz	x0, 40fa14 <printf@plt+0xe514>
  40fa10:	bl	4013e0 <_ZdaPv@plt>
  40fa14:	mov	x0, x19
  40fa18:	ldr	x19, [sp, #16]
  40fa1c:	ldp	x29, x30, [sp], #32
  40fa20:	b	4117e8 <_ZdlPv@@Base>
  40fa24:	stp	x29, x30, [sp, #-32]!
  40fa28:	str	x19, [sp, #16]
  40fa2c:	mov	x19, x0
  40fa30:	ldr	x0, [x0, #64]
  40fa34:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40fa38:	add	x8, x8, #0x6f0
  40fa3c:	mov	x29, sp
  40fa40:	str	x8, [x19]
  40fa44:	cbz	x0, 40fa4c <printf@plt+0xe54c>
  40fa48:	bl	4013e0 <_ZdaPv@plt>
  40fa4c:	mov	x0, x19
  40fa50:	ldr	x19, [sp, #16]
  40fa54:	ldp	x29, x30, [sp], #32
  40fa58:	b	4117e8 <_ZdlPv@@Base>
  40fa5c:	stp	x29, x30, [sp, #-32]!
  40fa60:	str	x19, [sp, #16]
  40fa64:	mov	x19, x0
  40fa68:	ldr	x0, [x0, #64]
  40fa6c:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40fa70:	add	x8, x8, #0x6f0
  40fa74:	mov	x29, sp
  40fa78:	str	x8, [x19]
  40fa7c:	cbz	x0, 40fa84 <printf@plt+0xe584>
  40fa80:	bl	4013e0 <_ZdaPv@plt>
  40fa84:	mov	x0, x19
  40fa88:	ldr	x19, [sp, #16]
  40fa8c:	ldp	x29, x30, [sp], #32
  40fa90:	b	4117e8 <_ZdlPv@@Base>
  40fa94:	stp	x29, x30, [sp, #-32]!
  40fa98:	str	x19, [sp, #16]
  40fa9c:	mov	x19, x0
  40faa0:	ldr	x0, [x0, #64]
  40faa4:	adrp	x8, 413000 <_ZdlPvm@@Base+0x180c>
  40faa8:	add	x8, x8, #0x6f0
  40faac:	mov	x29, sp
  40fab0:	str	x8, [x19]
  40fab4:	cbz	x0, 40fabc <printf@plt+0xe5bc>
  40fab8:	bl	4013e0 <_ZdaPv@plt>
  40fabc:	mov	x0, x19
  40fac0:	ldr	x19, [sp, #16]
  40fac4:	ldp	x29, x30, [sp], #32
  40fac8:	b	4117e8 <_ZdlPv@@Base>
  40facc:	brk	#0x1
  40fad0:	b	4117e8 <_ZdlPv@@Base>
  40fad4:	b	4117e8 <_ZdlPv@@Base>
  40fad8:	b	4117e8 <_ZdlPv@@Base>
  40fadc:	b	4117e8 <_ZdlPv@@Base>
  40fae0:	mov	w0, wzr
  40fae4:	ret
  40fae8:	mov	w0, wzr
  40faec:	ret
  40faf0:	b	4117e8 <_ZdlPv@@Base>
  40faf4:	b	4117e8 <_ZdlPv@@Base>
  40faf8:	stp	x29, x30, [sp, #-48]!
  40fafc:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40fb00:	ldr	x2, [x8, #144]
  40fb04:	str	x21, [sp, #16]
  40fb08:	stp	x20, x19, [sp, #32]
  40fb0c:	mov	x19, x1
  40fb10:	mov	w20, w0
  40fb14:	adrp	x21, 429000 <_Znam@GLIBCXX_3.4>
  40fb18:	mov	x29, sp
  40fb1c:	cbz	x2, 40fb30 <printf@plt+0xe630>
  40fb20:	ldr	x0, [x21, #440]
  40fb24:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  40fb28:	add	x1, x1, #0x86c
  40fb2c:	bl	4012a0 <fprintf@plt>
  40fb30:	ldr	x0, [x21, #440]
  40fb34:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  40fb38:	add	x1, x1, #0x871
  40fb3c:	mov	w2, w20
  40fb40:	mov	x3, x19
  40fb44:	bl	4012a0 <fprintf@plt>
  40fb48:	ldr	x0, [x21, #440]
  40fb4c:	bl	4013d0 <fflush@plt>
  40fb50:	bl	401450 <abort@plt>
  40fb54:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fb58:	ldr	q0, [x8, #2208]
  40fb5c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fb60:	ldr	q1, [x8, #2224]
  40fb64:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fb68:	ldr	q2, [x8, #2240]
  40fb6c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fb70:	ldr	q3, [x8, #2256]
  40fb74:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fb78:	ldr	q4, [x8, #2272]
  40fb7c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fb80:	ldr	q5, [x8, #2288]
  40fb84:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fb88:	ldr	q6, [x8, #2304]
  40fb8c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fb90:	ldr	q7, [x8, #2320]
  40fb94:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fb98:	ldr	q16, [x8, #2336]
  40fb9c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fba0:	ldr	q17, [x8, #2352]
  40fba4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fba8:	stp	q0, q1, [x0]
  40fbac:	ldr	q0, [x8, #2368]
  40fbb0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fbb4:	ldr	q1, [x8, #2384]
  40fbb8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fbbc:	stp	q2, q3, [x0, #32]
  40fbc0:	ldr	q2, [x8, #2400]
  40fbc4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fbc8:	ldr	q3, [x8, #2416]
  40fbcc:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fbd0:	stp	q4, q5, [x0, #64]
  40fbd4:	ldr	q4, [x8, #2432]
  40fbd8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  40fbdc:	stp	q0, q1, [x0, #160]
  40fbe0:	ldr	q0, [x8, #2448]
  40fbe4:	stp	q6, q7, [x0, #96]
  40fbe8:	stp	q16, q17, [x0, #128]
  40fbec:	stp	q2, q3, [x0, #192]
  40fbf0:	stp	q4, q0, [x0, #224]
  40fbf4:	ret
  40fbf8:	ret
  40fbfc:	stp	x29, x30, [sp, #-48]!
  40fc00:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40fc04:	ldr	w9, [x8, #1276]
  40fc08:	stp	x22, x21, [sp, #16]
  40fc0c:	stp	x20, x19, [sp, #32]
  40fc10:	mov	x29, sp
  40fc14:	cbz	w9, 40fc28 <printf@plt+0xe728>
  40fc18:	ldp	x20, x19, [sp, #32]
  40fc1c:	ldp	x22, x21, [sp, #16]
  40fc20:	ldp	x29, x30, [sp], #48
  40fc24:	ret
  40fc28:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40fc2c:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40fc30:	mov	x20, xzr
  40fc34:	mov	w9, #0x1                   	// #1
  40fc38:	add	x21, x21, #0x3fc
  40fc3c:	add	x22, x22, #0x2fc
  40fc40:	str	w9, [x8, #1276]
  40fc44:	b	40fc60 <printf@plt+0xe760>
  40fc48:	strb	w20, [x21, x20]
  40fc4c:	mov	w8, w20
  40fc50:	strb	w8, [x22, x20]
  40fc54:	add	x20, x20, #0x1
  40fc58:	cmp	x20, #0x100
  40fc5c:	b.eq	40fc18 <printf@plt+0xe718>  // b.none
  40fc60:	tst	w20, #0x7fffff80
  40fc64:	b.ne	40fc48 <printf@plt+0xe748>  // b.any
  40fc68:	bl	4013a0 <__ctype_b_loc@plt>
  40fc6c:	ldr	x8, [x0]
  40fc70:	mov	x19, x0
  40fc74:	ldrh	w8, [x8, x20, lsl #1]
  40fc78:	tbnz	w8, #9, 40fc94 <printf@plt+0xe794>
  40fc7c:	mov	w8, w20
  40fc80:	strb	w8, [x21, x20]
  40fc84:	ldr	x8, [x19]
  40fc88:	ldrh	w8, [x8, x20, lsl #1]
  40fc8c:	tbz	w8, #8, 40fc4c <printf@plt+0xe74c>
  40fc90:	b	40fcb0 <printf@plt+0xe7b0>
  40fc94:	bl	401270 <__ctype_toupper_loc@plt>
  40fc98:	ldr	x8, [x0]
  40fc9c:	ldr	w8, [x8, x20, lsl #2]
  40fca0:	strb	w8, [x21, x20]
  40fca4:	ldr	x8, [x19]
  40fca8:	ldrh	w8, [x8, x20, lsl #1]
  40fcac:	tbz	w8, #8, 40fc4c <printf@plt+0xe74c>
  40fcb0:	bl	401400 <__ctype_tolower_loc@plt>
  40fcb4:	ldr	x8, [x0]
  40fcb8:	ldr	w8, [x8, x20, lsl #2]
  40fcbc:	strb	w8, [x22, x20]
  40fcc0:	add	x20, x20, #0x1
  40fcc4:	cmp	x20, #0x100
  40fcc8:	b.ne	40fc60 <printf@plt+0xe760>  // b.any
  40fccc:	b	40fc18 <printf@plt+0xe718>
  40fcd0:	movi	v0.2d, #0x0
  40fcd4:	stp	q0, q0, [x0, #224]
  40fcd8:	stp	q0, q0, [x0, #192]
  40fcdc:	stp	q0, q0, [x0, #160]
  40fce0:	stp	q0, q0, [x0, #128]
  40fce4:	stp	q0, q0, [x0, #96]
  40fce8:	stp	q0, q0, [x0, #64]
  40fcec:	stp	q0, q0, [x0, #32]
  40fcf0:	stp	q0, q0, [x0]
  40fcf4:	ret
  40fcf8:	movi	v0.2d, #0x0
  40fcfc:	stp	q0, q0, [x0, #224]
  40fd00:	stp	q0, q0, [x0, #192]
  40fd04:	stp	q0, q0, [x0, #160]
  40fd08:	stp	q0, q0, [x0, #128]
  40fd0c:	stp	q0, q0, [x0, #96]
  40fd10:	stp	q0, q0, [x0, #64]
  40fd14:	stp	q0, q0, [x0, #32]
  40fd18:	stp	q0, q0, [x0]
  40fd1c:	ret
  40fd20:	movi	v0.2d, #0x0
  40fd24:	stp	q0, q0, [x0, #224]
  40fd28:	stp	q0, q0, [x0, #192]
  40fd2c:	stp	q0, q0, [x0, #160]
  40fd30:	stp	q0, q0, [x0, #128]
  40fd34:	stp	q0, q0, [x0, #96]
  40fd38:	stp	q0, q0, [x0, #64]
  40fd3c:	stp	q0, q0, [x0, #32]
  40fd40:	stp	q0, q0, [x0]
  40fd44:	ldrb	w8, [x1]
  40fd48:	cbz	w8, 40fd64 <printf@plt+0xe864>
  40fd4c:	add	x9, x1, #0x1
  40fd50:	mov	w10, #0x1                   	// #1
  40fd54:	and	x8, x8, #0xff
  40fd58:	strb	w10, [x0, x8]
  40fd5c:	ldrb	w8, [x9], #1
  40fd60:	cbnz	w8, 40fd54 <printf@plt+0xe854>
  40fd64:	ret
  40fd68:	movi	v0.2d, #0x0
  40fd6c:	stp	q0, q0, [x0, #224]
  40fd70:	stp	q0, q0, [x0, #192]
  40fd74:	stp	q0, q0, [x0, #160]
  40fd78:	stp	q0, q0, [x0, #128]
  40fd7c:	stp	q0, q0, [x0, #96]
  40fd80:	stp	q0, q0, [x0, #64]
  40fd84:	stp	q0, q0, [x0, #32]
  40fd88:	stp	q0, q0, [x0]
  40fd8c:	ldrb	w8, [x1]
  40fd90:	cbz	w8, 40fdac <printf@plt+0xe8ac>
  40fd94:	add	x9, x1, #0x1
  40fd98:	mov	w10, #0x1                   	// #1
  40fd9c:	and	x8, x8, #0xff
  40fda0:	strb	w10, [x0, x8]
  40fda4:	ldrb	w8, [x9], #1
  40fda8:	cbnz	w8, 40fd9c <printf@plt+0xe89c>
  40fdac:	ret
  40fdb0:	ret
  40fdb4:	add	x8, x1, #0x100
  40fdb8:	cmp	x0, x8
  40fdbc:	b.cs	40fdf4 <printf@plt+0xe8f4>  // b.hs, b.nlast
  40fdc0:	add	x8, x0, #0x100
  40fdc4:	cmp	x1, x8
  40fdc8:	b.cs	40fdf4 <printf@plt+0xe8f4>  // b.hs, b.nlast
  40fdcc:	mov	x8, xzr
  40fdd0:	mov	w9, #0x1                   	// #1
  40fdd4:	b	40fde4 <printf@plt+0xe8e4>
  40fdd8:	add	x8, x8, #0x1
  40fddc:	cmp	x8, #0x100
  40fde0:	b.eq	40fed8 <printf@plt+0xe9d8>  // b.none
  40fde4:	ldrb	w10, [x1, x8]
  40fde8:	cbz	w10, 40fdd8 <printf@plt+0xe8d8>
  40fdec:	strb	w9, [x0, x8]
  40fdf0:	b	40fdd8 <printf@plt+0xe8d8>
  40fdf4:	mov	x8, xzr
  40fdf8:	add	x9, x0, #0x7
  40fdfc:	mov	w10, #0x1                   	// #1
  40fe00:	b	40fe10 <printf@plt+0xe910>
  40fe04:	add	x8, x8, #0x8
  40fe08:	cmp	x8, #0x100
  40fe0c:	b.eq	40fed8 <printf@plt+0xe9d8>  // b.none
  40fe10:	ldr	d0, [x1, x8]
  40fe14:	cmeq	v0.8b, v0.8b, #0
  40fe18:	mvn	v0.8b, v0.8b
  40fe1c:	umov	w11, v0.b[0]
  40fe20:	tbnz	w11, #0, 40fe60 <printf@plt+0xe960>
  40fe24:	umov	w11, v0.b[1]
  40fe28:	tbnz	w11, #0, 40fe70 <printf@plt+0xe970>
  40fe2c:	umov	w11, v0.b[2]
  40fe30:	tbnz	w11, #0, 40fe80 <printf@plt+0xe980>
  40fe34:	umov	w11, v0.b[3]
  40fe38:	tbnz	w11, #0, 40fe90 <printf@plt+0xe990>
  40fe3c:	umov	w11, v0.b[4]
  40fe40:	tbnz	w11, #0, 40fea0 <printf@plt+0xe9a0>
  40fe44:	umov	w11, v0.b[5]
  40fe48:	tbnz	w11, #0, 40feb0 <printf@plt+0xe9b0>
  40fe4c:	umov	w11, v0.b[6]
  40fe50:	tbnz	w11, #0, 40fec0 <printf@plt+0xe9c0>
  40fe54:	umov	w11, v0.b[7]
  40fe58:	tbz	w11, #0, 40fe04 <printf@plt+0xe904>
  40fe5c:	b	40fed0 <printf@plt+0xe9d0>
  40fe60:	add	x11, x9, x8
  40fe64:	sturb	w10, [x11, #-7]
  40fe68:	umov	w11, v0.b[1]
  40fe6c:	tbz	w11, #0, 40fe2c <printf@plt+0xe92c>
  40fe70:	add	x11, x9, x8
  40fe74:	sturb	w10, [x11, #-6]
  40fe78:	umov	w11, v0.b[2]
  40fe7c:	tbz	w11, #0, 40fe34 <printf@plt+0xe934>
  40fe80:	add	x11, x9, x8
  40fe84:	sturb	w10, [x11, #-5]
  40fe88:	umov	w11, v0.b[3]
  40fe8c:	tbz	w11, #0, 40fe3c <printf@plt+0xe93c>
  40fe90:	add	x11, x9, x8
  40fe94:	sturb	w10, [x11, #-4]
  40fe98:	umov	w11, v0.b[4]
  40fe9c:	tbz	w11, #0, 40fe44 <printf@plt+0xe944>
  40fea0:	add	x11, x9, x8
  40fea4:	sturb	w10, [x11, #-3]
  40fea8:	umov	w11, v0.b[5]
  40feac:	tbz	w11, #0, 40fe4c <printf@plt+0xe94c>
  40feb0:	add	x11, x9, x8
  40feb4:	sturb	w10, [x11, #-2]
  40feb8:	umov	w11, v0.b[6]
  40febc:	tbz	w11, #0, 40fe54 <printf@plt+0xe954>
  40fec0:	add	x11, x9, x8
  40fec4:	sturb	w10, [x11, #-1]
  40fec8:	umov	w11, v0.b[7]
  40fecc:	tbz	w11, #0, 40fe04 <printf@plt+0xe904>
  40fed0:	strb	w10, [x9, x8]
  40fed4:	b	40fe04 <printf@plt+0xe904>
  40fed8:	ret
  40fedc:	stp	x29, x30, [sp, #-96]!
  40fee0:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  40fee4:	ldr	w9, [x8]
  40fee8:	stp	x28, x27, [sp, #16]
  40feec:	stp	x26, x25, [sp, #32]
  40fef0:	stp	x24, x23, [sp, #48]
  40fef4:	stp	x22, x21, [sp, #64]
  40fef8:	stp	x20, x19, [sp, #80]
  40fefc:	mov	x29, sp
  40ff00:	cbz	w9, 40ff20 <printf@plt+0xea20>
  40ff04:	ldp	x20, x19, [sp, #80]
  40ff08:	ldp	x22, x21, [sp, #64]
  40ff0c:	ldp	x24, x23, [sp, #48]
  40ff10:	ldp	x26, x25, [sp, #32]
  40ff14:	ldp	x28, x27, [sp, #16]
  40ff18:	ldp	x29, x30, [sp], #96
  40ff1c:	ret
  40ff20:	mov	w9, #0x1                   	// #1
  40ff24:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ff28:	adrp	x23, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ff2c:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ff30:	adrp	x25, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ff34:	adrp	x26, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ff38:	adrp	x27, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ff3c:	adrp	x28, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ff40:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ff44:	adrp	x18, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ff48:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ff4c:	str	w9, [x8]
  40ff50:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ff54:	mov	x19, xzr
  40ff58:	add	x22, x22, #0x500
  40ff5c:	add	x23, x23, #0x600
  40ff60:	add	x24, x24, #0x700
  40ff64:	add	x25, x25, #0x800
  40ff68:	add	x26, x26, #0x900
  40ff6c:	add	x27, x27, #0xa00
  40ff70:	add	x28, x28, #0xb00
  40ff74:	add	x20, x20, #0xc00
  40ff78:	add	x18, x18, #0xd00
  40ff7c:	add	x21, x21, #0xe00
  40ff80:	add	x9, x9, #0xf00
  40ff84:	b	40ffc4 <printf@plt+0xeac4>
  40ff88:	mov	w8, wzr
  40ff8c:	strb	wzr, [x22, x19]
  40ff90:	strb	wzr, [x23, x19]
  40ff94:	strb	wzr, [x24, x19]
  40ff98:	strb	wzr, [x25, x19]
  40ff9c:	strb	wzr, [x26, x19]
  40ffa0:	strb	wzr, [x27, x19]
  40ffa4:	strb	wzr, [x28, x19]
  40ffa8:	strb	wzr, [x20, x19]
  40ffac:	strb	wzr, [x18, x19]
  40ffb0:	strb	wzr, [x21, x19]
  40ffb4:	strb	w8, [x9, x19]
  40ffb8:	add	x19, x19, #0x1
  40ffbc:	cmp	x19, #0x100
  40ffc0:	b.eq	40ff04 <printf@plt+0xea04>  // b.none
  40ffc4:	tst	x19, #0x7fffff80
  40ffc8:	b.ne	40ff88 <printf@plt+0xea88>  // b.any
  40ffcc:	bl	4013a0 <__ctype_b_loc@plt>
  40ffd0:	ldr	x8, [x0]
  40ffd4:	lsl	x9, x19, #1
  40ffd8:	adrp	x18, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  40ffdc:	add	x18, x18, #0xd00
  40ffe0:	ldrh	w8, [x8, x9]
  40ffe4:	ubfx	w8, w8, #10, #1
  40ffe8:	strb	w8, [x22, x19]
  40ffec:	ldr	x8, [x0]
  40fff0:	add	x8, x8, x9
  40fff4:	ldrb	w8, [x8, #1]
  40fff8:	and	w8, w8, #0x1
  40fffc:	strb	w8, [x23, x19]
  410000:	ldr	x8, [x0]
  410004:	ldrh	w8, [x8, x9]
  410008:	ubfx	w8, w8, #9, #1
  41000c:	strb	w8, [x24, x19]
  410010:	ldr	x8, [x0]
  410014:	ldrh	w8, [x8, x9]
  410018:	ubfx	w8, w8, #11, #1
  41001c:	strb	w8, [x25, x19]
  410020:	ldr	x8, [x0]
  410024:	ldrh	w8, [x8, x9]
  410028:	ubfx	w8, w8, #12, #1
  41002c:	strb	w8, [x26, x19]
  410030:	ldr	x8, [x0]
  410034:	ldrh	w8, [x8, x9]
  410038:	ubfx	w8, w8, #13, #1
  41003c:	strb	w8, [x27, x19]
  410040:	ldr	x8, [x0]
  410044:	ldrb	w8, [x8, x9]
  410048:	ubfx	w8, w8, #2, #1
  41004c:	strb	w8, [x28, x19]
  410050:	ldr	x8, [x0]
  410054:	ldrb	w8, [x8, x9]
  410058:	ubfx	w8, w8, #3, #1
  41005c:	strb	w8, [x20, x19]
  410060:	ldr	x8, [x0]
  410064:	ldrh	w8, [x8, x9]
  410068:	ubfx	w8, w8, #14, #1
  41006c:	strb	w8, [x18, x19]
  410070:	ldr	x8, [x0]
  410074:	ldrh	w8, [x8, x9]
  410078:	lsr	w8, w8, #15
  41007c:	strb	w8, [x21, x19]
  410080:	ldr	x8, [x0]
  410084:	ldrb	w8, [x8, x9]
  410088:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  41008c:	add	x9, x9, #0xf00
  410090:	ubfx	w8, w8, #1, #1
  410094:	strb	w8, [x9, x19]
  410098:	add	x19, x19, #0x1
  41009c:	cmp	x19, #0x100
  4100a0:	b.ne	40ffc4 <printf@plt+0xeac4>  // b.any
  4100a4:	b	40ff04 <printf@plt+0xea04>
  4100a8:	adrp	x9, 415000 <_ZdlPvm@@Base+0x380c>
  4100ac:	mov	w8, #0x1                   	// #1
  4100b0:	add	x9, x9, #0x9b4
  4100b4:	cmp	x1, #0x0
  4100b8:	str	w8, [x0]
  4100bc:	csel	x8, x9, x1, eq  // eq = none
  4100c0:	str	x8, [x0, #8]
  4100c4:	ret
  4100c8:	str	wzr, [x0]
  4100cc:	ret
  4100d0:	mov	w8, #0x3                   	// #3
  4100d4:	str	w8, [x0]
  4100d8:	str	w1, [x0, #8]
  4100dc:	ret
  4100e0:	mov	w8, #0x4                   	// #4
  4100e4:	str	w8, [x0]
  4100e8:	str	w1, [x0, #8]
  4100ec:	ret
  4100f0:	mov	w8, #0x2                   	// #2
  4100f4:	str	w8, [x0]
  4100f8:	strb	w1, [x0, #8]
  4100fc:	ret
  410100:	mov	w8, #0x2                   	// #2
  410104:	str	w8, [x0]
  410108:	strb	w1, [x0, #8]
  41010c:	ret
  410110:	mov	w8, #0x5                   	// #5
  410114:	str	w8, [x0]
  410118:	str	d0, [x0, #8]
  41011c:	ret
  410120:	ldr	w8, [x0]
  410124:	cmp	w8, #0x0
  410128:	cset	w0, eq  // eq = none
  41012c:	ret
  410130:	stp	x29, x30, [sp, #-16]!
  410134:	mov	x29, sp
  410138:	ldr	w8, [x0]
  41013c:	sub	w8, w8, #0x1
  410140:	cmp	w8, #0x4
  410144:	b.hi	410174 <printf@plt+0xec74>  // b.pmore
  410148:	adrp	x9, 415000 <_ZdlPvm@@Base+0x380c>
  41014c:	add	x9, x9, #0x9a0
  410150:	adr	x10, 410160 <printf@plt+0xec60>
  410154:	ldrb	w11, [x9, x8]
  410158:	add	x10, x10, x11, lsl #2
  41015c:	br	x10
  410160:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  410164:	ldrb	w0, [x0, #8]
  410168:	ldr	x1, [x8, #440]
  41016c:	ldp	x29, x30, [sp], #16
  410170:	b	4012b0 <putc@plt>
  410174:	ldp	x29, x30, [sp], #16
  410178:	ret
  41017c:	ldr	x0, [x0, #8]
  410180:	b	410198 <printf@plt+0xec98>
  410184:	ldr	w0, [x0, #8]
  410188:	bl	4114c4 <printf@plt+0xffc4>
  41018c:	b	410198 <printf@plt+0xec98>
  410190:	ldr	w0, [x0, #8]
  410194:	bl	411560 <printf@plt+0x10060>
  410198:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  41019c:	ldr	x1, [x8, #440]
  4101a0:	ldp	x29, x30, [sp], #16
  4101a4:	b	401240 <fputs@plt>
  4101a8:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  4101ac:	ldr	x8, [x8, #440]
  4101b0:	ldr	d0, [x0, #8]
  4101b4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  4101b8:	add	x1, x1, #0x9bb
  4101bc:	mov	x0, x8
  4101c0:	ldp	x29, x30, [sp], #16
  4101c4:	b	4012a0 <fprintf@plt>
  4101c8:	stp	x29, x30, [sp, #-80]!
  4101cc:	stp	x26, x25, [sp, #16]
  4101d0:	stp	x24, x23, [sp, #32]
  4101d4:	stp	x22, x21, [sp, #48]
  4101d8:	stp	x20, x19, [sp, #64]
  4101dc:	mov	x29, sp
  4101e0:	mov	x19, x3
  4101e4:	mov	x20, x2
  4101e8:	mov	x21, x1
  4101ec:	mov	x23, x0
  4101f0:	cbnz	x0, 410204 <printf@plt+0xed04>
  4101f4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  4101f8:	add	x1, x1, #0x9be
  4101fc:	mov	w0, #0x62                  	// #98
  410200:	bl	40faf8 <printf@plt+0xe5f8>
  410204:	adrp	x22, 415000 <_ZdlPvm@@Base+0x380c>
  410208:	adrp	x24, 415000 <_ZdlPvm@@Base+0x380c>
  41020c:	add	x22, x22, #0x9be
  410210:	add	x24, x24, #0x9a5
  410214:	adrp	x25, 429000 <_Znam@GLIBCXX_3.4>
  410218:	b	410228 <printf@plt+0xed28>
  41021c:	mov	w0, #0x78                  	// #120
  410220:	mov	x1, x22
  410224:	bl	40faf8 <printf@plt+0xe5f8>
  410228:	mov	x26, x23
  41022c:	ldrb	w0, [x26], #1
  410230:	cmp	w0, #0x25
  410234:	b.eq	41024c <printf@plt+0xed4c>  // b.none
  410238:	cbz	w0, 4102e0 <printf@plt+0xede0>
  41023c:	ldr	x1, [x25, #440]
  410240:	bl	4012b0 <putc@plt>
  410244:	mov	x23, x26
  410248:	b	410228 <printf@plt+0xed28>
  41024c:	ldrb	w8, [x23, #1]
  410250:	add	x23, x23, #0x2
  410254:	sub	w8, w8, #0x25
  410258:	cmp	w8, #0xe
  41025c:	b.hi	41021c <printf@plt+0xed1c>  // b.pmore
  410260:	adr	x9, 41021c <printf@plt+0xed1c>
  410264:	ldrb	w10, [x24, x8]
  410268:	add	x9, x9, x10, lsl #2
  41026c:	br	x9
  410270:	ldr	w8, [x21]
  410274:	cbnz	w8, 410284 <printf@plt+0xed84>
  410278:	mov	w0, #0x6c                  	// #108
  41027c:	mov	x1, x22
  410280:	bl	40faf8 <printf@plt+0xe5f8>
  410284:	mov	x0, x21
  410288:	bl	410130 <printf@plt+0xec30>
  41028c:	b	410228 <printf@plt+0xed28>
  410290:	ldr	w8, [x20]
  410294:	cbnz	w8, 4102a4 <printf@plt+0xeda4>
  410298:	mov	w0, #0x70                  	// #112
  41029c:	mov	x1, x22
  4102a0:	bl	40faf8 <printf@plt+0xe5f8>
  4102a4:	mov	x0, x20
  4102a8:	bl	410130 <printf@plt+0xec30>
  4102ac:	b	410228 <printf@plt+0xed28>
  4102b0:	ldr	w8, [x19]
  4102b4:	cbnz	w8, 4102c4 <printf@plt+0xedc4>
  4102b8:	mov	w0, #0x74                  	// #116
  4102bc:	mov	x1, x22
  4102c0:	bl	40faf8 <printf@plt+0xe5f8>
  4102c4:	mov	x0, x19
  4102c8:	bl	410130 <printf@plt+0xec30>
  4102cc:	b	410228 <printf@plt+0xed28>
  4102d0:	ldr	x1, [x25, #440]
  4102d4:	mov	w0, #0x25                  	// #37
  4102d8:	bl	401390 <fputc@plt>
  4102dc:	b	410228 <printf@plt+0xed28>
  4102e0:	ldp	x20, x19, [sp, #64]
  4102e4:	ldp	x22, x21, [sp, #48]
  4102e8:	ldp	x24, x23, [sp, #32]
  4102ec:	ldp	x26, x25, [sp, #16]
  4102f0:	ldp	x29, x30, [sp], #80
  4102f4:	ret
  4102f8:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4102fc:	adrp	x9, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  410300:	adrp	x10, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  410304:	ldr	x8, [x8, #24]
  410308:	mov	x6, x2
  41030c:	mov	x5, x1
  410310:	ldr	x1, [x9, #32]
  410314:	ldr	w2, [x10, #140]
  410318:	mov	x7, x3
  41031c:	mov	w3, #0x1                   	// #1
  410320:	mov	x4, x0
  410324:	mov	x0, x8
  410328:	b	4103b4 <printf@plt+0xeeb4>
  41032c:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  410330:	adrp	x9, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  410334:	adrp	x10, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  410338:	ldr	x8, [x8, #24]
  41033c:	mov	x6, x2
  410340:	mov	x5, x1
  410344:	ldr	x1, [x9, #32]
  410348:	ldr	w2, [x10, #140]
  41034c:	mov	x7, x3
  410350:	mov	x4, x0
  410354:	mov	x0, x8
  410358:	mov	w3, wzr
  41035c:	b	4103b4 <printf@plt+0xeeb4>
  410360:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  410364:	adrp	x9, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  410368:	adrp	x10, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  41036c:	ldr	x8, [x8, #24]
  410370:	mov	x6, x2
  410374:	mov	x5, x1
  410378:	ldr	x1, [x9, #32]
  41037c:	ldr	w2, [x10, #140]
  410380:	mov	x7, x3
  410384:	mov	w3, #0x2                   	// #2
  410388:	mov	x4, x0
  41038c:	mov	x0, x8
  410390:	b	4103b4 <printf@plt+0xeeb4>
  410394:	mov	x7, x5
  410398:	mov	x6, x4
  41039c:	mov	x5, x3
  4103a0:	mov	x4, x2
  4103a4:	mov	w2, w1
  4103a8:	mov	w3, #0x1                   	// #1
  4103ac:	mov	x1, xzr
  4103b0:	b	4103b4 <printf@plt+0xeeb4>
  4103b4:	stp	x29, x30, [sp, #-96]!
  4103b8:	str	x27, [sp, #16]
  4103bc:	stp	x26, x25, [sp, #32]
  4103c0:	stp	x24, x23, [sp, #48]
  4103c4:	stp	x22, x21, [sp, #64]
  4103c8:	stp	x20, x19, [sp, #80]
  4103cc:	mov	x29, sp
  4103d0:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4103d4:	mov	w24, w2
  4103d8:	ldr	x2, [x8, #144]
  4103dc:	mov	x20, x7
  4103e0:	mov	x21, x6
  4103e4:	mov	x22, x5
  4103e8:	mov	x23, x4
  4103ec:	mov	w19, w3
  4103f0:	mov	x25, x1
  4103f4:	mov	x26, x0
  4103f8:	adrp	x27, 429000 <_Znam@GLIBCXX_3.4>
  4103fc:	cbnz	x2, 41040c <printf@plt+0xef0c>
  410400:	mov	w8, wzr
  410404:	cbnz	x26, 410424 <printf@plt+0xef24>
  410408:	b	410468 <printf@plt+0xef68>
  41040c:	ldr	x0, [x27, #440]
  410410:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  410414:	add	x1, x1, #0x9db
  410418:	bl	4012a0 <fprintf@plt>
  41041c:	mov	w8, #0x1                   	// #1
  410420:	cbz	x26, 410468 <printf@plt+0xef68>
  410424:	tbnz	w24, #31, 410468 <printf@plt+0xef68>
  410428:	adrp	x1, 413000 <_ZdlPvm@@Base+0x180c>
  41042c:	add	x1, x1, #0xeb
  410430:	mov	x0, x26
  410434:	bl	401420 <strcmp@plt>
  410438:	mov	w8, w0
  41043c:	ldr	x0, [x27, #440]
  410440:	adrp	x9, 415000 <_ZdlPvm@@Base+0x380c>
  410444:	add	x9, x9, #0x9df
  410448:	cmp	w8, #0x0
  41044c:	csel	x2, x9, x26, eq  // eq = none
  410450:	cbnz	x25, 41048c <printf@plt+0xef8c>
  410454:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  410458:	add	x1, x1, #0x9fc
  41045c:	mov	w3, w24
  410460:	bl	4012a0 <fprintf@plt>
  410464:	b	4104a0 <printf@plt+0xefa0>
  410468:	cbnz	w8, 4104a0 <printf@plt+0xefa0>
  41046c:	cbz	w19, 4104b0 <printf@plt+0xefb0>
  410470:	cmp	w19, #0x2
  410474:	b.ne	4104d4 <printf@plt+0xefd4>  // b.any
  410478:	ldr	x3, [x27, #440]
  41047c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  410480:	add	x0, x0, #0xa03
  410484:	mov	w1, #0xc                   	// #12
  410488:	b	4104c0 <printf@plt+0xefc0>
  41048c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  410490:	add	x1, x1, #0x9f0
  410494:	mov	x3, x25
  410498:	mov	w4, w24
  41049c:	bl	4012a0 <fprintf@plt>
  4104a0:	ldr	x1, [x27, #440]
  4104a4:	mov	w0, #0x20                  	// #32
  4104a8:	bl	401390 <fputc@plt>
  4104ac:	cbnz	w19, 410470 <printf@plt+0xef70>
  4104b0:	ldr	x3, [x27, #440]
  4104b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  4104b8:	add	x0, x0, #0xa10
  4104bc:	mov	w1, #0x8                   	// #8
  4104c0:	mov	w2, #0x1                   	// #1
  4104c4:	bl	401490 <fwrite@plt>
  4104c8:	ldr	x1, [x27, #440]
  4104cc:	mov	w0, #0x20                  	// #32
  4104d0:	bl	401390 <fputc@plt>
  4104d4:	mov	x0, x23
  4104d8:	mov	x1, x22
  4104dc:	mov	x2, x21
  4104e0:	mov	x3, x20
  4104e4:	bl	4101c8 <printf@plt+0xecc8>
  4104e8:	ldr	x1, [x27, #440]
  4104ec:	mov	w0, #0xa                   	// #10
  4104f0:	bl	401390 <fputc@plt>
  4104f4:	ldr	x0, [x27, #440]
  4104f8:	bl	4013d0 <fflush@plt>
  4104fc:	cmp	w19, #0x2
  410500:	b.ne	410520 <printf@plt+0xf020>  // b.any
  410504:	ldp	x20, x19, [sp, #80]
  410508:	ldp	x22, x21, [sp, #64]
  41050c:	ldp	x24, x23, [sp, #48]
  410510:	ldp	x26, x25, [sp, #32]
  410514:	ldr	x27, [sp, #16]
  410518:	ldp	x29, x30, [sp], #96
  41051c:	b	41057c <printf@plt+0xf07c>
  410520:	ldp	x20, x19, [sp, #80]
  410524:	ldp	x22, x21, [sp, #64]
  410528:	ldp	x24, x23, [sp, #48]
  41052c:	ldp	x26, x25, [sp, #32]
  410530:	ldr	x27, [sp, #16]
  410534:	ldp	x29, x30, [sp], #96
  410538:	ret
  41053c:	mov	x7, x5
  410540:	mov	x6, x4
  410544:	mov	x5, x3
  410548:	mov	x4, x2
  41054c:	mov	w2, w1
  410550:	mov	x1, xzr
  410554:	mov	w3, wzr
  410558:	b	4103b4 <printf@plt+0xeeb4>
  41055c:	mov	x7, x5
  410560:	mov	x6, x4
  410564:	mov	x5, x3
  410568:	mov	x4, x2
  41056c:	mov	w2, w1
  410570:	mov	w3, #0x2                   	// #2
  410574:	mov	x1, xzr
  410578:	b	4103b4 <printf@plt+0xeeb4>
  41057c:	stp	x29, x30, [sp, #-16]!
  410580:	mov	w0, #0x3                   	// #3
  410584:	mov	x29, sp
  410588:	bl	401480 <exit@plt>
  41058c:	sub	sp, sp, #0xc0
  410590:	stp	x29, x30, [sp, #96]
  410594:	stp	x28, x27, [sp, #112]
  410598:	stp	x26, x25, [sp, #128]
  41059c:	stp	x24, x23, [sp, #144]
  4105a0:	stp	x22, x21, [sp, #160]
  4105a4:	stp	x20, x19, [sp, #176]
  4105a8:	ldrb	w8, [x2]
  4105ac:	ldr	w9, [x7, #4]
  4105b0:	add	x29, sp, #0x60
  4105b4:	cmp	w8, #0x3a
  4105b8:	csel	w26, wzr, w9, eq  // eq = none
  4105bc:	cmp	w0, #0x1
  4105c0:	b.lt	410cb8 <printf@plt+0xf7b8>  // b.tstop
  4105c4:	ldr	w23, [x7]
  4105c8:	mov	x19, x7
  4105cc:	mov	x27, x3
  4105d0:	mov	x24, x2
  4105d4:	mov	w21, w0
  4105d8:	mov	x20, x1
  4105dc:	mov	x22, x4
  4105e0:	str	xzr, [x7, #16]
  4105e4:	stur	x3, [x29, #-8]
  4105e8:	stur	x4, [x29, #-24]
  4105ec:	stur	w26, [x29, #-12]
  4105f0:	cbz	w23, 410690 <printf@plt+0xf190>
  4105f4:	ldr	w8, [x19, #24]
  4105f8:	cbz	w8, 410698 <printf@plt+0xf198>
  4105fc:	mov	x25, x19
  410600:	ldr	x22, [x25, #32]!
  410604:	cbz	x22, 410794 <printf@plt+0xf294>
  410608:	ldrb	w8, [x22]
  41060c:	cbz	w8, 410794 <printf@plt+0xf294>
  410610:	cbz	x27, 410e60 <printf@plt+0xf960>
  410614:	ldr	x9, [x20, w23, sxtw #3]
  410618:	ldrb	w10, [x9, #1]
  41061c:	cmp	w10, #0x2d
  410620:	b.eq	410630 <printf@plt+0xf130>  // b.none
  410624:	cbz	w5, 410e60 <printf@plt+0xf960>
  410628:	ldrb	w8, [x9, #2]
  41062c:	cbz	w8, 410e38 <printf@plt+0xf938>
  410630:	sxtw	x8, w23
  410634:	mov	x26, x22
  410638:	str	x8, [sp, #16]
  41063c:	ldrb	w8, [x26]
  410640:	cbz	w8, 410654 <printf@plt+0xf154>
  410644:	cmp	w8, #0x3d
  410648:	b.eq	410654 <printf@plt+0xf154>  // b.none
  41064c:	ldrb	w8, [x26, #1]!
  410650:	cbnz	w8, 410644 <printf@plt+0xf144>
  410654:	ldr	x28, [x27]
  410658:	str	x9, [sp, #32]
  41065c:	cbz	x28, 410de4 <printf@plt+0xf8e4>
  410660:	str	x24, [sp, #24]
  410664:	sub	x27, x26, x22
  410668:	mov	w24, wzr
  41066c:	stp	w10, w5, [sp, #8]
  410670:	str	x25, [sp, #40]
  410674:	cbz	w5, 410ce0 <printf@plt+0xf7e0>
  410678:	ldur	x25, [x29, #-8]
  41067c:	mov	w8, #0xffffffff            	// #-1
  410680:	stur	wzr, [x29, #-36]
  410684:	stur	xzr, [x29, #-32]
  410688:	str	w8, [sp, #48]
  41068c:	b	410704 <printf@plt+0xf204>
  410690:	mov	w23, #0x1                   	// #1
  410694:	str	w23, [x19]
  410698:	stp	w23, w23, [x19, #48]
  41069c:	str	xzr, [x19, #32]
  4106a0:	cbz	w6, 41073c <printf@plt+0xf23c>
  4106a4:	mov	w8, #0x1                   	// #1
  4106a8:	str	w8, [x19, #44]
  4106ac:	ldrb	w9, [x24]
  4106b0:	cmp	w9, #0x2b
  4106b4:	b.eq	410768 <printf@plt+0xf268>  // b.none
  4106b8:	cmp	w9, #0x2d
  4106bc:	b.ne	410774 <printf@plt+0xf274>  // b.any
  4106c0:	mov	w8, #0x2                   	// #2
  4106c4:	str	w8, [x19, #40]
  4106c8:	add	x24, x24, #0x1
  4106cc:	b	410788 <printf@plt+0xf288>
  4106d0:	ldur	x8, [x29, #-32]
  4106d4:	cmp	x8, #0x0
  4106d8:	csel	x8, x25, x8, eq  // eq = none
  4106dc:	stur	x8, [x29, #-32]
  4106e0:	ldur	w8, [x29, #-36]
  4106e4:	csinc	w8, w8, wzr, eq  // eq = none
  4106e8:	stur	w8, [x29, #-36]
  4106ec:	ldr	w8, [sp, #48]
  4106f0:	csel	w8, w24, w8, eq  // eq = none
  4106f4:	str	w8, [sp, #48]
  4106f8:	ldr	x28, [x25, #32]!
  4106fc:	add	w24, w24, #0x1
  410700:	cbz	x28, 410d78 <printf@plt+0xf878>
  410704:	mov	x0, x28
  410708:	mov	x1, x22
  41070c:	mov	x2, x27
  410710:	bl	401380 <strncmp@plt>
  410714:	cbnz	w0, 4106f8 <printf@plt+0xf1f8>
  410718:	mov	x0, x28
  41071c:	bl	401290 <strlen@plt>
  410720:	cmp	w27, w0
  410724:	b.ne	4106d0 <printf@plt+0xf1d0>  // b.any
  410728:	mov	x27, x25
  41072c:	mov	w28, w24
  410730:	ldr	x24, [sp, #24]
  410734:	ldr	x25, [sp, #40]
  410738:	b	410db8 <printf@plt+0xf8b8>
  41073c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  410740:	add	x0, x0, #0xba4
  410744:	mov	w25, w5
  410748:	bl	401460 <getenv@plt>
  41074c:	cmp	x0, #0x0
  410750:	mov	w5, w25
  410754:	cset	w8, ne  // ne = any
  410758:	str	w8, [x19, #44]
  41075c:	ldrb	w9, [x24]
  410760:	cmp	w9, #0x2b
  410764:	b.ne	4106b8 <printf@plt+0xf1b8>  // b.any
  410768:	str	wzr, [x19, #40]
  41076c:	add	x24, x24, #0x1
  410770:	b	410788 <printf@plt+0xf288>
  410774:	cbz	w8, 410780 <printf@plt+0xf280>
  410778:	str	wzr, [x19, #40]
  41077c:	b	410788 <printf@plt+0xf288>
  410780:	mov	w8, #0x1                   	// #1
  410784:	str	w8, [x19, #40]
  410788:	mov	w8, #0x1                   	// #1
  41078c:	add	x25, x19, #0x20
  410790:	str	w8, [x19, #24]
  410794:	ldr	w27, [x19, #52]
  410798:	cmp	w27, w23
  41079c:	b.le	41097c <printf@plt+0xf47c>
  4107a0:	mov	w27, w23
  4107a4:	str	w23, [x19, #52]
  4107a8:	ldr	w26, [x19, #48]
  4107ac:	cmp	w26, w23
  4107b0:	b.gt	410988 <printf@plt+0xf488>
  4107b4:	ldr	w22, [x19, #40]
  4107b8:	cmp	w22, #0x1
  4107bc:	b.ne	41099c <printf@plt+0xf49c>  // b.any
  4107c0:	cmp	w26, w27
  4107c4:	b.eq	4109a8 <printf@plt+0xf4a8>  // b.none
  4107c8:	cmp	w27, w23
  4107cc:	b.eq	4109a8 <printf@plt+0xf4a8>  // b.none
  4107d0:	cmp	w23, w27
  4107d4:	b.le	4109c4 <printf@plt+0xf4c4>
  4107d8:	cmp	w26, w27
  4107dc:	b.ge	4109c4 <printf@plt+0xf4c4>  // b.tcont
  4107e0:	add	x9, x20, w27, sxtw #3
  4107e4:	sxtw	x8, w27
  4107e8:	add	x10, x20, #0x10
  4107ec:	add	x11, x9, #0x10
  4107f0:	mov	w12, w26
  4107f4:	mov	w13, w23
  4107f8:	sub	w14, w13, w27
  4107fc:	sub	w15, w27, w12
  410800:	cmp	w14, w15
  410804:	b.le	410884 <printf@plt+0xf384>
  410808:	cmp	w15, #0x1
  41080c:	sub	w13, w13, w15
  410810:	b.lt	4108f0 <printf@plt+0xf3f0>  // b.tstop
  410814:	sxtw	x14, w12
  410818:	sxtw	x16, w13
  41081c:	cmp	w15, #0x4
  410820:	mov	w15, w15
  410824:	b.cc	410850 <printf@plt+0xf350>  // b.lo, b.ul, b.last
  410828:	add	x18, x16, x15
  41082c:	add	x17, x20, x14, lsl #3
  410830:	add	x18, x20, x18, lsl #3
  410834:	cmp	x17, x18
  410838:	b.cs	410904 <printf@plt+0xf404>  // b.hs, b.nlast
  41083c:	add	x17, x14, x15
  410840:	add	x17, x20, x17, lsl #3
  410844:	add	x18, x20, x16, lsl #3
  410848:	cmp	x18, x17
  41084c:	b.cs	410904 <printf@plt+0xf404>  // b.hs, b.nlast
  410850:	mov	x17, xzr
  410854:	add	x16, x17, x16
  410858:	add	x18, x17, x14
  41085c:	add	x14, x20, x16, lsl #3
  410860:	add	x16, x20, x18, lsl #3
  410864:	sub	x15, x15, x17
  410868:	ldr	x17, [x14]
  41086c:	ldr	x18, [x16]
  410870:	subs	x15, x15, #0x1
  410874:	str	x17, [x16], #8
  410878:	str	x18, [x14], #8
  41087c:	b.ne	410868 <printf@plt+0xf368>  // b.any
  410880:	b	4108f0 <printf@plt+0xf3f0>
  410884:	cmp	w14, #0x1
  410888:	b.lt	4108ec <printf@plt+0xf3ec>  // b.tstop
  41088c:	sxtw	x15, w12
  410890:	cmp	w14, #0x3
  410894:	mov	w16, w14
  410898:	b.ls	4108bc <printf@plt+0xf3bc>  // b.plast
  41089c:	add	x17, x20, x15, lsl #3
  4108a0:	add	x18, x9, x16, lsl #3
  4108a4:	cmp	x17, x18
  4108a8:	b.cs	410940 <printf@plt+0xf440>  // b.hs, b.nlast
  4108ac:	add	x17, x15, x16
  4108b0:	add	x17, x20, x17, lsl #3
  4108b4:	cmp	x9, x17
  4108b8:	b.cs	410940 <printf@plt+0xf440>  // b.hs, b.nlast
  4108bc:	mov	x17, xzr
  4108c0:	add	x18, x8, x17
  4108c4:	add	x0, x17, x15
  4108c8:	add	x15, x20, x18, lsl #3
  4108cc:	add	x18, x20, x0, lsl #3
  4108d0:	sub	x16, x16, x17
  4108d4:	ldr	x17, [x15]
  4108d8:	ldr	x0, [x18]
  4108dc:	subs	x16, x16, #0x1
  4108e0:	str	x17, [x18], #8
  4108e4:	str	x0, [x15], #8
  4108e8:	b.ne	4108d4 <printf@plt+0xf3d4>  // b.any
  4108ec:	add	w12, w14, w12
  4108f0:	cmp	w13, w27
  4108f4:	b.le	4109c4 <printf@plt+0xf4c4>
  4108f8:	cmp	w27, w12
  4108fc:	b.gt	4107f8 <printf@plt+0xf2f8>
  410900:	b	4109c4 <printf@plt+0xf4c4>
  410904:	and	x17, x15, #0xfffffffc
  410908:	add	x18, x10, x14, lsl #3
  41090c:	add	x0, x10, x16, lsl #3
  410910:	mov	x1, x17
  410914:	ldp	q0, q3, [x18, #-16]
  410918:	ldp	q1, q2, [x0, #-16]
  41091c:	subs	x1, x1, #0x4
  410920:	stp	q1, q2, [x18, #-16]
  410924:	stp	q0, q3, [x0, #-16]
  410928:	add	x18, x18, #0x20
  41092c:	add	x0, x0, #0x20
  410930:	b.ne	410914 <printf@plt+0xf414>  // b.any
  410934:	cmp	x17, x15
  410938:	b.eq	4108f0 <printf@plt+0xf3f0>  // b.none
  41093c:	b	410854 <printf@plt+0xf354>
  410940:	and	x17, x16, #0xfffffffc
  410944:	add	x18, x10, x15, lsl #3
  410948:	mov	x0, x17
  41094c:	mov	x1, x11
  410950:	ldp	q0, q3, [x18, #-16]
  410954:	ldp	q1, q2, [x1, #-16]
  410958:	subs	x0, x0, #0x4
  41095c:	stp	q1, q2, [x18, #-16]
  410960:	stp	q0, q3, [x1, #-16]
  410964:	add	x18, x18, #0x20
  410968:	add	x1, x1, #0x20
  41096c:	b.ne	410950 <printf@plt+0xf450>  // b.any
  410970:	cmp	x17, x16
  410974:	b.ne	4108c0 <printf@plt+0xf3c0>  // b.any
  410978:	b	4108ec <printf@plt+0xf3ec>
  41097c:	ldr	w26, [x19, #48]
  410980:	cmp	w26, w23
  410984:	b.le	4107b4 <printf@plt+0xf2b4>
  410988:	mov	w26, w23
  41098c:	str	w23, [x19, #48]
  410990:	ldr	w22, [x19, #40]
  410994:	cmp	w22, #0x1
  410998:	b.eq	4107c0 <printf@plt+0xf2c0>  // b.none
  41099c:	cmp	w23, w21
  4109a0:	b.ne	410a34 <printf@plt+0xf534>  // b.any
  4109a4:	b	410cac <printf@plt+0xf7ac>
  4109a8:	cmp	w27, w23
  4109ac:	b.eq	4109b8 <printf@plt+0xf4b8>  // b.none
  4109b0:	mov	w26, w23
  4109b4:	str	w23, [x19, #48]
  4109b8:	cmp	w23, w21
  4109bc:	b.ge	410a0c <printf@plt+0xf50c>  // b.tcont
  4109c0:	b	4109d8 <printf@plt+0xf4d8>
  4109c4:	add	w8, w26, w23
  4109c8:	sub	w26, w8, w27
  4109cc:	stp	w26, w23, [x19, #48]
  4109d0:	cmp	w23, w21
  4109d4:	b.ge	410a0c <printf@plt+0xf50c>  // b.tcont
  4109d8:	add	x8, x20, w23, sxtw #3
  4109dc:	b	4109f4 <printf@plt+0xf4f4>
  4109e0:	add	w23, w23, #0x1
  4109e4:	cmp	w21, w23
  4109e8:	add	x8, x8, #0x8
  4109ec:	str	w23, [x19]
  4109f0:	b.eq	410a20 <printf@plt+0xf520>  // b.none
  4109f4:	ldr	x9, [x8]
  4109f8:	ldrb	w10, [x9]
  4109fc:	cmp	w10, #0x2d
  410a00:	b.ne	4109e0 <printf@plt+0xf4e0>  // b.any
  410a04:	ldrb	w9, [x9, #1]
  410a08:	cbz	w9, 4109e0 <printf@plt+0xf4e0>
  410a0c:	mov	w27, w23
  410a10:	str	w23, [x19, #52]
  410a14:	cmp	w23, w21
  410a18:	b.ne	410a34 <printf@plt+0xf534>  // b.any
  410a1c:	b	410cac <printf@plt+0xf7ac>
  410a20:	mov	w23, w21
  410a24:	mov	w27, w23
  410a28:	str	w23, [x19, #52]
  410a2c:	cmp	w23, w21
  410a30:	b.eq	410cac <printf@plt+0xf7ac>  // b.none
  410a34:	ldr	x0, [x20, w23, sxtw #3]
  410a38:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  410a3c:	add	x1, x1, #0xa19
  410a40:	mov	w28, w5
  410a44:	bl	401420 <strcmp@plt>
  410a48:	cbz	w0, 410aa4 <printf@plt+0xf5a4>
  410a4c:	cmp	w23, w21
  410a50:	b.eq	410cac <printf@plt+0xf7ac>  // b.none
  410a54:	sxtw	x8, w23
  410a58:	ldr	x8, [x20, x8, lsl #3]
  410a5c:	ldrb	w9, [x8]
  410a60:	cmp	w9, #0x2d
  410a64:	b.ne	410c68 <printf@plt+0xf768>  // b.any
  410a68:	mov	x9, x8
  410a6c:	ldrb	w10, [x9, #1]!
  410a70:	cbz	w10, 410c68 <printf@plt+0xf768>
  410a74:	ldur	x27, [x29, #-8]
  410a78:	ldur	w26, [x29, #-12]
  410a7c:	mov	w5, w28
  410a80:	cmp	x27, #0x0
  410a84:	cset	w8, ne  // ne = any
  410a88:	cmp	w10, #0x2d
  410a8c:	cset	w10, eq  // eq = none
  410a90:	and	w8, w8, w10
  410a94:	add	x22, x9, x8
  410a98:	str	x22, [x25]
  410a9c:	cbnz	x27, 410614 <printf@plt+0xf114>
  410aa0:	b	410e60 <printf@plt+0xf960>
  410aa4:	add	w8, w23, #0x1
  410aa8:	cmp	w26, w27
  410aac:	str	w8, [x19]
  410ab0:	b.eq	410c80 <printf@plt+0xf780>  // b.none
  410ab4:	cmp	w27, w8
  410ab8:	b.eq	410c80 <printf@plt+0xf780>  // b.none
  410abc:	cmp	w23, w27
  410ac0:	b.lt	410c94 <printf@plt+0xf794>  // b.tstop
  410ac4:	cmp	w26, w27
  410ac8:	b.ge	410c94 <printf@plt+0xf794>  // b.tcont
  410acc:	add	x10, x20, w27, sxtw #3
  410ad0:	sxtw	x9, w27
  410ad4:	add	x11, x20, #0x10
  410ad8:	add	x12, x10, #0x10
  410adc:	mov	w13, w26
  410ae0:	mov	w14, w8
  410ae4:	sub	w15, w14, w27
  410ae8:	sub	w16, w27, w13
  410aec:	cmp	w15, w16
  410af0:	b.le	410b70 <printf@plt+0xf670>
  410af4:	cmp	w16, #0x1
  410af8:	sub	w14, w14, w16
  410afc:	b.lt	410bdc <printf@plt+0xf6dc>  // b.tstop
  410b00:	sxtw	x15, w13
  410b04:	sxtw	x17, w14
  410b08:	cmp	w16, #0x4
  410b0c:	mov	w16, w16
  410b10:	b.cc	410b3c <printf@plt+0xf63c>  // b.lo, b.ul, b.last
  410b14:	add	x0, x17, x16
  410b18:	add	x18, x20, x15, lsl #3
  410b1c:	add	x0, x20, x0, lsl #3
  410b20:	cmp	x18, x0
  410b24:	b.cs	410bf0 <printf@plt+0xf6f0>  // b.hs, b.nlast
  410b28:	add	x18, x15, x16
  410b2c:	add	x18, x20, x18, lsl #3
  410b30:	add	x0, x20, x17, lsl #3
  410b34:	cmp	x0, x18
  410b38:	b.cs	410bf0 <printf@plt+0xf6f0>  // b.hs, b.nlast
  410b3c:	mov	x18, xzr
  410b40:	add	x17, x18, x17
  410b44:	add	x0, x18, x15
  410b48:	add	x15, x20, x17, lsl #3
  410b4c:	add	x17, x20, x0, lsl #3
  410b50:	sub	x16, x16, x18
  410b54:	ldr	x18, [x15]
  410b58:	ldr	x0, [x17]
  410b5c:	subs	x16, x16, #0x1
  410b60:	str	x18, [x17], #8
  410b64:	str	x0, [x15], #8
  410b68:	b.ne	410b54 <printf@plt+0xf654>  // b.any
  410b6c:	b	410bdc <printf@plt+0xf6dc>
  410b70:	cmp	w15, #0x1
  410b74:	b.lt	410bd8 <printf@plt+0xf6d8>  // b.tstop
  410b78:	sxtw	x16, w13
  410b7c:	cmp	w15, #0x3
  410b80:	mov	w17, w15
  410b84:	b.ls	410ba8 <printf@plt+0xf6a8>  // b.plast
  410b88:	add	x18, x20, x16, lsl #3
  410b8c:	add	x0, x10, x17, lsl #3
  410b90:	cmp	x18, x0
  410b94:	b.cs	410c2c <printf@plt+0xf72c>  // b.hs, b.nlast
  410b98:	add	x18, x16, x17
  410b9c:	add	x18, x20, x18, lsl #3
  410ba0:	cmp	x10, x18
  410ba4:	b.cs	410c2c <printf@plt+0xf72c>  // b.hs, b.nlast
  410ba8:	mov	x18, xzr
  410bac:	add	x0, x9, x18
  410bb0:	add	x1, x18, x16
  410bb4:	add	x16, x20, x0, lsl #3
  410bb8:	add	x0, x20, x1, lsl #3
  410bbc:	sub	x17, x17, x18
  410bc0:	ldr	x18, [x16]
  410bc4:	ldr	x1, [x0]
  410bc8:	subs	x17, x17, #0x1
  410bcc:	str	x18, [x0], #8
  410bd0:	str	x1, [x16], #8
  410bd4:	b.ne	410bc0 <printf@plt+0xf6c0>  // b.any
  410bd8:	add	w13, w15, w13
  410bdc:	cmp	w14, w27
  410be0:	b.le	410c94 <printf@plt+0xf794>
  410be4:	cmp	w27, w13
  410be8:	b.gt	410ae4 <printf@plt+0xf5e4>
  410bec:	b	410c94 <printf@plt+0xf794>
  410bf0:	and	x18, x16, #0xfffffffc
  410bf4:	add	x0, x11, x15, lsl #3
  410bf8:	add	x1, x11, x17, lsl #3
  410bfc:	mov	x2, x18
  410c00:	ldp	q0, q3, [x0, #-16]
  410c04:	ldp	q1, q2, [x1, #-16]
  410c08:	subs	x2, x2, #0x4
  410c0c:	stp	q1, q2, [x0, #-16]
  410c10:	stp	q0, q3, [x1, #-16]
  410c14:	add	x0, x0, #0x20
  410c18:	add	x1, x1, #0x20
  410c1c:	b.ne	410c00 <printf@plt+0xf700>  // b.any
  410c20:	cmp	x18, x16
  410c24:	b.eq	410bdc <printf@plt+0xf6dc>  // b.none
  410c28:	b	410b40 <printf@plt+0xf640>
  410c2c:	and	x18, x17, #0xfffffffc
  410c30:	add	x0, x11, x16, lsl #3
  410c34:	mov	x1, x18
  410c38:	mov	x2, x12
  410c3c:	ldp	q0, q3, [x0, #-16]
  410c40:	ldp	q1, q2, [x2, #-16]
  410c44:	subs	x1, x1, #0x4
  410c48:	stp	q1, q2, [x0, #-16]
  410c4c:	stp	q0, q3, [x2, #-16]
  410c50:	add	x0, x0, #0x20
  410c54:	add	x2, x2, #0x20
  410c58:	b.ne	410c3c <printf@plt+0xf73c>  // b.any
  410c5c:	cmp	x18, x17
  410c60:	b.ne	410bac <printf@plt+0xf6ac>  // b.any
  410c64:	b	410bd8 <printf@plt+0xf6d8>
  410c68:	cbz	w22, 410cb8 <printf@plt+0xf7b8>
  410c6c:	add	w9, w23, #0x1
  410c70:	str	x8, [x19, #16]
  410c74:	str	w9, [x19]
  410c78:	mov	w27, #0x1                   	// #1
  410c7c:	b	410cbc <printf@plt+0xf7bc>
  410c80:	cmp	w26, w27
  410c84:	b.ne	410ca0 <printf@plt+0xf7a0>  // b.any
  410c88:	mov	w26, w8
  410c8c:	str	w8, [x19, #48]
  410c90:	b	410ca0 <printf@plt+0xf7a0>
  410c94:	add	w9, w26, w8
  410c98:	sub	w26, w9, w27
  410c9c:	stp	w26, w8, [x19, #48]
  410ca0:	str	w21, [x19, #52]
  410ca4:	str	w21, [x19]
  410ca8:	mov	w27, w21
  410cac:	cmp	w26, w27
  410cb0:	b.eq	410cb8 <printf@plt+0xf7b8>  // b.none
  410cb4:	str	w26, [x19]
  410cb8:	mov	w27, #0xffffffff            	// #-1
  410cbc:	mov	w0, w27
  410cc0:	ldp	x20, x19, [sp, #176]
  410cc4:	ldp	x22, x21, [sp, #160]
  410cc8:	ldp	x24, x23, [sp, #144]
  410ccc:	ldp	x26, x25, [sp, #128]
  410cd0:	ldp	x28, x27, [sp, #112]
  410cd4:	ldp	x29, x30, [sp, #96]
  410cd8:	add	sp, sp, #0xc0
  410cdc:	ret
  410ce0:	ldur	x25, [x29, #-8]
  410ce4:	mov	w8, #0xffffffff            	// #-1
  410ce8:	stur	wzr, [x29, #-36]
  410cec:	stur	xzr, [x29, #-32]
  410cf0:	str	w8, [sp, #48]
  410cf4:	b	410d0c <printf@plt+0xf80c>
  410cf8:	mov	w8, #0x1                   	// #1
  410cfc:	stur	w8, [x29, #-36]
  410d00:	ldr	x28, [x25, #32]!
  410d04:	add	w24, w24, #0x1
  410d08:	cbz	x28, 410d78 <printf@plt+0xf878>
  410d0c:	mov	x0, x28
  410d10:	mov	x1, x22
  410d14:	mov	x2, x27
  410d18:	bl	401380 <strncmp@plt>
  410d1c:	cbnz	w0, 410d00 <printf@plt+0xf800>
  410d20:	mov	x0, x28
  410d24:	bl	401290 <strlen@plt>
  410d28:	cmp	w27, w0
  410d2c:	b.eq	410728 <printf@plt+0xf228>  // b.none
  410d30:	ldur	x10, [x29, #-32]
  410d34:	cbz	x10, 410d6c <printf@plt+0xf86c>
  410d38:	ldr	w8, [x10, #8]
  410d3c:	ldr	w9, [x25, #8]
  410d40:	cmp	w8, w9
  410d44:	b.ne	410cf8 <printf@plt+0xf7f8>  // b.any
  410d48:	ldr	x8, [x10, #16]
  410d4c:	ldr	x9, [x25, #16]
  410d50:	cmp	x8, x9
  410d54:	b.ne	410cf8 <printf@plt+0xf7f8>  // b.any
  410d58:	ldr	w8, [x10, #24]
  410d5c:	ldr	w9, [x25, #24]
  410d60:	cmp	w8, w9
  410d64:	b.ne	410cf8 <printf@plt+0xf7f8>  // b.any
  410d68:	b	410d00 <printf@plt+0xf800>
  410d6c:	stur	x25, [x29, #-32]
  410d70:	str	w24, [sp, #48]
  410d74:	b	410d00 <printf@plt+0xf800>
  410d78:	ldr	x24, [sp, #24]
  410d7c:	ldr	x25, [sp, #40]
  410d80:	ldur	w8, [x29, #-36]
  410d84:	cbz	w8, 410da8 <printf@plt+0xf8a8>
  410d88:	ldur	w8, [x29, #-12]
  410d8c:	cbnz	w8, 411224 <printf@plt+0xfd24>
  410d90:	mov	x0, x22
  410d94:	bl	401290 <strlen@plt>
  410d98:	add	x8, x22, x0
  410d9c:	add	w9, w23, #0x1
  410da0:	str	wzr, [x19, #8]
  410da4:	b	4110a0 <printf@plt+0xfba0>
  410da8:	ldp	w10, w5, [sp, #8]
  410dac:	ldur	x27, [x29, #-32]
  410db0:	ldr	w28, [sp, #48]
  410db4:	cbz	x27, 410de4 <printf@plt+0xf8e4>
  410db8:	ldr	x8, [sp, #16]
  410dbc:	add	x8, x8, #0x1
  410dc0:	str	w8, [x19]
  410dc4:	ldrb	w10, [x26]
  410dc8:	ldr	w9, [x27, #8]
  410dcc:	cbz	w10, 410f10 <printf@plt+0xfa10>
  410dd0:	ldr	x10, [sp, #32]
  410dd4:	cbz	w9, 410f74 <printf@plt+0xfa74>
  410dd8:	add	x8, x26, #0x1
  410ddc:	str	x8, [x19, #16]
  410de0:	b	410f30 <printf@plt+0xfa30>
  410de4:	ldur	w26, [x29, #-12]
  410de8:	ldr	x27, [sp, #32]
  410dec:	cbz	w5, 410e10 <printf@plt+0xf910>
  410df0:	cmp	w10, #0x2d
  410df4:	b.eq	410e10 <printf@plt+0xf910>  // b.none
  410df8:	ldrb	w1, [x22]
  410dfc:	mov	x0, x24
  410e00:	mov	w28, w10
  410e04:	bl	401300 <strchr@plt>
  410e08:	mov	w10, w28
  410e0c:	cbnz	x0, 410e60 <printf@plt+0xf960>
  410e10:	cbnz	w26, 4111dc <printf@plt+0xfcdc>
  410e14:	ldr	w8, [x19]
  410e18:	adrp	x9, 414000 <_ZdlPvm@@Base+0x280c>
  410e1c:	add	x9, x9, #0x1e1
  410e20:	str	wzr, [x19, #8]
  410e24:	add	w8, w8, #0x1
  410e28:	str	x9, [x19, #32]
  410e2c:	str	w8, [x19]
  410e30:	mov	w27, #0x3f                  	// #63
  410e34:	b	410cbc <printf@plt+0xf7bc>
  410e38:	mov	x0, x24
  410e3c:	mov	w1, w10
  410e40:	mov	w28, w10
  410e44:	stp	x9, x25, [sp, #32]
  410e48:	mov	w25, w5
  410e4c:	bl	401300 <strchr@plt>
  410e50:	mov	w5, w25
  410e54:	ldp	x9, x25, [sp, #32]
  410e58:	mov	w10, w28
  410e5c:	cbz	x0, 410630 <printf@plt+0xf130>
  410e60:	add	x28, x22, #0x1
  410e64:	str	x28, [x25]
  410e68:	ldrb	w27, [x22]
  410e6c:	mov	x0, x24
  410e70:	mov	w1, w27
  410e74:	bl	401300 <strchr@plt>
  410e78:	ldrb	w8, [x22, #1]
  410e7c:	cbnz	w8, 410e88 <printf@plt+0xf988>
  410e80:	add	w23, w23, #0x1
  410e84:	str	w23, [x19]
  410e88:	cmp	w27, #0x3a
  410e8c:	b.eq	410ec8 <printf@plt+0xf9c8>  // b.none
  410e90:	cbz	x0, 410ec8 <printf@plt+0xf9c8>
  410e94:	ldrb	w9, [x0]
  410e98:	ldrb	w8, [x0, #1]
  410e9c:	cmp	w9, #0x57
  410ea0:	b.ne	410ed8 <printf@plt+0xf9d8>  // b.any
  410ea4:	cmp	w8, #0x3b
  410ea8:	b.ne	410ed8 <printf@plt+0xf9d8>  // b.any
  410eac:	ldrb	w8, [x28]
  410eb0:	cbz	w8, 410efc <printf@plt+0xf9fc>
  410eb4:	add	w8, w23, #0x1
  410eb8:	str	x28, [x19, #16]
  410ebc:	str	w8, [sp, #32]
  410ec0:	str	w8, [x19]
  410ec4:	b	410fb4 <printf@plt+0xfab4>
  410ec8:	cbnz	w26, 411104 <printf@plt+0xfc04>
  410ecc:	str	w27, [x19, #8]
  410ed0:	mov	w27, #0x3f                  	// #63
  410ed4:	b	410cbc <printf@plt+0xf7bc>
  410ed8:	cmp	w8, #0x3a
  410edc:	b.ne	410cbc <printf@plt+0xf7bc>  // b.any
  410ee0:	ldrb	w9, [x0, #2]
  410ee4:	ldrb	w8, [x28]
  410ee8:	cmp	w9, #0x3a
  410eec:	b.ne	410f5c <printf@plt+0xfa5c>  // b.any
  410ef0:	cbnz	w8, 410f60 <printf@plt+0xfa60>
  410ef4:	str	xzr, [x19, #16]
  410ef8:	b	410f6c <printf@plt+0xfa6c>
  410efc:	cmp	w23, w21
  410f00:	b.ne	410fa0 <printf@plt+0xfaa0>  // b.any
  410f04:	cbnz	w26, 4112f8 <printf@plt+0xfdf8>
  410f08:	str	w27, [x19, #8]
  410f0c:	b	41128c <printf@plt+0xfd8c>
  410f10:	cmp	w9, #0x1
  410f14:	b.ne	410f30 <printf@plt+0xfa30>  // b.any
  410f18:	cmp	w8, w21
  410f1c:	b.ge	4111b8 <printf@plt+0xfcb8>  // b.tcont
  410f20:	add	w9, w23, #0x2
  410f24:	str	w9, [x19]
  410f28:	ldr	x8, [x20, x8, lsl #3]
  410f2c:	b	410ddc <printf@plt+0xf8dc>
  410f30:	mov	x0, x22
  410f34:	bl	401290 <strlen@plt>
  410f38:	add	x8, x22, x0
  410f3c:	str	x8, [x25]
  410f40:	ldur	x8, [x29, #-24]
  410f44:	cbz	x8, 410f4c <printf@plt+0xfa4c>
  410f48:	str	w28, [x8]
  410f4c:	ldr	x8, [x27, #16]
  410f50:	ldr	w27, [x27, #24]
  410f54:	cbnz	x8, 4111ac <printf@plt+0xfcac>
  410f58:	b	410cbc <printf@plt+0xf7bc>
  410f5c:	cbz	w8, 411138 <printf@plt+0xfc38>
  410f60:	add	w8, w23, #0x1
  410f64:	str	x28, [x19, #16]
  410f68:	str	w8, [x19]
  410f6c:	str	xzr, [x25]
  410f70:	b	410cbc <printf@plt+0xf7bc>
  410f74:	ldur	w8, [x29, #-12]
  410f78:	cbnz	w8, 4112cc <printf@plt+0xfdcc>
  410f7c:	ldr	x20, [x19, #32]
  410f80:	mov	x0, x20
  410f84:	bl	401290 <strlen@plt>
  410f88:	add	x8, x20, x0
  410f8c:	str	x8, [x19, #32]
  410f90:	ldr	w8, [x27, #24]
  410f94:	mov	w27, #0x3f                  	// #63
  410f98:	str	w8, [x19, #8]
  410f9c:	b	410cbc <printf@plt+0xf7bc>
  410fa0:	add	w8, w23, #0x1
  410fa4:	str	w8, [x19]
  410fa8:	ldr	x28, [x20, w23, sxtw #3]
  410fac:	str	w8, [sp, #32]
  410fb0:	str	x28, [x19, #16]
  410fb4:	ldur	x8, [x29, #-8]
  410fb8:	str	x25, [sp, #40]
  410fbc:	str	x28, [x25]
  410fc0:	mov	x25, x28
  410fc4:	ldrb	w22, [x25]
  410fc8:	cbz	w22, 410fdc <printf@plt+0xfadc>
  410fcc:	cmp	w22, #0x3d
  410fd0:	b.eq	410fdc <printf@plt+0xfadc>  // b.none
  410fd4:	ldrb	w22, [x25, #1]!
  410fd8:	cbnz	w22, 410fcc <printf@plt+0xfacc>
  410fdc:	ldr	x27, [x8]
  410fe0:	cbz	x27, 4110f4 <printf@plt+0xfbf4>
  410fe4:	mov	x8, x28
  410fe8:	sub	x26, x25, x8
  410fec:	str	x24, [sp, #24]
  410ff0:	mov	w24, wzr
  410ff4:	mov	w28, wzr
  410ff8:	mov	x23, x8
  410ffc:	and	x8, x26, #0xffffffff
  411000:	stur	wzr, [x29, #-36]
  411004:	stur	xzr, [x29, #-32]
  411008:	str	x8, [sp, #48]
  41100c:	b	411024 <printf@plt+0xfb24>
  411010:	ldur	x8, [x29, #-8]
  411014:	ldr	x27, [x8, #32]!
  411018:	add	w24, w24, #0x1
  41101c:	stur	x8, [x29, #-8]
  411020:	cbz	x27, 411080 <printf@plt+0xfb80>
  411024:	mov	x0, x27
  411028:	mov	x1, x23
  41102c:	mov	x2, x26
  411030:	bl	401380 <strncmp@plt>
  411034:	cbnz	w0, 411010 <printf@plt+0xfb10>
  411038:	mov	x0, x27
  41103c:	bl	401290 <strlen@plt>
  411040:	ldr	x8, [sp, #48]
  411044:	cmp	x8, x0
  411048:	b.eq	4110b0 <printf@plt+0xfbb0>  // b.none
  41104c:	ldur	x9, [x29, #-32]
  411050:	ldur	x8, [x29, #-8]
  411054:	cmp	x9, #0x0
  411058:	csel	x9, x8, x9, eq  // eq = none
  41105c:	stur	x9, [x29, #-32]
  411060:	ldur	w9, [x29, #-36]
  411064:	csinc	w28, w28, wzr, eq  // eq = none
  411068:	csel	w9, w24, w9, eq  // eq = none
  41106c:	stur	w9, [x29, #-36]
  411070:	ldr	x27, [x8, #32]!
  411074:	add	w24, w24, #0x1
  411078:	stur	x8, [x29, #-8]
  41107c:	cbnz	x27, 411024 <printf@plt+0xfb24>
  411080:	cbz	w28, 4110c4 <printf@plt+0xfbc4>
  411084:	ldur	w8, [x29, #-12]
  411088:	cbnz	w8, 4112a0 <printf@plt+0xfda0>
  41108c:	ldr	w20, [sp, #32]
  411090:	mov	x0, x23
  411094:	bl	401290 <strlen@plt>
  411098:	add	x8, x23, x0
  41109c:	add	w9, w20, #0x1
  4110a0:	str	x8, [x19, #32]
  4110a4:	str	w9, [x19]
  4110a8:	mov	w27, #0x3f                  	// #63
  4110ac:	b	410cbc <printf@plt+0xf7bc>
  4110b0:	ldur	x26, [x29, #-8]
  4110b4:	mov	w27, w24
  4110b8:	ldr	x24, [sp, #24]
  4110bc:	ldur	w9, [x29, #-12]
  4110c0:	b	4110d8 <printf@plt+0xfbd8>
  4110c4:	ldr	x24, [sp, #24]
  4110c8:	ldur	w9, [x29, #-12]
  4110cc:	ldur	x26, [x29, #-32]
  4110d0:	ldur	w27, [x29, #-36]
  4110d4:	cbz	x26, 4110f4 <printf@plt+0xfbf4>
  4110d8:	ldr	w8, [x26, #8]
  4110dc:	cbz	w22, 41115c <printf@plt+0xfc5c>
  4110e0:	cbz	w8, 411204 <printf@plt+0xfd04>
  4110e4:	ldr	x22, [sp, #40]
  4110e8:	add	x8, x25, #0x1
  4110ec:	str	x8, [x19, #16]
  4110f0:	b	411184 <printf@plt+0xfc84>
  4110f4:	ldr	x8, [sp, #40]
  4110f8:	mov	w27, #0x57                  	// #87
  4110fc:	str	xzr, [x8]
  411100:	b	410cbc <printf@plt+0xf7bc>
  411104:	ldr	w8, [x19, #44]
  411108:	adrp	x9, 429000 <_Znam@GLIBCXX_3.4>
  41110c:	ldr	x0, [x9, #440]
  411110:	ldr	x2, [x20]
  411114:	adrp	x9, 415000 <_ZdlPvm@@Base+0x380c>
  411118:	adrp	x10, 415000 <_ZdlPvm@@Base+0x380c>
  41111c:	add	x9, x9, #0xafa
  411120:	add	x10, x10, #0xb14
  411124:	cmp	w8, #0x0
  411128:	csel	x1, x10, x9, eq  // eq = none
  41112c:	mov	w3, w27
  411130:	bl	4012a0 <fprintf@plt>
  411134:	b	410ecc <printf@plt+0xf9cc>
  411138:	cmp	w23, w21
  41113c:	b.ne	41124c <printf@plt+0xfd4c>  // b.any
  411140:	cbnz	w26, 41137c <printf@plt+0xfe7c>
  411144:	str	w27, [x19, #8]
  411148:	ldrb	w8, [x24]
  41114c:	mov	w9, #0x3f                  	// #63
  411150:	cmp	w8, #0x3a
  411154:	csel	w27, w8, w9, eq  // eq = none
  411158:	b	410f6c <printf@plt+0xfa6c>
  41115c:	ldr	x22, [sp, #40]
  411160:	cmp	w8, #0x1
  411164:	b.ne	411184 <printf@plt+0xfc84>  // b.any
  411168:	ldr	w10, [sp, #32]
  41116c:	cmp	w10, w21
  411170:	b.ge	411278 <printf@plt+0xfd78>  // b.tcont
  411174:	add	w8, w10, #0x1
  411178:	str	w8, [x19]
  41117c:	ldr	x8, [x20, w10, sxtw #3]
  411180:	b	4110ec <printf@plt+0xfbec>
  411184:	mov	x0, x23
  411188:	bl	401290 <strlen@plt>
  41118c:	add	x8, x23, x0
  411190:	str	x8, [x22]
  411194:	ldur	x8, [x29, #-24]
  411198:	cbz	x8, 4111a0 <printf@plt+0xfca0>
  41119c:	str	w27, [x8]
  4111a0:	ldr	x8, [x26, #16]
  4111a4:	ldr	w27, [x26, #24]
  4111a8:	cbz	x8, 410cbc <printf@plt+0xf7bc>
  4111ac:	str	w27, [x8]
  4111b0:	mov	w27, wzr
  4111b4:	b	410cbc <printf@plt+0xf7bc>
  4111b8:	ldur	w8, [x29, #-12]
  4111bc:	cbnz	w8, 411330 <printf@plt+0xfe30>
  4111c0:	mov	x0, x22
  4111c4:	bl	401290 <strlen@plt>
  4111c8:	add	x8, x22, x0
  4111cc:	str	x8, [x19, #32]
  4111d0:	ldr	w8, [x27, #24]
  4111d4:	str	w8, [x19, #8]
  4111d8:	b	41128c <printf@plt+0xfd8c>
  4111dc:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  4111e0:	ldr	x0, [x8, #440]
  4111e4:	ldr	x2, [x20]
  4111e8:	cmp	w10, #0x2d
  4111ec:	b.ne	411260 <printf@plt+0xfd60>  // b.any
  4111f0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  4111f4:	add	x1, x1, #0xaba
  4111f8:	mov	x3, x22
  4111fc:	bl	4012a0 <fprintf@plt>
  411200:	b	410e14 <printf@plt+0xf914>
  411204:	cbnz	w9, 411354 <printf@plt+0xfe54>
  411208:	mov	x0, x23
  41120c:	bl	401290 <strlen@plt>
  411210:	ldr	x9, [sp, #40]
  411214:	add	x8, x23, x0
  411218:	mov	w27, #0x3f                  	// #63
  41121c:	str	x8, [x9]
  411220:	b	410cbc <printf@plt+0xf7bc>
  411224:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  411228:	ldr	x0, [x8, #440]
  41122c:	ldr	x2, [x20]
  411230:	ldr	x3, [sp, #32]
  411234:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  411238:	add	x1, x1, #0xa1c
  41123c:	bl	4012a0 <fprintf@plt>
  411240:	ldr	x22, [x19, #32]
  411244:	ldr	w23, [x19]
  411248:	b	410d90 <printf@plt+0xf890>
  41124c:	add	w8, w23, #0x1
  411250:	str	w8, [x19]
  411254:	ldr	x8, [x20, w23, sxtw #3]
  411258:	str	x8, [x19, #16]
  41125c:	b	410f6c <printf@plt+0xfa6c>
  411260:	ldrb	w3, [x27]
  411264:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  411268:	add	x1, x1, #0xada
  41126c:	mov	x4, x22
  411270:	bl	4012a0 <fprintf@plt>
  411274:	b	410e14 <printf@plt+0xf914>
  411278:	cbnz	w9, 41139c <printf@plt+0xfe9c>
  41127c:	mov	x0, x23
  411280:	bl	401290 <strlen@plt>
  411284:	add	x8, x23, x0
  411288:	str	x8, [x22]
  41128c:	ldrb	w8, [x24]
  411290:	mov	w9, #0x3f                  	// #63
  411294:	cmp	w8, #0x3a
  411298:	csel	w27, w8, w9, eq  // eq = none
  41129c:	b	410cbc <printf@plt+0xf7bc>
  4112a0:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  4112a4:	ldr	x0, [x8, #440]
  4112a8:	ldr	w8, [sp, #32]
  4112ac:	ldr	x2, [x20]
  4112b0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  4112b4:	add	x1, x1, #0xb55
  4112b8:	ldr	x3, [x20, w8, sxtw #3]
  4112bc:	bl	4012a0 <fprintf@plt>
  4112c0:	ldr	x23, [x19, #32]
  4112c4:	ldr	w20, [x19]
  4112c8:	b	411090 <printf@plt+0xfb90>
  4112cc:	ldrb	w8, [x10, #1]
  4112d0:	adrp	x9, 429000 <_Znam@GLIBCXX_3.4>
  4112d4:	ldr	x0, [x9, #440]
  4112d8:	ldr	x2, [x20]
  4112dc:	cmp	w8, #0x2d
  4112e0:	b.ne	411318 <printf@plt+0xfe18>  // b.any
  4112e4:	ldr	x3, [x27]
  4112e8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  4112ec:	add	x1, x1, #0xa3a
  4112f0:	bl	4012a0 <fprintf@plt>
  4112f4:	b	410f7c <printf@plt+0xfa7c>
  4112f8:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  4112fc:	ldr	x0, [x8, #440]
  411300:	ldr	x2, [x20]
  411304:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  411308:	add	x1, x1, #0xb2e
  41130c:	mov	w3, w27
  411310:	bl	4012a0 <fprintf@plt>
  411314:	b	410f08 <printf@plt+0xfa08>
  411318:	ldrb	w3, [x10]
  41131c:	ldr	x4, [x27]
  411320:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  411324:	add	x1, x1, #0xa67
  411328:	bl	4012a0 <fprintf@plt>
  41132c:	b	410f7c <printf@plt+0xfa7c>
  411330:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  411334:	ldr	x0, [x8, #440]
  411338:	ldr	x2, [x20]
  41133c:	ldr	x3, [sp, #32]
  411340:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  411344:	add	x1, x1, #0xa94
  411348:	bl	4012a0 <fprintf@plt>
  41134c:	ldr	x22, [x25]
  411350:	b	4111c0 <printf@plt+0xfcc0>
  411354:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  411358:	ldr	x2, [x20]
  41135c:	ldr	x0, [x8, #440]
  411360:	ldr	x3, [x26]
  411364:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  411368:	add	x1, x1, #0xb76
  41136c:	bl	4012a0 <fprintf@plt>
  411370:	ldr	x8, [sp, #40]
  411374:	ldr	x23, [x8]
  411378:	b	411208 <printf@plt+0xfd08>
  41137c:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  411380:	ldr	x0, [x8, #440]
  411384:	ldr	x2, [x20]
  411388:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  41138c:	add	x1, x1, #0xb2e
  411390:	mov	w3, w27
  411394:	bl	4012a0 <fprintf@plt>
  411398:	b	411144 <printf@plt+0xfc44>
  41139c:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  4113a0:	add	x9, x20, w10, sxtw #3
  4113a4:	ldr	x2, [x20]
  4113a8:	ldr	x0, [x8, #440]
  4113ac:	ldur	x3, [x9, #-8]
  4113b0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  4113b4:	add	x1, x1, #0xa94
  4113b8:	bl	4012a0 <fprintf@plt>
  4113bc:	ldr	x23, [x22]
  4113c0:	b	41127c <printf@plt+0xfd7c>
  4113c4:	stp	x29, x30, [sp, #-32]!
  4113c8:	stp	x20, x19, [sp, #16]
  4113cc:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  4113d0:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  4113d4:	ldr	w9, [x20, #384]
  4113d8:	ldr	w8, [x8, #388]
  4113dc:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4113e0:	add	x19, x19, #0x28
  4113e4:	mov	x7, x19
  4113e8:	mov	x29, sp
  4113ec:	stp	w9, w8, [x19]
  4113f0:	bl	41058c <printf@plt+0xf08c>
  4113f4:	ldr	w8, [x19]
  4113f8:	ldr	x9, [x19, #16]
  4113fc:	ldr	w11, [x19, #8]
  411400:	adrp	x10, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  411404:	str	w8, [x20, #384]
  411408:	ldp	x20, x19, [sp, #16]
  41140c:	adrp	x12, 429000 <_Znam@GLIBCXX_3.4>
  411410:	str	x9, [x10, #168]
  411414:	str	w11, [x12, #392]
  411418:	ldp	x29, x30, [sp], #32
  41141c:	ret
  411420:	stp	x29, x30, [sp, #-32]!
  411424:	stp	x20, x19, [sp, #16]
  411428:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  41142c:	adrp	x8, 429000 <_Znam@GLIBCXX_3.4>
  411430:	ldr	w9, [x20, #384]
  411434:	ldr	w8, [x8, #388]
  411438:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  41143c:	add	x19, x19, #0x28
  411440:	mov	w6, #0x1                   	// #1
  411444:	mov	x3, xzr
  411448:	mov	x4, xzr
  41144c:	mov	w5, wzr
  411450:	mov	x7, x19
  411454:	mov	x29, sp
  411458:	stp	w9, w8, [x19]
  41145c:	bl	41058c <printf@plt+0xf08c>
  411460:	ldr	w8, [x19]
  411464:	ldr	x9, [x19, #16]
  411468:	ldr	w11, [x19, #8]
  41146c:	adrp	x10, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  411470:	str	w8, [x20, #384]
  411474:	ldp	x20, x19, [sp, #16]
  411478:	adrp	x12, 429000 <_Znam@GLIBCXX_3.4>
  41147c:	str	x9, [x10, #168]
  411480:	str	w11, [x12, #392]
  411484:	ldp	x29, x30, [sp], #32
  411488:	ret
  41148c:	mov	w5, wzr
  411490:	mov	w6, wzr
  411494:	b	4113c4 <printf@plt+0xfec4>
  411498:	mov	x7, x5
  41149c:	mov	w5, wzr
  4114a0:	mov	w6, wzr
  4114a4:	b	41058c <printf@plt+0xf08c>
  4114a8:	mov	w5, #0x1                   	// #1
  4114ac:	mov	w6, wzr
  4114b0:	b	4113c4 <printf@plt+0xfec4>
  4114b4:	mov	x7, x5
  4114b8:	mov	w5, #0x1                   	// #1
  4114bc:	mov	w6, wzr
  4114c0:	b	41058c <printf@plt+0xf08c>
  4114c4:	mov	w8, w0
  4114c8:	tbnz	w0, #31, 411510 <printf@plt+0x10010>
  4114cc:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4114d0:	mov	w9, #0x6667                	// #26215
  4114d4:	add	x0, x0, #0x74
  4114d8:	movk	w9, #0x6666, lsl #16
  4114dc:	mov	w10, #0xa                   	// #10
  4114e0:	smull	x11, w8, w9
  4114e4:	lsr	x13, x11, #63
  4114e8:	asr	x11, x11, #34
  4114ec:	add	w11, w11, w13
  4114f0:	add	w12, w8, #0x9
  4114f4:	msub	w8, w11, w10, w8
  4114f8:	add	w8, w8, #0x30
  4114fc:	cmp	w12, #0x12
  411500:	strb	w8, [x0, #-1]!
  411504:	mov	w8, w11
  411508:	b.hi	4114e0 <printf@plt+0xffe0>  // b.pmore
  41150c:	ret
  411510:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  411514:	mov	w9, #0x6667                	// #26215
  411518:	add	x0, x0, #0x73
  41151c:	movk	w9, #0x6666, lsl #16
  411520:	mov	w10, #0xa                   	// #10
  411524:	smull	x11, w8, w9
  411528:	lsr	x13, x11, #63
  41152c:	asr	x11, x11, #34
  411530:	neg	w12, w8
  411534:	add	w11, w11, w13
  411538:	madd	w12, w11, w10, w12
  41153c:	add	w8, w8, #0x9
  411540:	add	w12, w12, #0x30
  411544:	cmp	w8, #0x12
  411548:	strb	w12, [x0], #-1
  41154c:	mov	w8, w11
  411550:	b.hi	411524 <printf@plt+0x10024>  // b.pmore
  411554:	mov	w8, #0x2d                  	// #45
  411558:	strb	w8, [x0]
  41155c:	ret
  411560:	mov	w8, w0
  411564:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  411568:	mov	w9, #0xcccd                	// #52429
  41156c:	add	x0, x0, #0x89
  411570:	movk	w9, #0xcccc, lsl #16
  411574:	mov	w10, #0xa                   	// #10
  411578:	umull	x11, w8, w9
  41157c:	lsr	x11, x11, #35
  411580:	msub	w12, w11, w10, w8
  411584:	orr	w12, w12, #0x30
  411588:	cmp	w8, #0x9
  41158c:	strb	w12, [x0, #-1]!
  411590:	mov	w8, w11
  411594:	b.hi	411578 <printf@plt+0x10078>  // b.pmore
  411598:	ret
  41159c:	sub	sp, sp, #0x30
  4115a0:	stp	x29, x30, [sp, #16]
  4115a4:	stp	x20, x19, [sp, #32]
  4115a8:	add	x29, sp, #0x10
  4115ac:	sub	x1, x0, #0x1
  4115b0:	ldrb	w8, [x1, #1]!
  4115b4:	cmp	x8, #0x20
  4115b8:	b.eq	4115b0 <printf@plt+0x100b0>  // b.none
  4115bc:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x1e48>
  4115c0:	add	x9, x9, #0x800
  4115c4:	ldrb	w10, [x9, x8]
  4115c8:	cbz	w10, 41164c <printf@plt+0x1014c>
  4115cc:	mov	w19, wzr
  4115d0:	mov	w10, #0xa                   	// #10
  4115d4:	ldrb	w11, [x1, #1]!
  4115d8:	mul	w13, w19, w10
  4115dc:	add	w8, w13, w8, uxtb
  4115e0:	sub	w19, w8, #0x30
  4115e4:	ldrb	w12, [x9, x11]
  4115e8:	mov	w8, w11
  4115ec:	cbnz	w12, 4115d4 <printf@plt+0x100d4>
  4115f0:	cmp	w8, #0x20
  4115f4:	mov	w20, wzr
  4115f8:	b.hi	411718 <printf@plt+0x10218>  // b.pmore
  4115fc:	mov	w9, #0x1                   	// #1
  411600:	mov	x10, #0x401                 	// #1025
  411604:	lsl	x9, x9, x8
  411608:	movk	x10, #0x1, lsl #32
  41160c:	tst	x9, x10
  411610:	b.eq	411718 <printf@plt+0x10218>  // b.none
  411614:	and	w9, w8, #0xff
  411618:	cmp	w9, #0x20
  41161c:	b.ne	411630 <printf@plt+0x10130>  // b.any
  411620:	ldrb	w8, [x1, #1]!
  411624:	and	w9, w8, #0xff
  411628:	cmp	w9, #0x20
  41162c:	b.eq	411620 <printf@plt+0x10120>  // b.none
  411630:	cbz	w9, 41163c <printf@plt+0x1013c>
  411634:	cmp	w9, #0xa
  411638:	b.ne	411654 <printf@plt+0x10154>  // b.any
  41163c:	mov	w0, w19
  411640:	bl	412524 <_ZdlPvm@@Base+0xd30>
  411644:	mov	w20, #0x1                   	// #1
  411648:	b	411718 <printf@plt+0x10218>
  41164c:	mov	w20, wzr
  411650:	b	411718 <printf@plt+0x10218>
  411654:	mov	x10, #0x401                 	// #1025
  411658:	mov	w9, #0x1                   	// #1
  41165c:	movk	x10, #0x1, lsl #32
  411660:	mov	x20, x1
  411664:	and	w11, w8, #0xff
  411668:	cmp	w11, #0x20
  41166c:	b.hi	411680 <printf@plt+0x10180>  // b.pmore
  411670:	and	x8, x8, #0xff
  411674:	lsl	x8, x9, x8
  411678:	tst	x8, x10
  41167c:	b.ne	41169c <printf@plt+0x1019c>  // b.any
  411680:	cmp	w11, #0x5c
  411684:	b.eq	41169c <printf@plt+0x1019c>  // b.none
  411688:	ldrb	w8, [x20, #1]!
  41168c:	and	w11, w8, #0xff
  411690:	cmp	w11, #0x20
  411694:	b.ls	411670 <printf@plt+0x10170>  // b.plast
  411698:	b	411680 <printf@plt+0x10180>
  41169c:	sub	w2, w20, w1
  4116a0:	mov	x0, sp
  4116a4:	bl	411808 <_ZdlPvm@@Base+0x14>
  4116a8:	ldrb	w8, [x20]
  4116ac:	cmp	w8, #0x20
  4116b0:	b.ne	4116c0 <printf@plt+0x101c0>  // b.any
  4116b4:	ldrb	w8, [x20, #1]!
  4116b8:	cmp	w8, #0x20
  4116bc:	b.eq	4116b4 <printf@plt+0x101b4>  // b.none
  4116c0:	cbz	w8, 4116cc <printf@plt+0x101cc>
  4116c4:	cmp	w8, #0xa
  4116c8:	b.ne	41170c <printf@plt+0x1020c>  // b.any
  4116cc:	ldp	w8, w9, [sp, #8]
  4116d0:	cmp	w8, w9
  4116d4:	b.lt	4116e4 <printf@plt+0x101e4>  // b.tstop
  4116d8:	mov	x0, sp
  4116dc:	bl	411b78 <_ZdlPvm@@Base+0x384>
  4116e0:	ldr	w8, [sp, #8]
  4116e4:	ldr	x9, [sp]
  4116e8:	add	w10, w8, #0x1
  4116ec:	str	w10, [sp, #8]
  4116f0:	strb	wzr, [x9, w8, sxtw]
  4116f4:	ldr	x0, [sp]
  4116f8:	bl	4124e0 <_ZdlPvm@@Base+0xcec>
  4116fc:	mov	w0, w19
  411700:	bl	412524 <_ZdlPvm@@Base+0xd30>
  411704:	mov	w20, #0x1                   	// #1
  411708:	b	411710 <printf@plt+0x10210>
  41170c:	mov	w20, wzr
  411710:	mov	x0, sp
  411714:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  411718:	mov	w0, w20
  41171c:	ldp	x20, x19, [sp, #32]
  411720:	ldp	x29, x30, [sp, #16]
  411724:	add	sp, sp, #0x30
  411728:	ret
  41172c:	mov	x19, x0
  411730:	mov	x0, sp
  411734:	bl	4119a0 <_ZdlPvm@@Base+0x1ac>
  411738:	mov	x0, x19
  41173c:	bl	4014a0 <_Unwind_Resume@plt>
  411740:	ret

0000000000411744 <_Znwm@@Base>:
  411744:	stp	x29, x30, [sp, #-32]!
  411748:	str	x19, [sp, #16]
  41174c:	mov	x29, sp
  411750:	and	x8, x0, #0xffffffff
  411754:	cmp	x0, #0x0
  411758:	csinc	x0, x8, xzr, ne  // ne = any
  41175c:	bl	401440 <malloc@plt>
  411760:	cbz	x0, 411770 <_Znwm@@Base+0x2c>
  411764:	ldr	x19, [sp, #16]
  411768:	ldp	x29, x30, [sp], #32
  41176c:	ret
  411770:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  411774:	ldr	x19, [x8, #144]
  411778:	cbz	x19, 4117a8 <_Znwm@@Base+0x64>
  41177c:	mov	x0, x19
  411780:	bl	401290 <strlen@plt>
  411784:	mov	x2, x0
  411788:	mov	w0, #0x2                   	// #2
  41178c:	mov	x1, x19
  411790:	bl	401430 <write@plt>
  411794:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  411798:	add	x1, x1, #0x86e
  41179c:	mov	w0, #0x2                   	// #2
  4117a0:	mov	w2, #0x2                   	// #2
  4117a4:	bl	401430 <write@plt>
  4117a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x380c>
  4117ac:	add	x0, x0, #0xbb4
  4117b0:	bl	4117bc <_Znwm@@Base+0x78>
  4117b4:	mov	w0, #0xffffffff            	// #-1
  4117b8:	bl	401310 <_exit@plt>
  4117bc:	stp	x29, x30, [sp, #-32]!
  4117c0:	str	x19, [sp, #16]
  4117c4:	mov	x29, sp
  4117c8:	mov	x19, x0
  4117cc:	bl	401290 <strlen@plt>
  4117d0:	mov	x1, x19
  4117d4:	ldr	x19, [sp, #16]
  4117d8:	mov	x2, x0
  4117dc:	mov	w0, #0x2                   	// #2
  4117e0:	ldp	x29, x30, [sp], #32
  4117e4:	b	401430 <write@plt>

00000000004117e8 <_ZdlPv@@Base>:
  4117e8:	cbz	x0, 4117f0 <_ZdlPv@@Base+0x8>
  4117ec:	b	4012e0 <free@plt>
  4117f0:	ret

00000000004117f4 <_ZdlPvm@@Base>:
  4117f4:	cbz	x0, 4117fc <_ZdlPvm@@Base+0x8>
  4117f8:	b	4012e0 <free@plt>
  4117fc:	ret
  411800:	stp	xzr, xzr, [x0]
  411804:	ret
  411808:	stp	x29, x30, [sp, #-48]!
  41180c:	str	x21, [sp, #16]
  411810:	stp	x20, x19, [sp, #32]
  411814:	mov	x29, sp
  411818:	mov	w21, w2
  41181c:	mov	x20, x1
  411820:	mov	x19, x0
  411824:	str	w2, [x0, #8]
  411828:	tbnz	w2, #31, 411848 <_ZdlPvm@@Base+0x54>
  41182c:	cbnz	w21, 411858 <_ZdlPvm@@Base+0x64>
  411830:	str	wzr, [x19, #12]
  411834:	str	xzr, [x19]
  411838:	ldp	x20, x19, [sp, #32]
  41183c:	ldr	x21, [sp, #16]
  411840:	ldp	x29, x30, [sp], #48
  411844:	ret
  411848:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  41184c:	add	x1, x1, #0xbd0
  411850:	mov	w0, #0x57                  	// #87
  411854:	bl	40faf8 <printf@plt+0xe5f8>
  411858:	lsl	w8, w21, #1
  41185c:	sxtw	x0, w8
  411860:	str	w8, [x19, #12]
  411864:	bl	401230 <_Znam@plt>
  411868:	str	x0, [x19]
  41186c:	sxtw	x2, w21
  411870:	mov	x1, x20
  411874:	ldp	x20, x19, [sp, #32]
  411878:	ldr	x21, [sp, #16]
  41187c:	ldp	x29, x30, [sp], #48
  411880:	b	401250 <memcpy@plt>
  411884:	stp	x29, x30, [sp, #-48]!
  411888:	str	x21, [sp, #16]
  41188c:	stp	x20, x19, [sp, #32]
  411890:	mov	x29, sp
  411894:	mov	x19, x0
  411898:	cbz	x1, 4118e0 <_ZdlPvm@@Base+0xec>
  41189c:	mov	x0, x1
  4118a0:	mov	x20, x1
  4118a4:	bl	401290 <strlen@plt>
  4118a8:	mov	x21, x0
  4118ac:	str	w21, [x19, #8]
  4118b0:	cbz	w21, 4118e8 <_ZdlPvm@@Base+0xf4>
  4118b4:	lsl	w8, w21, #1
  4118b8:	sxtw	x0, w8
  4118bc:	str	w8, [x19, #12]
  4118c0:	bl	401230 <_Znam@plt>
  4118c4:	str	x0, [x19]
  4118c8:	sxtw	x2, w21
  4118cc:	mov	x1, x20
  4118d0:	ldp	x20, x19, [sp, #32]
  4118d4:	ldr	x21, [sp, #16]
  4118d8:	ldp	x29, x30, [sp], #48
  4118dc:	b	401250 <memcpy@plt>
  4118e0:	str	xzr, [x19, #8]
  4118e4:	b	4118ec <_ZdlPvm@@Base+0xf8>
  4118e8:	str	wzr, [x19, #12]
  4118ec:	str	xzr, [x19]
  4118f0:	ldp	x20, x19, [sp, #32]
  4118f4:	ldr	x21, [sp, #16]
  4118f8:	ldp	x29, x30, [sp], #48
  4118fc:	ret
  411900:	stp	x29, x30, [sp, #-32]!
  411904:	stp	x20, x19, [sp, #16]
  411908:	mov	x29, sp
  41190c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x380c>
  411910:	ldr	d0, [x8, #3016]
  411914:	mov	x20, x0
  411918:	mov	w19, w1
  41191c:	str	d0, [x0, #8]
  411920:	mov	w0, #0x2                   	// #2
  411924:	bl	401230 <_Znam@plt>
  411928:	str	x0, [x20]
  41192c:	strb	w19, [x0]
  411930:	ldp	x20, x19, [sp, #16]
  411934:	ldp	x29, x30, [sp], #32
  411938:	ret
  41193c:	stp	x29, x30, [sp, #-48]!
  411940:	str	x21, [sp, #16]
  411944:	stp	x20, x19, [sp, #32]
  411948:	mov	x29, sp
  41194c:	ldrsw	x19, [x1, #8]
  411950:	mov	x20, x0
  411954:	str	w19, [x0, #8]
  411958:	cbz	w19, 411988 <_ZdlPvm@@Base+0x194>
  41195c:	lsl	x0, x19, #1
  411960:	mov	x21, x1
  411964:	str	w0, [x20, #12]
  411968:	bl	401230 <_Znam@plt>
  41196c:	str	x0, [x20]
  411970:	ldr	x1, [x21]
  411974:	mov	x2, x19
  411978:	ldp	x20, x19, [sp, #32]
  41197c:	ldr	x21, [sp, #16]
  411980:	ldp	x29, x30, [sp], #48
  411984:	b	401250 <memcpy@plt>
  411988:	str	wzr, [x20, #12]
  41198c:	str	xzr, [x20]
  411990:	ldp	x20, x19, [sp, #32]
  411994:	ldr	x21, [sp, #16]
  411998:	ldp	x29, x30, [sp], #48
  41199c:	ret
  4119a0:	ldr	x0, [x0]
  4119a4:	cbz	x0, 4119ac <_ZdlPvm@@Base+0x1b8>
  4119a8:	b	4013e0 <_ZdaPv@plt>
  4119ac:	ret
  4119b0:	stp	x29, x30, [sp, #-48]!
  4119b4:	str	x21, [sp, #16]
  4119b8:	stp	x20, x19, [sp, #32]
  4119bc:	mov	x29, sp
  4119c0:	ldr	w8, [x0, #12]
  4119c4:	ldrsw	x21, [x1, #8]
  4119c8:	mov	x19, x0
  4119cc:	ldr	x0, [x0]
  4119d0:	mov	x20, x1
  4119d4:	cmp	w8, w21
  4119d8:	b.ge	4119f4 <_ZdlPvm@@Base+0x200>  // b.tcont
  4119dc:	cbz	x0, 4119e4 <_ZdlPvm@@Base+0x1f0>
  4119e0:	bl	4013e0 <_ZdaPv@plt>
  4119e4:	cbz	w21, 411a20 <_ZdlPvm@@Base+0x22c>
  4119e8:	lsl	x0, x21, #1
  4119ec:	str	w0, [x19, #12]
  4119f0:	bl	401230 <_Znam@plt>
  4119f4:	str	x0, [x19]
  4119f8:	ldrsw	x2, [x20, #8]
  4119fc:	str	w2, [x19, #8]
  411a00:	cbz	w2, 411a0c <_ZdlPvm@@Base+0x218>
  411a04:	ldr	x1, [x20]
  411a08:	bl	401250 <memcpy@plt>
  411a0c:	mov	x0, x19
  411a10:	ldp	x20, x19, [sp, #32]
  411a14:	ldr	x21, [sp, #16]
  411a18:	ldp	x29, x30, [sp], #48
  411a1c:	ret
  411a20:	mov	x0, xzr
  411a24:	str	wzr, [x19, #12]
  411a28:	str	x0, [x19]
  411a2c:	ldrsw	x2, [x20, #8]
  411a30:	str	w2, [x19, #8]
  411a34:	cbnz	w2, 411a04 <_ZdlPvm@@Base+0x210>
  411a38:	b	411a0c <_ZdlPvm@@Base+0x218>
  411a3c:	stp	x29, x30, [sp, #-48]!
  411a40:	str	x21, [sp, #16]
  411a44:	stp	x20, x19, [sp, #32]
  411a48:	mov	x29, sp
  411a4c:	mov	x19, x0
  411a50:	cbz	x1, 411ab8 <_ZdlPvm@@Base+0x2c4>
  411a54:	mov	x0, x1
  411a58:	mov	x20, x1
  411a5c:	bl	401290 <strlen@plt>
  411a60:	ldr	w9, [x19, #12]
  411a64:	ldr	x8, [x19]
  411a68:	mov	x21, x0
  411a6c:	cmp	w9, w21
  411a70:	b.ge	411a98 <_ZdlPvm@@Base+0x2a4>  // b.tcont
  411a74:	cbz	x8, 411a80 <_ZdlPvm@@Base+0x28c>
  411a78:	mov	x0, x8
  411a7c:	bl	4013e0 <_ZdaPv@plt>
  411a80:	cbz	w21, 411ac4 <_ZdlPvm@@Base+0x2d0>
  411a84:	lsl	w8, w21, #1
  411a88:	sxtw	x0, w8
  411a8c:	str	w8, [x19, #12]
  411a90:	bl	401230 <_Znam@plt>
  411a94:	mov	x8, x0
  411a98:	str	x8, [x19]
  411a9c:	str	w21, [x19, #8]
  411aa0:	cbz	w21, 411ac8 <_ZdlPvm@@Base+0x2d4>
  411aa4:	sxtw	x2, w21
  411aa8:	mov	x0, x8
  411aac:	mov	x1, x20
  411ab0:	bl	401250 <memcpy@plt>
  411ab4:	b	411ac8 <_ZdlPvm@@Base+0x2d4>
  411ab8:	ldr	x0, [x19]
  411abc:	cbz	x0, 411ac4 <_ZdlPvm@@Base+0x2d0>
  411ac0:	bl	4013e0 <_ZdaPv@plt>
  411ac4:	stp	xzr, xzr, [x19]
  411ac8:	mov	x0, x19
  411acc:	ldp	x20, x19, [sp, #32]
  411ad0:	ldr	x21, [sp, #16]
  411ad4:	ldp	x29, x30, [sp], #48
  411ad8:	ret
  411adc:	stp	x29, x30, [sp, #-32]!
  411ae0:	stp	x20, x19, [sp, #16]
  411ae4:	mov	x29, sp
  411ae8:	ldr	w8, [x0, #12]
  411aec:	mov	x19, x0
  411af0:	ldr	x0, [x0]
  411af4:	mov	w20, w1
  411af8:	cmp	w8, #0x0
  411afc:	b.gt	411b18 <_ZdlPvm@@Base+0x324>
  411b00:	cbz	x0, 411b08 <_ZdlPvm@@Base+0x314>
  411b04:	bl	4013e0 <_ZdaPv@plt>
  411b08:	mov	w8, #0x2                   	// #2
  411b0c:	mov	w0, #0x2                   	// #2
  411b10:	str	w8, [x19, #12]
  411b14:	bl	401230 <_Znam@plt>
  411b18:	mov	w8, #0x1                   	// #1
  411b1c:	str	x0, [x19]
  411b20:	str	w8, [x19, #8]
  411b24:	strb	w20, [x0]
  411b28:	mov	x0, x19
  411b2c:	ldp	x20, x19, [sp, #16]
  411b30:	ldp	x29, x30, [sp], #32
  411b34:	ret
  411b38:	stp	x29, x30, [sp, #-32]!
  411b3c:	stp	x20, x19, [sp, #16]
  411b40:	mov	x20, x0
  411b44:	ldr	x0, [x0]
  411b48:	mov	x19, x1
  411b4c:	mov	x29, sp
  411b50:	cbz	x0, 411b58 <_ZdlPvm@@Base+0x364>
  411b54:	bl	4013e0 <_ZdaPv@plt>
  411b58:	ldr	x8, [x19]
  411b5c:	str	x8, [x20]
  411b60:	ldr	x8, [x19, #8]
  411b64:	str	x8, [x20, #8]
  411b68:	stp	xzr, xzr, [x19]
  411b6c:	ldp	x20, x19, [sp, #16]
  411b70:	ldp	x29, x30, [sp], #32
  411b74:	ret
  411b78:	stp	x29, x30, [sp, #-48]!
  411b7c:	stp	x22, x21, [sp, #16]
  411b80:	stp	x20, x19, [sp, #32]
  411b84:	mov	x29, sp
  411b88:	ldp	w22, w8, [x0, #8]
  411b8c:	ldr	x20, [x0]
  411b90:	mov	x19, x0
  411b94:	sxtw	x22, w22
  411b98:	cmp	w8, w22
  411b9c:	b.le	411ba8 <_ZdlPvm@@Base+0x3b4>
  411ba0:	mov	x21, x20
  411ba4:	b	411bfc <_ZdlPvm@@Base+0x408>
  411ba8:	add	w8, w22, #0x1
  411bac:	cbz	w8, 411be8 <_ZdlPvm@@Base+0x3f4>
  411bb0:	lsl	w8, w8, #1
  411bb4:	sxtw	x0, w8
  411bb8:	str	w8, [x19, #12]
  411bbc:	bl	401230 <_Znam@plt>
  411bc0:	mov	x21, x0
  411bc4:	cbz	w22, 411bd8 <_ZdlPvm@@Base+0x3e4>
  411bc8:	mov	x0, x21
  411bcc:	mov	x1, x20
  411bd0:	mov	x2, x22
  411bd4:	bl	401250 <memcpy@plt>
  411bd8:	cbz	x20, 411bfc <_ZdlPvm@@Base+0x408>
  411bdc:	mov	x0, x20
  411be0:	bl	4013e0 <_ZdaPv@plt>
  411be4:	b	411bfc <_ZdlPvm@@Base+0x408>
  411be8:	cbz	x20, 411bf4 <_ZdlPvm@@Base+0x400>
  411bec:	mov	x0, x20
  411bf0:	bl	4013e0 <_ZdaPv@plt>
  411bf4:	mov	x21, xzr
  411bf8:	str	wzr, [x19, #12]
  411bfc:	str	x21, [x19]
  411c00:	ldp	x20, x19, [sp, #32]
  411c04:	ldp	x22, x21, [sp, #16]
  411c08:	ldp	x29, x30, [sp], #48
  411c0c:	ret
  411c10:	stp	x29, x30, [sp, #-80]!
  411c14:	str	x25, [sp, #16]
  411c18:	stp	x24, x23, [sp, #32]
  411c1c:	stp	x22, x21, [sp, #48]
  411c20:	stp	x20, x19, [sp, #64]
  411c24:	mov	x29, sp
  411c28:	mov	x19, x0
  411c2c:	cbz	x1, 411ccc <_ZdlPvm@@Base+0x4d8>
  411c30:	mov	x0, x1
  411c34:	mov	x20, x1
  411c38:	bl	401290 <strlen@plt>
  411c3c:	ldp	w25, w8, [x19, #8]
  411c40:	ldr	x22, [x19]
  411c44:	mov	x21, x0
  411c48:	add	w24, w25, w21
  411c4c:	cmp	w24, w8
  411c50:	b.le	411cb8 <_ZdlPvm@@Base+0x4c4>
  411c54:	cbz	w24, 411c98 <_ZdlPvm@@Base+0x4a4>
  411c58:	lsl	w8, w24, #1
  411c5c:	sxtw	x0, w8
  411c60:	str	w8, [x19, #12]
  411c64:	bl	401230 <_Znam@plt>
  411c68:	mov	x23, x0
  411c6c:	cbz	w25, 411c88 <_ZdlPvm@@Base+0x494>
  411c70:	cmp	w21, #0x1
  411c74:	b.lt	411c88 <_ZdlPvm@@Base+0x494>  // b.tstop
  411c78:	sxtw	x2, w25
  411c7c:	mov	x0, x23
  411c80:	mov	x1, x22
  411c84:	bl	401250 <memcpy@plt>
  411c88:	cbz	x22, 411cac <_ZdlPvm@@Base+0x4b8>
  411c8c:	mov	x0, x22
  411c90:	bl	4013e0 <_ZdaPv@plt>
  411c94:	b	411cac <_ZdlPvm@@Base+0x4b8>
  411c98:	cbz	x22, 411ca4 <_ZdlPvm@@Base+0x4b0>
  411c9c:	mov	x0, x22
  411ca0:	bl	4013e0 <_ZdaPv@plt>
  411ca4:	mov	x23, xzr
  411ca8:	str	wzr, [x19, #12]
  411cac:	ldr	w25, [x19, #8]
  411cb0:	mov	x22, x23
  411cb4:	str	x23, [x19]
  411cb8:	add	x0, x22, w25, sxtw
  411cbc:	sxtw	x2, w21
  411cc0:	mov	x1, x20
  411cc4:	bl	401250 <memcpy@plt>
  411cc8:	str	w24, [x19, #8]
  411ccc:	mov	x0, x19
  411cd0:	ldp	x20, x19, [sp, #64]
  411cd4:	ldp	x22, x21, [sp, #48]
  411cd8:	ldp	x24, x23, [sp, #32]
  411cdc:	ldr	x25, [sp, #16]
  411ce0:	ldp	x29, x30, [sp], #80
  411ce4:	ret
  411ce8:	stp	x29, x30, [sp, #-80]!
  411cec:	str	x25, [sp, #16]
  411cf0:	stp	x24, x23, [sp, #32]
  411cf4:	stp	x22, x21, [sp, #48]
  411cf8:	stp	x20, x19, [sp, #64]
  411cfc:	mov	x29, sp
  411d00:	ldr	w25, [x1, #8]
  411d04:	mov	x19, x0
  411d08:	cbz	w25, 411da0 <_ZdlPvm@@Base+0x5ac>
  411d0c:	ldp	w24, w8, [x19, #8]
  411d10:	ldr	x21, [x19]
  411d14:	mov	x20, x1
  411d18:	add	w23, w24, w25
  411d1c:	cmp	w23, w8
  411d20:	b.le	411d8c <_ZdlPvm@@Base+0x598>
  411d24:	cbz	w23, 411d68 <_ZdlPvm@@Base+0x574>
  411d28:	lsl	w8, w23, #1
  411d2c:	sxtw	x0, w8
  411d30:	str	w8, [x19, #12]
  411d34:	bl	401230 <_Znam@plt>
  411d38:	cmp	w25, #0x1
  411d3c:	mov	x22, x0
  411d40:	b.lt	411d58 <_ZdlPvm@@Base+0x564>  // b.tstop
  411d44:	cbz	w24, 411d58 <_ZdlPvm@@Base+0x564>
  411d48:	sxtw	x2, w24
  411d4c:	mov	x0, x22
  411d50:	mov	x1, x21
  411d54:	bl	401250 <memcpy@plt>
  411d58:	cbz	x21, 411d7c <_ZdlPvm@@Base+0x588>
  411d5c:	mov	x0, x21
  411d60:	bl	4013e0 <_ZdaPv@plt>
  411d64:	b	411d7c <_ZdlPvm@@Base+0x588>
  411d68:	cbz	x21, 411d74 <_ZdlPvm@@Base+0x580>
  411d6c:	mov	x0, x21
  411d70:	bl	4013e0 <_ZdaPv@plt>
  411d74:	mov	x22, xzr
  411d78:	str	wzr, [x19, #12]
  411d7c:	str	x22, [x19]
  411d80:	ldr	w24, [x19, #8]
  411d84:	ldr	w25, [x20, #8]
  411d88:	mov	x21, x22
  411d8c:	ldr	x1, [x20]
  411d90:	add	x0, x21, w24, sxtw
  411d94:	sxtw	x2, w25
  411d98:	bl	401250 <memcpy@plt>
  411d9c:	str	w23, [x19, #8]
  411da0:	mov	x0, x19
  411da4:	ldp	x20, x19, [sp, #64]
  411da8:	ldp	x22, x21, [sp, #48]
  411dac:	ldp	x24, x23, [sp, #32]
  411db0:	ldr	x25, [sp, #16]
  411db4:	ldp	x29, x30, [sp], #80
  411db8:	ret
  411dbc:	cmp	w2, #0x1
  411dc0:	b.lt	411e80 <_ZdlPvm@@Base+0x68c>  // b.tstop
  411dc4:	stp	x29, x30, [sp, #-80]!
  411dc8:	str	x25, [sp, #16]
  411dcc:	stp	x24, x23, [sp, #32]
  411dd0:	stp	x22, x21, [sp, #48]
  411dd4:	stp	x20, x19, [sp, #64]
  411dd8:	mov	x29, sp
  411ddc:	ldp	w25, w8, [x0, #8]
  411de0:	ldr	x22, [x0]
  411de4:	mov	w21, w2
  411de8:	mov	x20, x1
  411dec:	add	w24, w25, w2
  411df0:	mov	x19, x0
  411df4:	cmp	w24, w8
  411df8:	b.le	411e58 <_ZdlPvm@@Base+0x664>
  411dfc:	cbz	w24, 411e38 <_ZdlPvm@@Base+0x644>
  411e00:	lsl	w8, w24, #1
  411e04:	sxtw	x0, w8
  411e08:	str	w8, [x19, #12]
  411e0c:	bl	401230 <_Znam@plt>
  411e10:	mov	x23, x0
  411e14:	cbz	w25, 411e28 <_ZdlPvm@@Base+0x634>
  411e18:	sxtw	x2, w25
  411e1c:	mov	x0, x23
  411e20:	mov	x1, x22
  411e24:	bl	401250 <memcpy@plt>
  411e28:	cbz	x22, 411e4c <_ZdlPvm@@Base+0x658>
  411e2c:	mov	x0, x22
  411e30:	bl	4013e0 <_ZdaPv@plt>
  411e34:	b	411e4c <_ZdlPvm@@Base+0x658>
  411e38:	cbz	x22, 411e44 <_ZdlPvm@@Base+0x650>
  411e3c:	mov	x0, x22
  411e40:	bl	4013e0 <_ZdaPv@plt>
  411e44:	mov	x23, xzr
  411e48:	str	wzr, [x19, #12]
  411e4c:	ldr	w25, [x19, #8]
  411e50:	mov	x22, x23
  411e54:	str	x23, [x19]
  411e58:	add	x0, x22, w25, sxtw
  411e5c:	mov	w2, w21
  411e60:	mov	x1, x20
  411e64:	bl	401250 <memcpy@plt>
  411e68:	str	w24, [x19, #8]
  411e6c:	ldp	x20, x19, [sp, #64]
  411e70:	ldp	x22, x21, [sp, #48]
  411e74:	ldp	x24, x23, [sp, #32]
  411e78:	ldr	x25, [sp, #16]
  411e7c:	ldp	x29, x30, [sp], #80
  411e80:	ret
  411e84:	stp	x29, x30, [sp, #-64]!
  411e88:	stp	x24, x23, [sp, #16]
  411e8c:	stp	x22, x21, [sp, #32]
  411e90:	stp	x20, x19, [sp, #48]
  411e94:	mov	x29, sp
  411e98:	mov	w20, w4
  411e9c:	mov	x19, x3
  411ea0:	mov	w22, w2
  411ea4:	mov	x21, x1
  411ea8:	orr	w8, w4, w2
  411eac:	mov	x23, x0
  411eb0:	tbnz	w8, #31, 411f00 <_ZdlPvm@@Base+0x70c>
  411eb4:	adds	w8, w20, w22
  411eb8:	str	w8, [x23, #8]
  411ebc:	b.eq	411f1c <_ZdlPvm@@Base+0x728>  // b.none
  411ec0:	lsl	w8, w8, #1
  411ec4:	sxtw	x0, w8
  411ec8:	str	w8, [x23, #12]
  411ecc:	bl	401230 <_Znam@plt>
  411ed0:	mov	x24, x0
  411ed4:	str	x0, [x23]
  411ed8:	cbz	w22, 411f38 <_ZdlPvm@@Base+0x744>
  411edc:	sxtw	x22, w22
  411ee0:	mov	x0, x24
  411ee4:	mov	x1, x21
  411ee8:	mov	x2, x22
  411eec:	bl	401250 <memcpy@plt>
  411ef0:	cbz	w20, 411f24 <_ZdlPvm@@Base+0x730>
  411ef4:	add	x0, x24, x22
  411ef8:	sxtw	x2, w20
  411efc:	b	411f40 <_ZdlPvm@@Base+0x74c>
  411f00:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  411f04:	add	x1, x1, #0xbd0
  411f08:	mov	w0, #0xd7                  	// #215
  411f0c:	bl	40faf8 <printf@plt+0xe5f8>
  411f10:	adds	w8, w20, w22
  411f14:	str	w8, [x23, #8]
  411f18:	b.ne	411ec0 <_ZdlPvm@@Base+0x6cc>  // b.any
  411f1c:	str	wzr, [x23, #12]
  411f20:	str	xzr, [x23]
  411f24:	ldp	x20, x19, [sp, #48]
  411f28:	ldp	x22, x21, [sp, #32]
  411f2c:	ldp	x24, x23, [sp, #16]
  411f30:	ldp	x29, x30, [sp], #64
  411f34:	ret
  411f38:	sxtw	x2, w20
  411f3c:	mov	x0, x24
  411f40:	mov	x1, x19
  411f44:	ldp	x20, x19, [sp, #48]
  411f48:	ldp	x22, x21, [sp, #32]
  411f4c:	ldp	x24, x23, [sp, #16]
  411f50:	ldp	x29, x30, [sp], #64
  411f54:	b	401250 <memcpy@plt>
  411f58:	stp	x29, x30, [sp, #-16]!
  411f5c:	ldrsw	x2, [x0, #8]
  411f60:	ldrsw	x8, [x1, #8]
  411f64:	mov	x29, sp
  411f68:	cmp	w2, w8
  411f6c:	b.le	411f90 <_ZdlPvm@@Base+0x79c>
  411f70:	cbz	w8, 411fb0 <_ZdlPvm@@Base+0x7bc>
  411f74:	ldr	x0, [x0]
  411f78:	ldr	x1, [x1]
  411f7c:	mov	x2, x8
  411f80:	bl	4012d0 <memcmp@plt>
  411f84:	lsr	w0, w0, #31
  411f88:	ldp	x29, x30, [sp], #16
  411f8c:	ret
  411f90:	cbz	w2, 411fbc <_ZdlPvm@@Base+0x7c8>
  411f94:	ldr	x0, [x0]
  411f98:	ldr	x1, [x1]
  411f9c:	bl	4012d0 <memcmp@plt>
  411fa0:	cmp	w0, #0x1
  411fa4:	cset	w0, lt  // lt = tstop
  411fa8:	ldp	x29, x30, [sp], #16
  411fac:	ret
  411fb0:	mov	w0, wzr
  411fb4:	ldp	x29, x30, [sp], #16
  411fb8:	ret
  411fbc:	mov	w0, #0x1                   	// #1
  411fc0:	ldp	x29, x30, [sp], #16
  411fc4:	ret
  411fc8:	stp	x29, x30, [sp, #-16]!
  411fcc:	ldrsw	x2, [x0, #8]
  411fd0:	ldrsw	x8, [x1, #8]
  411fd4:	mov	x29, sp
  411fd8:	cmp	w2, w8
  411fdc:	b.ge	412000 <_ZdlPvm@@Base+0x80c>  // b.tcont
  411fe0:	cbz	w2, 412020 <_ZdlPvm@@Base+0x82c>
  411fe4:	ldr	x0, [x0]
  411fe8:	ldr	x1, [x1]
  411fec:	bl	4012d0 <memcmp@plt>
  411ff0:	cmp	w0, #0x1
  411ff4:	cset	w0, lt  // lt = tstop
  411ff8:	ldp	x29, x30, [sp], #16
  411ffc:	ret
  412000:	cbz	w8, 41202c <_ZdlPvm@@Base+0x838>
  412004:	ldr	x0, [x0]
  412008:	ldr	x1, [x1]
  41200c:	mov	x2, x8
  412010:	bl	4012d0 <memcmp@plt>
  412014:	lsr	w0, w0, #31
  412018:	ldp	x29, x30, [sp], #16
  41201c:	ret
  412020:	mov	w0, #0x1                   	// #1
  412024:	ldp	x29, x30, [sp], #16
  412028:	ret
  41202c:	mov	w0, wzr
  412030:	ldp	x29, x30, [sp], #16
  412034:	ret
  412038:	stp	x29, x30, [sp, #-16]!
  41203c:	ldrsw	x2, [x0, #8]
  412040:	ldrsw	x8, [x1, #8]
  412044:	mov	x29, sp
  412048:	cmp	w2, w8
  41204c:	b.ge	412070 <_ZdlPvm@@Base+0x87c>  // b.tcont
  412050:	cbz	w2, 412094 <_ZdlPvm@@Base+0x8a0>
  412054:	ldr	x0, [x0]
  412058:	ldr	x1, [x1]
  41205c:	bl	4012d0 <memcmp@plt>
  412060:	cmp	w0, #0x0
  412064:	cset	w0, gt
  412068:	ldp	x29, x30, [sp], #16
  41206c:	ret
  412070:	cbz	w8, 4120a0 <_ZdlPvm@@Base+0x8ac>
  412074:	ldr	x0, [x0]
  412078:	ldr	x1, [x1]
  41207c:	mov	x2, x8
  412080:	bl	4012d0 <memcmp@plt>
  412084:	mvn	w8, w0
  412088:	lsr	w0, w8, #31
  41208c:	ldp	x29, x30, [sp], #16
  412090:	ret
  412094:	mov	w0, wzr
  412098:	ldp	x29, x30, [sp], #16
  41209c:	ret
  4120a0:	mov	w0, #0x1                   	// #1
  4120a4:	ldp	x29, x30, [sp], #16
  4120a8:	ret
  4120ac:	stp	x29, x30, [sp, #-16]!
  4120b0:	ldrsw	x2, [x0, #8]
  4120b4:	ldrsw	x8, [x1, #8]
  4120b8:	mov	x29, sp
  4120bc:	cmp	w2, w8
  4120c0:	b.le	4120e8 <_ZdlPvm@@Base+0x8f4>
  4120c4:	cbz	w8, 412108 <_ZdlPvm@@Base+0x914>
  4120c8:	ldr	x0, [x0]
  4120cc:	ldr	x1, [x1]
  4120d0:	mov	x2, x8
  4120d4:	bl	4012d0 <memcmp@plt>
  4120d8:	mvn	w8, w0
  4120dc:	lsr	w0, w8, #31
  4120e0:	ldp	x29, x30, [sp], #16
  4120e4:	ret
  4120e8:	cbz	w2, 412114 <_ZdlPvm@@Base+0x920>
  4120ec:	ldr	x0, [x0]
  4120f0:	ldr	x1, [x1]
  4120f4:	bl	4012d0 <memcmp@plt>
  4120f8:	cmp	w0, #0x0
  4120fc:	cset	w0, gt
  412100:	ldp	x29, x30, [sp], #16
  412104:	ret
  412108:	mov	w0, #0x1                   	// #1
  41210c:	ldp	x29, x30, [sp], #16
  412110:	ret
  412114:	mov	w0, wzr
  412118:	ldp	x29, x30, [sp], #16
  41211c:	ret
  412120:	stp	x29, x30, [sp, #-64]!
  412124:	str	x23, [sp, #16]
  412128:	stp	x22, x21, [sp, #32]
  41212c:	stp	x20, x19, [sp, #48]
  412130:	mov	x29, sp
  412134:	mov	w19, w1
  412138:	mov	x20, x0
  41213c:	tbnz	w1, #31, 412150 <_ZdlPvm@@Base+0x95c>
  412140:	ldr	w8, [x20, #12]
  412144:	cmp	w8, w19
  412148:	b.lt	41216c <_ZdlPvm@@Base+0x978>  // b.tstop
  41214c:	b	4121d0 <_ZdlPvm@@Base+0x9dc>
  412150:	adrp	x1, 415000 <_ZdlPvm@@Base+0x380c>
  412154:	add	x1, x1, #0xbd0
  412158:	mov	w0, #0x107                 	// #263
  41215c:	bl	40faf8 <printf@plt+0xe5f8>
  412160:	ldr	w8, [x20, #12]
  412164:	cmp	w8, w19
  412168:	b.ge	4121d0 <_ZdlPvm@@Base+0x9dc>  // b.tcont
  41216c:	ldr	x21, [x20]
  412170:	cbz	w19, 4121b8 <_ZdlPvm@@Base+0x9c4>
  412174:	ldrsw	x23, [x20, #8]
  412178:	lsl	w8, w19, #1
  41217c:	sxtw	x0, w8
  412180:	str	w8, [x20, #12]
  412184:	bl	401230 <_Znam@plt>
  412188:	mov	x22, x0
  41218c:	cbz	w23, 4121a8 <_ZdlPvm@@Base+0x9b4>
  412190:	cmp	w23, w19
  412194:	b.ge	4121a8 <_ZdlPvm@@Base+0x9b4>  // b.tcont
  412198:	mov	x0, x22
  41219c:	mov	x1, x21
  4121a0:	mov	x2, x23
  4121a4:	bl	401250 <memcpy@plt>
  4121a8:	cbz	x21, 4121cc <_ZdlPvm@@Base+0x9d8>
  4121ac:	mov	x0, x21
  4121b0:	bl	4013e0 <_ZdaPv@plt>
  4121b4:	b	4121cc <_ZdlPvm@@Base+0x9d8>
  4121b8:	cbz	x21, 4121c4 <_ZdlPvm@@Base+0x9d0>
  4121bc:	mov	x0, x21
  4121c0:	bl	4013e0 <_ZdaPv@plt>
  4121c4:	mov	x22, xzr
  4121c8:	str	wzr, [x20, #12]
  4121cc:	str	x22, [x20]
  4121d0:	str	w19, [x20, #8]
  4121d4:	ldp	x20, x19, [sp, #48]
  4121d8:	ldp	x22, x21, [sp, #32]
  4121dc:	ldr	x23, [sp, #16]
  4121e0:	ldp	x29, x30, [sp], #64
  4121e4:	ret
  4121e8:	str	wzr, [x0, #8]
  4121ec:	ret
  4121f0:	stp	x29, x30, [sp, #-32]!
  4121f4:	str	x19, [sp, #16]
  4121f8:	ldr	x19, [x0]
  4121fc:	mov	x29, sp
  412200:	cbz	x19, 412228 <_ZdlPvm@@Base+0xa34>
  412204:	ldrsw	x2, [x0, #8]
  412208:	and	w1, w1, #0xff
  41220c:	mov	x0, x19
  412210:	bl	401360 <memchr@plt>
  412214:	cbz	x0, 412228 <_ZdlPvm@@Base+0xa34>
  412218:	sub	w0, w0, w19
  41221c:	ldr	x19, [sp, #16]
  412220:	ldp	x29, x30, [sp], #32
  412224:	ret
  412228:	mov	w0, #0xffffffff            	// #-1
  41222c:	ldr	x19, [sp, #16]
  412230:	ldp	x29, x30, [sp], #32
  412234:	ret
  412238:	stp	x29, x30, [sp, #-32]!
  41223c:	stp	x20, x19, [sp, #16]
  412240:	ldr	w19, [x0, #8]
  412244:	ldr	x20, [x0]
  412248:	mov	x29, sp
  41224c:	cmp	w19, #0x1
  412250:	b.lt	412268 <_ZdlPvm@@Base+0xa74>  // b.tstop
  412254:	cmp	w19, #0x1
  412258:	b.ne	412270 <_ZdlPvm@@Base+0xa7c>  // b.any
  41225c:	mov	x8, xzr
  412260:	mov	w9, wzr
  412264:	b	4122b0 <_ZdlPvm@@Base+0xabc>
  412268:	mov	w9, wzr
  41226c:	b	4122cc <_ZdlPvm@@Base+0xad8>
  412270:	and	x8, x19, #0xfffffffe
  412274:	mov	w9, wzr
  412278:	mov	w10, wzr
  41227c:	add	x11, x20, #0x1
  412280:	mov	x12, x8
  412284:	ldurb	w13, [x11, #-1]
  412288:	ldrb	w14, [x11], #2
  41228c:	cmp	w13, #0x0
  412290:	cinc	w9, w9, eq  // eq = none
  412294:	cmp	w14, #0x0
  412298:	cinc	w10, w10, eq  // eq = none
  41229c:	subs	x12, x12, #0x2
  4122a0:	b.ne	412284 <_ZdlPvm@@Base+0xa90>  // b.any
  4122a4:	cmp	x8, x19
  4122a8:	add	w9, w10, w9
  4122ac:	b.eq	4122cc <_ZdlPvm@@Base+0xad8>  // b.none
  4122b0:	add	x10, x20, x8
  4122b4:	sub	x8, x19, x8
  4122b8:	ldrb	w11, [x10], #1
  4122bc:	cmp	w11, #0x0
  4122c0:	cinc	w9, w9, eq  // eq = none
  4122c4:	subs	x8, x8, #0x1
  4122c8:	b.ne	4122b8 <_ZdlPvm@@Base+0xac4>  // b.any
  4122cc:	sub	w8, w19, w9
  4122d0:	add	w8, w8, #0x1
  4122d4:	sxtw	x0, w8
  4122d8:	bl	401440 <malloc@plt>
  4122dc:	cmp	w19, #0x1
  4122e0:	mov	x8, x0
  4122e4:	b.lt	41230c <_ZdlPvm@@Base+0xb18>  // b.tstop
  4122e8:	mov	x8, x0
  4122ec:	b	4122fc <_ZdlPvm@@Base+0xb08>
  4122f0:	subs	x19, x19, #0x1
  4122f4:	add	x20, x20, #0x1
  4122f8:	b.eq	41230c <_ZdlPvm@@Base+0xb18>  // b.none
  4122fc:	ldrb	w9, [x20]
  412300:	cbz	w9, 4122f0 <_ZdlPvm@@Base+0xafc>
  412304:	strb	w9, [x8], #1
  412308:	b	4122f0 <_ZdlPvm@@Base+0xafc>
  41230c:	ldp	x20, x19, [sp, #16]
  412310:	strb	wzr, [x8]
  412314:	ldp	x29, x30, [sp], #32
  412318:	ret
  41231c:	stp	x29, x30, [sp, #-64]!
  412320:	str	x23, [sp, #16]
  412324:	stp	x22, x21, [sp, #32]
  412328:	stp	x20, x19, [sp, #48]
  41232c:	mov	x29, sp
  412330:	ldrsw	x9, [x0, #8]
  412334:	ldr	x20, [x0]
  412338:	mov	x19, x0
  41233c:	mov	x10, x9
  412340:	subs	x8, x10, #0x1
  412344:	b.lt	412398 <_ZdlPvm@@Base+0xba4>  // b.tstop
  412348:	add	x10, x20, x10
  41234c:	ldurb	w10, [x10, #-1]
  412350:	cmp	w10, #0x20
  412354:	mov	x10, x8
  412358:	b.eq	412340 <_ZdlPvm@@Base+0xb4c>  // b.none
  41235c:	add	w10, w8, #0x1
  412360:	cmp	w10, #0x2
  412364:	b.lt	41239c <_ZdlPvm@@Base+0xba8>  // b.tstop
  412368:	ldrb	w10, [x20]
  41236c:	cmp	w10, #0x20
  412370:	b.ne	41239c <_ZdlPvm@@Base+0xba8>  // b.any
  412374:	mov	x21, x20
  412378:	ldrb	w10, [x21, #1]!
  41237c:	sub	w8, w8, #0x1
  412380:	cmp	w10, #0x20
  412384:	b.eq	412378 <_ZdlPvm@@Base+0xb84>  // b.none
  412388:	sub	w9, w9, #0x1
  41238c:	cmp	w9, w8
  412390:	b.ne	4123ac <_ZdlPvm@@Base+0xbb8>  // b.any
  412394:	b	4123fc <_ZdlPvm@@Base+0xc08>
  412398:	sub	w8, w10, #0x1
  41239c:	mov	x21, x20
  4123a0:	sub	w9, w9, #0x1
  4123a4:	cmp	w9, w8
  4123a8:	b.eq	4123fc <_ZdlPvm@@Base+0xc08>  // b.none
  4123ac:	tbnz	w8, #31, 4123e4 <_ZdlPvm@@Base+0xbf0>
  4123b0:	ldrsw	x0, [x19, #12]
  4123b4:	add	w23, w8, #0x1
  4123b8:	str	w23, [x19, #8]
  4123bc:	bl	401230 <_Znam@plt>
  4123c0:	sxtw	x2, w23
  4123c4:	mov	x1, x21
  4123c8:	mov	x22, x0
  4123cc:	bl	401250 <memcpy@plt>
  4123d0:	cbz	x20, 4123dc <_ZdlPvm@@Base+0xbe8>
  4123d4:	mov	x0, x20
  4123d8:	bl	4013e0 <_ZdaPv@plt>
  4123dc:	str	x22, [x19]
  4123e0:	b	4123fc <_ZdlPvm@@Base+0xc08>
  4123e4:	str	wzr, [x19, #8]
  4123e8:	cbz	x20, 4123fc <_ZdlPvm@@Base+0xc08>
  4123ec:	mov	x0, x20
  4123f0:	bl	4013e0 <_ZdaPv@plt>
  4123f4:	str	xzr, [x19]
  4123f8:	str	wzr, [x19, #12]
  4123fc:	ldp	x20, x19, [sp, #48]
  412400:	ldp	x22, x21, [sp, #32]
  412404:	ldr	x23, [sp, #16]
  412408:	ldp	x29, x30, [sp], #64
  41240c:	ret
  412410:	stp	x29, x30, [sp, #-48]!
  412414:	stp	x20, x19, [sp, #32]
  412418:	ldr	w20, [x0, #8]
  41241c:	str	x21, [sp, #16]
  412420:	mov	x29, sp
  412424:	cmp	w20, #0x1
  412428:	b.lt	412448 <_ZdlPvm@@Base+0xc54>  // b.tstop
  41242c:	ldr	x21, [x0]
  412430:	mov	x19, x1
  412434:	ldrb	w0, [x21], #1
  412438:	mov	x1, x19
  41243c:	bl	4012b0 <putc@plt>
  412440:	subs	x20, x20, #0x1
  412444:	b.ne	412434 <_ZdlPvm@@Base+0xc40>  // b.any
  412448:	ldp	x20, x19, [sp, #32]
  41244c:	ldr	x21, [sp, #16]
  412450:	ldp	x29, x30, [sp], #48
  412454:	ret
  412458:	stp	x29, x30, [sp, #-48]!
  41245c:	str	x21, [sp, #16]
  412460:	stp	x20, x19, [sp, #32]
  412464:	mov	x29, sp
  412468:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  41246c:	add	x20, x20, #0x98
  412470:	adrp	x1, 414000 <_ZdlPvm@@Base+0x280c>
  412474:	mov	w2, w0
  412478:	add	x1, x1, #0xf02
  41247c:	mov	x0, x20
  412480:	mov	x19, x8
  412484:	bl	401340 <sprintf@plt>
  412488:	mov	x0, x20
  41248c:	bl	401290 <strlen@plt>
  412490:	mov	x21, x0
  412494:	str	w21, [x19, #8]
  412498:	cbz	w21, 4124c4 <_ZdlPvm@@Base+0xcd0>
  41249c:	lsl	w8, w21, #1
  4124a0:	sxtw	x0, w8
  4124a4:	str	w8, [x19, #12]
  4124a8:	bl	401230 <_Znam@plt>
  4124ac:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4124b0:	sxtw	x2, w21
  4124b4:	add	x1, x1, #0x98
  4124b8:	mov	x20, x0
  4124bc:	bl	401250 <memcpy@plt>
  4124c0:	b	4124cc <_ZdlPvm@@Base+0xcd8>
  4124c4:	mov	x20, xzr
  4124c8:	str	wzr, [x19, #12]
  4124cc:	str	x20, [x19]
  4124d0:	ldp	x20, x19, [sp, #32]
  4124d4:	ldr	x21, [sp, #16]
  4124d8:	ldp	x29, x30, [sp], #48
  4124dc:	ret
  4124e0:	stp	x29, x30, [sp, #-32]!
  4124e4:	stp	x20, x19, [sp, #16]
  4124e8:	mov	x29, sp
  4124ec:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  4124f0:	ldr	x8, [x20, #24]
  4124f4:	mov	x19, x0
  4124f8:	cbz	x8, 41250c <_ZdlPvm@@Base+0xd18>
  4124fc:	mov	x0, x8
  412500:	mov	x1, x19
  412504:	bl	401420 <strcmp@plt>
  412508:	cbz	w0, 412518 <_ZdlPvm@@Base+0xd24>
  41250c:	mov	x0, x19
  412510:	bl	412530 <_ZdlPvm@@Base+0xd3c>
  412514:	str	x0, [x20, #24]
  412518:	ldp	x20, x19, [sp, #16]
  41251c:	ldp	x29, x30, [sp], #32
  412520:	ret
  412524:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x2e48>
  412528:	str	w0, [x8, #140]
  41252c:	ret
  412530:	cbz	x0, 412560 <_ZdlPvm@@Base+0xd6c>
  412534:	stp	x29, x30, [sp, #-32]!
  412538:	str	x19, [sp, #16]
  41253c:	mov	x29, sp
  412540:	mov	x19, x0
  412544:	bl	401290 <strlen@plt>
  412548:	add	x0, x0, #0x1
  41254c:	bl	401440 <malloc@plt>
  412550:	mov	x1, x19
  412554:	bl	401330 <strcpy@plt>
  412558:	ldr	x19, [sp, #16]
  41255c:	ldp	x29, x30, [sp], #32
  412560:	ret
  412564:	nop
  412568:	stp	x29, x30, [sp, #-64]!
  41256c:	mov	x29, sp
  412570:	stp	x19, x20, [sp, #16]
  412574:	adrp	x20, 428000 <_ZdlPvm@@Base+0x1680c>
  412578:	add	x20, x20, #0xd10
  41257c:	stp	x21, x22, [sp, #32]
  412580:	adrp	x21, 428000 <_ZdlPvm@@Base+0x1680c>
  412584:	add	x21, x21, #0xce0
  412588:	sub	x20, x20, x21
  41258c:	mov	w22, w0
  412590:	stp	x23, x24, [sp, #48]
  412594:	mov	x23, x1
  412598:	mov	x24, x2
  41259c:	bl	4011f0 <_Znam@plt-0x40>
  4125a0:	cmp	xzr, x20, asr #3
  4125a4:	b.eq	4125d0 <_ZdlPvm@@Base+0xddc>  // b.none
  4125a8:	asr	x20, x20, #3
  4125ac:	mov	x19, #0x0                   	// #0
  4125b0:	ldr	x3, [x21, x19, lsl #3]
  4125b4:	mov	x2, x24
  4125b8:	add	x19, x19, #0x1
  4125bc:	mov	x1, x23
  4125c0:	mov	w0, w22
  4125c4:	blr	x3
  4125c8:	cmp	x20, x19
  4125cc:	b.ne	4125b0 <_ZdlPvm@@Base+0xdbc>  // b.any
  4125d0:	ldp	x19, x20, [sp, #16]
  4125d4:	ldp	x21, x22, [sp, #32]
  4125d8:	ldp	x23, x24, [sp, #48]
  4125dc:	ldp	x29, x30, [sp], #64
  4125e0:	ret
  4125e4:	nop
  4125e8:	ret

Disassembly of section .fini:

00000000004125ec <.fini>:
  4125ec:	stp	x29, x30, [sp, #-16]!
  4125f0:	mov	x29, sp
  4125f4:	ldp	x29, x30, [sp], #16
  4125f8:	ret
