VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml incdec.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/boolean/codes/decoders/build/incdec_dummy.sdc --fix_clusters incdec_constraints.place --place

Using up to 1 parallel worker(s)

Architecture file: /home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: incdec

# Loading Architecture Description
# Loading Architecture Description took 0.41 seconds (max_rss 31.3 MiB, delta_rss +25.1 MiB)
# Building complex block graph
# Building complex block graph took 0.08 seconds (max_rss 39.9 MiB, delta_rss +8.7 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 39.9 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 114 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 3
# Clean circuit took 0.00 seconds (max_rss 39.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 39.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 39.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 31
    .input    :       4
    .output   :       7
    BIDIR_CELL:      11
    C_FRAG    :       6
    GND       :       1
    T_FRAG    :       1
    VCC       :       1
  Nets  : 24
    Avg Fanout:     5.2
    Max Fanout:    45.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 149
  Timing Graph Edges: 232
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 40.3 MiB, delta_rss +0.4 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/boolean/codes/decoders/build/incdec_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 40.3 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: incdec.net
Circuit placement file: incdec.place
Circuit routing file: incdec.route
Circuit SDC file: /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/boolean/codes/decoders/build/incdec_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'incdec_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'incdec.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.010913 seconds).
# Load Packing took 0.01 seconds (max_rss 40.6 MiB, delta_rss +0.3 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #18 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #19 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 13
Netlist num_blocks: 20
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 11.
Netlist PB-ASSP blocks: 0.
Netlist PB-LOGIC blocks: 7.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 4
Netlist output pins: 29


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 11
   BIDIR            : 11
    INPUT           : 4
     bidir          : 4
     inpad          : 4
    OUTPUT          : 7
     bidir          : 7
     outpad         : 7
  PB-LOGIC          : 7
   LOGIC            : 7
    FRAGS           : 7
     c_frag_modes   : 7
      SINGLE        : 6
       c_frag       : 6
      SPLIT         : 1
       b_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		11	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		7	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.01 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.34 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 40.9 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.60 seconds (max_rss 350.2 MiB, delta_rss +309.3 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.21 seconds (max_rss 351.9 MiB, delta_rss +311.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 20.66 seconds (max_rss 351.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 351.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 20.67 seconds (max_rss 351.9 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.63 seconds (max_rss 401.6 MiB, delta_rss +49.7 MiB)
Warning 8: CHANX place cost fac is 0 at 2 2
Warning 9: CHANX place cost fac is 0 at 34 34
Warning 10: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading incdec_constraints.place.

Successfully read incdec_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 401.6 MiB, delta_rss +0.0 MiB)

There are 114 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 785

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.16312 td_cost: 4.28396e-07
Initial placement estimated Critical Path Delay (CPD): 46.3204 ns
Initial placement estimated setup Total Negative Slack (sTNS): -300.089 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -46.3204 ns

Initial placement estimated setup slack histogram:
[ -4.6e-08: -4.6e-08) 1 ( 14.3%) |*************************
[ -4.6e-08: -4.5e-08) 1 ( 14.3%) |*************************
[ -4.5e-08: -4.4e-08) 0 (  0.0%) |
[ -4.4e-08: -4.3e-08) 0 (  0.0%) |
[ -4.3e-08: -4.3e-08) 2 ( 28.6%) |*************************************************
[ -4.3e-08: -4.2e-08) 1 ( 14.3%) |*************************
[ -4.2e-08: -4.1e-08) 0 (  0.0%) |
[ -4.1e-08: -4.1e-08) 1 ( 14.3%) |*************************
[ -4.1e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08: -3.9e-08) 1 ( 14.3%) |*************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 54
Warning 11: Starting t: 13 of 20 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 9.8e-01   1.049       1.12 4.3513e-07  44.532       -288  -44.532   0.852  0.0435   38.0     1.00        54  0.200
   2    0.0 8.9e-01   1.095       1.16 4.4406e-07  46.208       -293  -46.208   0.685  0.0408   38.0     1.00       108  0.900
   3    0.0 8.4e-01   1.013       1.14 4.4896e-07  46.536       -311  -46.536   0.759  0.0331   38.0     1.00       162  0.950
   4    0.0 8.0e-01   0.963       1.10 4.3041e-07  49.470       -299  -49.470   0.667  0.0437   38.0     1.00       216  0.950
   5    0.0 7.6e-01   1.002       1.08 4.24e-07    47.761       -294  -47.761   0.815  0.0351   38.0     1.00       270  0.950
   6    0.0 6.8e-01   1.006       1.08 4.3451e-07  46.318       -298  -46.318   0.759  0.0554   38.0     1.00       324  0.900
   7    0.0 6.5e-01   0.924       1.14 4.4173e-07  50.405       -318  -50.405   0.796  0.0596   38.0     1.00       378  0.950
   8    0.0 6.2e-01   1.065       1.11 3.7548e-07  52.273       -293  -52.273   0.741  0.0413   38.0     1.00       432  0.950
   9    0.0 5.9e-01   1.067       1.18 4.7772e-07  45.342       -300  -45.342   0.704  0.0430   38.0     1.00       486  0.950
  10    0.0 5.6e-01   0.937       1.13 4.5898e-07  48.220       -309  -48.220   0.815  0.0328   38.0     1.00       540  0.950
  11    0.0 5.0e-01   1.027       1.10 4.4755e-07  45.775       -295  -45.775   0.759  0.0444   38.0     1.00       594  0.900
  12    0.0 4.8e-01   1.068       1.12 4.7844e-07  44.537       -294  -44.537   0.741  0.0355   38.0     1.00       648  0.950
  13    0.0 4.5e-01   0.962       1.08 4.6718e-07  44.666       -299  -44.666   0.722  0.0271   38.0     1.00       702  0.950
  14    0.0 4.3e-01   1.008       1.14 4.4522e-07  46.430       -304  -46.430   0.778  0.0407   38.0     1.00       756  0.950
  15    0.0 4.1e-01   0.950       1.10 4.2416e-07  50.322       -303  -50.322   0.759  0.0435   38.0     1.00       810  0.950
  16    0.0 3.9e-01   0.996       1.16 4.4746e-07  47.577       -298  -47.577   0.759  0.0422   38.0     1.00       864  0.950
  17    0.0 3.7e-01   1.040       1.18 4.077e-07   48.557       -298  -48.557   0.574  0.0360   38.0     1.00       918  0.950
  18    0.0 3.5e-01   1.033       1.11 4.1919e-07  48.319       -300  -48.319   0.796  0.0284   38.0     1.00       972  0.950
  19    0.0 3.3e-01   1.034       1.13 4.3109e-07  47.538       -295  -47.538   0.833  0.0324   38.0     1.00      1026  0.950
  20    0.0 3.0e-01   1.021       1.15 4.4724e-07  45.833       -290  -45.833   0.759  0.0565   38.0     1.00      1080  0.900
  21    0.0 2.8e-01   0.875       1.06 4.3218e-07  47.993       -306  -47.993   0.704  0.0386   38.0     1.00      1134  0.950
  22    0.0 2.7e-01   1.038       1.09 4.0406e-07  49.225       -295  -49.225   0.685  0.0289   38.0     1.00      1188  0.950
  23    0.0 2.6e-01   0.948       1.12 4.3556e-07  48.688       -304  -48.688   0.796  0.0497   38.0     1.00      1242  0.950
  24    0.0 2.4e-01   0.953       1.09 4.186e-07   50.737       -308  -50.737   0.722  0.0416   38.0     1.00      1296  0.950
  25    0.0 2.3e-01   1.039       1.10 4.4258e-07  43.215       -288  -43.215   0.704  0.0425   38.0     1.00      1350  0.950
  26    0.0 2.2e-01   1.000       1.05 4.3888e-07  44.369       -298  -44.369   0.685  0.0409   38.0     1.00      1404  0.950
  27    0.0 2.1e-01   0.968       1.14 4.3718e-07  47.273       -304  -47.273   0.685  0.0378   38.0     1.00      1458  0.950
  28    0.0 2.0e-01   0.954       1.10 4.1767e-07  51.095       -309  -51.095   0.722  0.0343   38.0     1.00      1512  0.950
  29    0.0 1.9e-01   0.999       1.05 4.5349e-07  43.863       -287  -43.863   0.630  0.0280   38.0     1.00      1566  0.950
  30    0.0 1.8e-01   1.059       1.13 4.787e-07   41.625       -280  -41.625   0.778  0.0413   38.0     1.00      1620  0.950
  31    0.0 1.7e-01   1.033       1.12 4.1999e-07  48.464       -300  -48.464   0.704  0.0260   38.0     1.00      1674  0.950
  32    0.0 1.6e-01   1.001       1.10 4.0162e-07  50.139       -298  -50.139   0.667  0.0341   38.0     1.00      1728  0.950
  33    0.0 1.5e-01   0.982       1.11 4.5719e-07  44.694       -300  -44.694   0.815  0.0436   38.0     1.00      1782  0.950
  34    0.0 1.4e-01   0.983       1.17 4.4024e-07  46.073       -294  -46.073   0.778  0.0265   38.0     1.00      1836  0.900
  35    0.0 1.3e-01   0.948       1.13 3.9847e-07  50.776       -306  -50.776   0.796  0.0282   38.0     1.00      1890  0.950
  36    0.0 1.2e-01   1.022       1.10 4.345e-07   47.164       -294  -47.164   0.796  0.0591   38.0     1.00      1944  0.950
  37    0.0 1.2e-01   1.041       1.08 4.2585e-07  44.192       -292  -44.192   0.704  0.0388   38.0     1.00      1998  0.950
  38    0.0 1.1e-01   0.961       1.16 4.481e-07   46.754       -306  -46.754   0.648  0.0237   38.0     1.00      2052  0.950
  39    0.0 1.1e-01   0.943       1.11 4.5452e-07  46.499       -299  -46.499   0.741  0.0383   38.0     1.00      2106  0.950
  40    0.0 1.0e-01   1.008       1.09 4.5002e-07  44.065       -293  -44.065   0.630  0.0382   38.0     1.00      2160  0.950
  41    0.0 9.6e-02   0.995       1.10 4.1018e-07  49.155       -301  -49.155   0.778  0.0474   38.0     1.00      2214  0.950
  42    0.0 9.2e-02   0.930       1.14 4.2605e-07  47.762       -306  -47.762   0.648  0.0679   38.0     1.00      2268  0.950
  43    0.0 8.7e-02   0.933       1.11 4.5235e-07  47.452       -301  -47.452   0.685  0.0459   38.0     1.00      2322  0.950
  44    0.0 8.3e-02   1.005       1.15 4.8064e-07  43.531       -293  -43.531   0.815  0.0277   38.0     1.00      2376  0.950
  45    0.0 7.4e-02   0.941       1.13 4.4004e-07  47.264       -307  -47.264   0.685  0.0306   38.0     1.00      2430  0.900
  46    0.0 7.1e-02   1.010       1.13 4.1535e-07  51.827       -306  -51.827   0.630  0.0473   38.0     1.00      2484  0.950
  47    0.0 6.7e-02   0.993       1.11 4.287e-07   48.202       -295  -48.202   0.778  0.0316   38.0     1.00      2538  0.950
  48    0.0 6.4e-02   0.999       1.11 4.6037e-07  44.379       -290  -44.379   0.685  0.0240   38.0     1.00      2592  0.950
  49    0.0 6.1e-02   0.981       1.11 4.7043e-07  47.194       -301  -47.194   0.704  0.0349   38.0     1.00      2646  0.950
  50    0.0 5.8e-02   0.996       1.11 4.4152e-07  46.366       -295  -46.366   0.704  0.0437   38.0     1.00      2700  0.950
  51    0.0 5.5e-02   0.966       1.08 3.9837e-07  50.139       -303  -50.139   0.648  0.0441   38.0     1.00      2754  0.950
  52    0.0 5.2e-02   1.105       1.15 4.44e-07    42.842       -288  -42.842   0.667  0.0426   38.0     1.00      2808  0.950
  53    0.0 4.9e-02   1.016       1.12 4.0935e-07  52.018       -307  -52.018   0.648  0.0252   38.0     1.00      2862  0.950
  54    0.0 4.7e-02   0.990       1.09 4.5172e-07  44.725       -290  -44.725   0.667  0.0336   38.0     1.00      2916  0.950
  55    0.0 4.5e-02   1.018       1.11 4.6406e-07  45.118       -298  -45.118   0.648  0.0543   38.0     1.00      2970  0.950
  56    0.0 4.2e-02   0.904       1.00 4.4929e-07  45.537       -294  -45.537   0.556  0.0317   38.0     1.00      3024  0.950
  57    0.0 4.0e-02   1.040       1.04 4.452e-07   41.480       -282  -41.480   0.444  0.0471   38.0     1.00      3078  0.950
  58    0.0 3.8e-02   1.008       1.14 4.1593e-07  49.086       -302  -49.086   0.574  0.0289   38.0     1.00      3132  0.950
  59    0.0 3.6e-02   0.960       1.08 4.2389e-07  45.612       -289  -45.612   0.593  0.0417   38.0     1.00      3186  0.950
  60    0.0 3.4e-02   1.033       1.12 4.2881e-07  46.572       -294  -46.572   0.500  0.0404   38.0     1.00      3240  0.950
  61    0.0 3.3e-02   1.052       1.14 4.1487e-07  45.722       -297  -45.722   0.444  0.0437   38.0     1.00      3294  0.950
  62    0.0 3.1e-02   0.931       1.06 4.1933e-07  47.011       -311  -47.011   0.593  0.0319   38.0     1.00      3348  0.950
  63    0.0 3.0e-02   0.973       1.04 4.1439e-07  44.515       -291  -44.515   0.444  0.0341   38.0     1.00      3402  0.950
  64    0.0 2.8e-02   1.069       1.06 4.097e-07   47.436       -288  -47.436   0.648  0.0294   38.0     1.00      3456  0.950
  65    0.0 2.7e-02   0.988       1.03 4.4923e-07  44.445       -293  -44.445   0.500  0.0294   38.0     1.00      3510  0.950
  66    0.0 2.5e-02   0.982       1.07 4.3521e-07  44.440       -297  -44.440   0.333  0.0146   38.0     1.00      3564  0.950
  67    0.0 2.4e-02   0.995       1.04 3.6352e-07  47.796       -311  -47.796   0.463  0.0231   33.9     1.77      3618  0.950
  68    0.0 2.3e-02   0.987       1.00 3.8489e-07  46.480       -296  -46.480   0.500  0.0185   34.7     1.62      3672  0.950
  69    0.0 2.2e-02   1.016       1.01 3.9781e-07  45.754       -288  -45.754   0.407  0.0201   36.8     1.23      3726  0.950
  70    0.0 2.1e-02   0.948       0.97 3.8594e-07  45.126       -291  -45.126   0.407  0.0181   35.6     1.45      3780  0.950
  71    0.0 2.0e-02   0.999       0.96 3.6072e-07  45.115       -292  -45.115   0.315  0.0118   34.4     1.67      3834  0.950
  72    0.0 1.9e-02   1.050       1.02 4.0013e-07  41.314       -279  -41.314   0.444  0.0346   30.1     2.49      3888  0.950
  73    0.0 1.8e-02   1.018       1.03 3.281e-07   45.812       -292  -45.812   0.519  0.0150   30.3     2.46      3942  0.950
  74    0.0 1.7e-02   0.997       1.01 4.471e-07   42.613       -290  -42.613   0.556  0.0324   32.6     2.01      3996  0.950
  75    0.0 1.6e-02   0.886       0.95 3.6554e-07  47.436       -297  -47.436   0.315  0.0505   36.4     1.30      4050  0.950
  76    0.0 1.5e-02   1.012       0.96 3.6491e-07  43.607       -288  -43.607   0.444  0.0142   31.9     2.16      4104  0.950
  77    0.0 1.4e-02   1.005       0.95 3.8747e-07  41.686       -281  -41.686   0.278  0.0259   32.0     2.13      4158  0.950
  78    0.0 1.4e-02   0.996       1.00 3.3221e-07  44.034       -286  -44.034   0.333  0.0234   26.8     3.12      4212  0.950
  79    0.0 1.3e-02   1.017       0.97 3.6687e-07  40.261       -275  -40.261   0.463  0.0206   24.0     3.66      4266  0.950
  80    0.0 1.2e-02   1.030       0.98 3.0249e-07  43.043       -284  -43.043   0.352  0.0247   24.5     3.55      4320  0.950
  81    0.0 1.2e-02   0.988       0.94 2.8148e-07  42.824       -281  -42.824   0.296  0.0168   22.3     3.96      4374  0.950
  82    0.0 1.1e-02   1.000       0.97 2.4153e-07  44.532       -288  -44.532   0.278  0.0120   19.1     4.57      4428  0.950
  83    0.0 1.1e-02   0.994       0.94 2.277e-07   44.918       -290  -44.918   0.407  0.0156   16.0     5.16      4482  0.950
  84    0.0 1.0e-02   0.970       0.95 2.433e-07   43.556       -282  -43.556   0.389  0.0121   15.5     5.26      4536  0.950
  85    0.0 9.6e-03   0.998       0.96 1.7805e-07  47.034       -291  -47.034   0.481  0.0185   14.7     5.41      4590  0.950
  86    0.0 9.1e-03   0.965       0.96 3.0617e-07  42.530       -286  -42.530   0.315  0.0240   15.3     5.29      4644  0.950
  87    0.0 8.6e-03   0.974       0.94 2.343e-07   43.428       -289  -43.428   0.370  0.0129   13.4     5.65      4698  0.950
  88    0.0 8.2e-03   0.972       0.92 1.8159e-07  45.199       -285  -45.199   0.278  0.0122   12.5     5.83      4752  0.950
  89    0.0 7.8e-03   0.994       0.88 2.5501e-07  42.529       -281  -42.529   0.352  0.0099   10.4     6.21      4806  0.950
  90    0.0 7.4e-03   0.993       0.94 2.8732e-07  42.053       -283  -42.053   0.333  0.0075    9.5     6.39      4860  0.950
  91    0.0 7.0e-03   0.976       0.93 1.4142e-07  47.861       -296  -47.861   0.426  0.0116    8.5     6.58      4914  0.950
  92    0.0 6.7e-03   0.931       0.96 1.9344e-07  47.460       -302  -47.460   0.370  0.0333    8.4     6.60      4968  0.950
  93    0.0 6.3e-03   0.978       0.99 2.3223e-07  43.674       -292  -43.674   0.444  0.0221    7.8     6.71      5022  0.950
  94    0.0 6.0e-03   1.009       0.93 2.0736e-07  43.951       -287  -43.951   0.389  0.0129    7.8     6.71      5076  0.950
  95    0.0 5.7e-03   0.972       0.91 2.2478e-07  42.639       -279  -42.639   0.407  0.0154    7.4     6.78      5130  0.950
  96    0.0 5.4e-03   0.980       0.90 2.5213e-07  42.898       -281  -42.898   0.315  0.0136    7.2     6.83      5184  0.950
  97    0.0 5.2e-03   1.005       0.86 2.5664e-07  41.379       -274  -41.379   0.370  0.0061    6.3     7.00      5238  0.950
  98    0.0 4.9e-03   0.994       0.86 2.1634e-07  42.293       -275  -42.293   0.315  0.0090    5.9     7.08      5292  0.950
  99    0.0 4.7e-03   1.010       0.87 2.7794e-07  39.968       -269  -39.968   0.204  0.0043    5.1     7.22      5346  0.950
 100    0.0 4.4e-03   0.995       0.87 2.6833e-07  40.873       -275  -40.873   0.241  0.0084    3.9     7.45      5400  0.950
 101    0.0 4.2e-03   0.990       0.87 2.5386e-07  40.749       -271  -40.749   0.352  0.0069    3.1     7.60      5454  0.950
 102    0.0 4.0e-03   0.986       0.85 2.6002e-07  40.866       -275  -40.866   0.352  0.0067    2.9     7.65      5508  0.950
 103    0.0 3.8e-03   1.010       0.87 2.5209e-07  40.438       -269  -40.438   0.352  0.0065    2.6     7.70      5562  0.950
 104    0.0 3.6e-03   0.996       0.87 1.9335e-07  42.293       -273  -42.293   0.389  0.0048    2.4     7.74      5616  0.950
 105    0.0 3.4e-03   1.006       0.87 3.1602e-07  39.824       -272  -39.824   0.407  0.0064    2.3     7.76      5670  0.950
 106    0.0 3.3e-03   1.003       0.89 2.3364e-07  41.498       -274  -41.498   0.389  0.0047    2.2     7.78      5724  0.950
 107    0.0 3.1e-03   0.982       0.87 3.176e-07   39.866       -273  -39.866   0.333  0.0085    2.1     7.80      5778  0.950
 108    0.0 2.9e-03   1.001       0.86 2.3964e-07  40.840       -272  -40.840   0.352  0.0032    1.8     7.84      5832  0.950
 109    0.0 2.8e-03   0.994       0.86 2.7878e-07  40.163       -274  -40.163   0.463  0.0075    1.7     7.87      5886  0.950
 110    0.0 2.7e-03   0.993       0.85 2.7697e-07  39.959       -270  -39.959   0.426  0.0028    1.7     7.86      5940  0.950
 111    0.0 2.5e-03   1.000       0.85 3.0101e-07  40.213       -274  -40.213   0.259  0.0033    1.7     7.87      5994  0.950
 112    0.0 2.4e-03   0.993       0.85 2.901e-07   40.163       -273  -40.163   0.407  0.0048    1.4     7.93      6048  0.950
 113    0.0 2.3e-03   1.001       0.86 2.3276e-07  41.150       -273  -41.150   0.222  0.0049    1.3     7.93      6102  0.950
 114    0.0 2.2e-03   1.002       0.86 2.3374e-07  40.850       -273  -40.850   0.241  0.0024    1.1     7.99      6156  0.950
 115    0.0 2.1e-03   1.001       0.85 2.5198e-07  40.436       -271  -40.436   0.241  0.0030    1.0     8.00      6210  0.950
 116    0.0 2.0e-03   1.007       0.86 2.2378e-07  41.145       -272  -41.145   0.259  0.0030    1.0     8.00      6264  0.950
 117    0.0 1.9e-03   0.994       0.86 2.0192e-07  42.114       -276  -42.114   0.296  0.0035    1.0     8.00      6318  0.950
 118    0.0 1.8e-03   0.998       0.86 2.1266e-07  41.145       -271  -41.145   0.241  0.0035    1.0     8.00      6372  0.950
 119    0.0 1.7e-03   0.997       0.86 2.3511e-07  40.618       -270  -40.618   0.259  0.0018    1.0     8.00      6426  0.950
 120    0.0 1.6e-03   0.999       0.86 2.1749e-07  40.850       -270  -40.850   0.148  0.0043    1.0     8.00      6480  0.950
 121    0.0 1.3e-03   0.999       0.86 2.2438e-07  40.465       -269  -40.465   0.167  0.0013    1.0     8.00      6534  0.800
 122    0.0 1.2e-03   0.999       0.86 2.1545e-07  40.850       -271  -40.850   0.074  0.0003    1.0     8.00      6588  0.950
 123    0.0 9.7e-04   0.998       0.86 2.259e-07   40.465       -270  -40.465   0.111  0.0006    1.0     8.00      6642  0.800
 124    0.0 7.7e-04   1.000       0.86 2.1016e-07  40.850       -270  -40.850   0.111  0.0020    1.0     8.00      6696  0.800
 125    0.0 6.2e-04   0.996       0.86 2.2701e-07  40.618       -270  -40.618   0.093  0.0028    1.0     8.00      6750  0.800
 126    0.0 4.9e-04   0.999       0.86 2.2533e-07  40.465       -270  -40.465   0.056  0.0004    1.0     8.00      6804  0.800
 127    0.0 4.0e-04   1.000       0.86 2.0937e-07  40.850       -270  -40.850   0.074  0.0008    1.0     8.00      6858  0.800
 128    0.0 0.0e+00   1.000       0.86 2.0818e-07  40.850       -270  -40.850   0.000  0.0000    1.0     8.00      6912  0.800
## Placement Quench took 0.00 seconds (max_rss 401.6 MiB)

BB estimate of min-dist (placement) wire length: 591

Completed placement consistency check successfully.

Swaps called: 6932

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 40.8501 ns, Fmax: 24.4797 MHz
Placement estimated setup Worst Negative Slack (sWNS): -40.8501 ns
Placement estimated setup Total Negative Slack (sTNS): -269.895 ns

Placement estimated setup slack histogram:
[ -4.1e-08:   -4e-08) 1 ( 14.3%) |**************************************************
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 1 ( 14.3%) |**************************************************
[   -4e-08: -3.9e-08) 1 ( 14.3%) |**************************************************
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.8e-08) 1 ( 14.3%) |**************************************************
[ -3.8e-08: -3.8e-08) 1 ( 14.3%) |**************************************************
[ -3.8e-08: -3.7e-08) 1 ( 14.3%) |**************************************************
[ -3.7e-08: -3.7e-08) 0 (  0.0%) |
[ -3.7e-08: -3.6e-08) 1 ( 14.3%) |**************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.857027, td_cost: 2.08179e-07, 

Placement resource usage:
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-BIDIR   implemented as TL-BIDIR  : 11
  PB-LOGIC   implemented as TL-LOGIC  : 7
  PB-SYN_VCC implemented as TL-SYN_VCC: 1

Placement number of temperatures: 128
Placement total # of swap attempts: 6932
	Swaps accepted: 3541 (51.1 %)
	Swaps rejected: 1879 (27.1 %)
	Swaps aborted : 1512 (21.8 %)
Placement Quench timing analysis took 6.2235e-05 seconds (4.3515e-05 STA, 1.872e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00803312 seconds (0.00585948 STA, 0.00217364 slack) (130 full updates: 130 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 130 in 0.000906364 sec
Full Max Req/Worst Slack updates 87 in 6.4737e-05 sec
Incr Max Req/Worst Slack updates 43 in 2.761e-05 sec
Incr Criticality updates 2 in 1.6434e-05 sec
Full Criticality updates 128 in 0.00102053 sec
# Placement took 0.65 seconds (max_rss 401.6 MiB, delta_rss +49.7 MiB)

Flow timing analysis took 0.00803312 seconds (0.00585948 STA, 0.00217364 slack) (130 full updates: 130 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 23.05 seconds (max_rss 401.6 MiB)
