Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 15 03:40:53 2021
| Host         : LAPTOP-UKNIV6JJ running 64-bit major release  (build 9200)
| Command      : report_methodology -file nyu_Processor_methodology_drc_routed.rpt -pb nyu_Processor_methodology_drc_routed.pb -rpx nyu_Processor_methodology_drc_routed.rpx
| Design       : nyu_Processor
| Device       : xc7a35tcpg236-3
| Speed File   : -3
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_nyu_Processor
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 1          |
| TIMING-20 | Warning  | Non-clocked latch             | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch u1/u11/buffer_reg[0] cannot be properly analyzed as its control pin u1/u11/buffer_reg[0]/G is not reached by a timing clock
Related violations: <none>


