<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
base_sys_stub.twr -v 30 -l 30 base_sys_stub_routed.ncd base_sys_stub.pcf

</twCmdLine><twDesign>base_sys_stub_routed.ncd</twDesign><twDesignPath>base_sys_stub_routed.ncd</twDesignPath><twPCF>base_sys_stub.pcf</twPCF><twPcfPath>base_sys_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>25699</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14370</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.977</twMinPer></twConstHead><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.944</twTotPathDel><twClkSkew dest = "1.543" src = "1.541">-0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y18.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y18.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.WEBWEU1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.958</twRouteDel><twTotDel>4.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.944</twTotPathDel><twClkSkew dest = "1.543" src = "1.541">-0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y18.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y18.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.WEBWEU1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.958</twRouteDel><twTotDel>4.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.944</twTotPathDel><twClkSkew dest = "1.543" src = "1.541">-0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y18.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y18.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.WEBWEL1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.958</twRouteDel><twTotDel>4.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.944</twTotPathDel><twClkSkew dest = "1.543" src = "1.541">-0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y18.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y18.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.WEBWEL1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.958</twRouteDel><twTotDel>4.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.829</twTotPathDel><twClkSkew dest = "0.938" src = "0.991">0.053</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y14.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y14.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.843</twRouteDel><twTotDel>4.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.829</twTotPathDel><twClkSkew dest = "0.938" src = "0.991">0.053</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y14.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y14.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.843</twRouteDel><twTotDel>4.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU_Out_Reg_6</twSrc><twDest BELType="RAM">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>4.925</twTotPathDel><twClkSkew dest = "1.684" src = "1.629">-0.055</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU_Out_Reg_6</twSrc><twDest BELType='RAM'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X90Y95.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU_Out_Reg[3]</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU_Out_Reg_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y20.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.538</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU_Out_Reg[6]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y20.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.387</twLogDel><twRouteDel>3.538</twRouteDel><twTotDel>4.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.839</twTotPathDel><twClkSkew dest = "1.543" src = "1.541">-0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y18.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y18.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.853</twRouteDel><twTotDel>4.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.839</twTotPathDel><twClkSkew dest = "1.543" src = "1.541">-0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y18.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y18.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.WEBWEU2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[3]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.853</twRouteDel><twTotDel>4.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.839</twTotPathDel><twClkSkew dest = "1.543" src = "1.541">-0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y18.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y18.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.WEBWEL2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[3]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.853</twRouteDel><twTotDel>4.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.839</twTotPathDel><twClkSkew dest = "1.543" src = "1.541">-0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y18.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y18.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.853</twRouteDel><twTotDel>4.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.131</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.839</twTotPathDel><twClkSkew dest = "1.546" src = "1.541">-0.005</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y18.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y18.DOBDO7</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.ENBWRENU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y24.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>2.897</twLogDel><twRouteDel>1.942</twRouteDel><twTotDel>4.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.131</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.839</twTotPathDel><twClkSkew dest = "1.546" src = "1.541">-0.005</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y18.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y18.DOBDO7</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y24.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>2.897</twLogDel><twRouteDel>1.942</twRouteDel><twTotDel>4.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.758</twTotPathDel><twClkSkew dest = "0.938" src = "0.991">0.053</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y14.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y14.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.WEBWEU3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>4.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.758</twTotPathDel><twClkSkew dest = "0.938" src = "0.991">0.053</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y14.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y14.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.WEBWEU3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>4.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.758</twTotPathDel><twClkSkew dest = "0.938" src = "0.991">0.053</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y14.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y14.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.WEBWEL1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>4.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.758</twTotPathDel><twClkSkew dest = "0.938" src = "0.991">0.053</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y14.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y14.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.WEBWEL1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>4.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.749</twTotPathDel><twClkSkew dest = "0.938" src = "0.991">0.053</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y14.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y14.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.WEBWEU1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.763</twRouteDel><twTotDel>4.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.749</twTotPathDel><twClkSkew dest = "0.938" src = "0.991">0.053</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y14.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y14.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.WEBWEU1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.763</twRouteDel><twTotDel>4.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.727</twTotPathDel><twClkSkew dest = "0.799" src = "0.872">0.073</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y21.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y21.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ADDRBWRADDRL13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[20]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.707</twRouteDel><twTotDel>4.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.185</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.723</twTotPathDel><twClkSkew dest = "0.934" src = "0.991">0.057</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y14.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y14.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y17.WEBWEU2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[1]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y17.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.737</twRouteDel><twTotDel>4.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.185</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.723</twTotPathDel><twClkSkew dest = "0.934" src = "0.991">0.057</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y14.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y14.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y17.WEBWEL2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[1]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y17.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.737</twRouteDel><twTotDel>4.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.687</twTotPathDel><twClkSkew dest = "0.799" src = "0.872">0.073</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y21.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[19]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.667</twRouteDel><twTotDel>4.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.772</twTotPathDel><twClkSkew dest = "0.938" src = "0.926">-0.012</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y17.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y17.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT0_BRAM_Addr[19]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.752</twRouteDel><twTotDel>4.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.687</twTotPathDel><twClkSkew dest = "0.799" src = "0.872">0.073</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y21.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[19]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.667</twRouteDel><twTotDel>4.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.687</twTotPathDel><twClkSkew dest = "0.799" src = "0.872">0.073</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y21.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y21.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[19]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.667</twRouteDel><twTotDel>4.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.772</twTotPathDel><twClkSkew dest = "0.938" src = "0.926">-0.012</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y17.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y17.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT0_BRAM_Addr[19]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.752</twRouteDel><twTotDel>4.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.687</twTotPathDel><twClkSkew dest = "0.799" src = "0.872">0.073</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y21.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y21.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[19]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.667</twRouteDel><twTotDel>4.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.209</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.682</twTotPathDel><twClkSkew dest = "0.799" src = "0.873">0.074</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y20.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y20.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ADDRBWRADDRU6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[27]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.662</twRouteDel><twTotDel>4.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.209</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.682</twTotPathDel><twClkSkew dest = "0.799" src = "0.873">0.074</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y20.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y20.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ADDRBWRADDRU6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>base_sys_i/cgra2x2_0_PORT1_BRAM_Addr[27]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.662</twRouteDel><twTotDel>4.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X2Y18.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X2Y18.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X2Y15.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X2Y15.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL" locationPin="RAMB36_X2Y21.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU" locationPin="RAMB36_X2Y21.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL" locationPin="RAMB36_X2Y20.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU" locationPin="RAMB36_X2Y20.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="76" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X5Y14.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X5Y14.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X3Y15.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X3Y15.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL" locationPin="RAMB36_X3Y17.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU" locationPin="RAMB36_X3Y17.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL" locationPin="RAMB36_X4Y15.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU" locationPin="RAMB36_X4Y15.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X2Y24.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X2Y24.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X2Y25.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X2Y25.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X4Y17.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X4Y17.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X4Y18.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X4Y18.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y23.CLKARDCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X3Y23.CLKARDCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X3Y23.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X3Y23.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X4Y19.CLKARDCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X4Y19.CLKARDCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>203241</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20820</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.938</twMinPer></twConstHead><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twDest><twTotPathDel>9.865</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR17</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.329</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N191</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.015</twLogDel><twRouteDel>6.850</twRouteDel><twTotDel>9.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twDest><twTotPathDel>9.817</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR17</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y113.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.503</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[55]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/m_avalid_qual_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/m_avalid_qual_i11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y114.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N200</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_58</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.015</twLogDel><twRouteDel>6.802</twRouteDel><twTotDel>9.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.801</twTotPathDel><twClkSkew dest = "1.549" src = "1.585">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR17</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y113.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.503</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[55]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/m_avalid_qual_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/m_avalid_qual_i11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y114.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N200</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_58</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>3.017</twLogDel><twRouteDel>6.784</twRouteDel><twTotDel>9.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118</twDest><twTotPathDel>9.791</twTotPathDel><twClkSkew dest = "1.557" src = "1.585">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID7</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.875</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.A2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118</twBEL></twPathDel><twLogDel>2.044</twLogDel><twRouteDel>7.747</twRouteDel><twTotDel>9.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.147</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twDest><twTotPathDel>9.790</twTotPathDel><twClkSkew dest = "1.557" src = "1.585">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID7</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.875</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.D2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twBEL></twPathDel><twLogDel>2.041</twLogDel><twRouteDel>7.749</twRouteDel><twTotDel>9.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.148</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120</twDest><twTotPathDel>9.789</twTotPathDel><twClkSkew dest = "1.557" src = "1.585">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID7</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.875</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120</twBEL></twPathDel><twLogDel>2.042</twLogDel><twRouteDel>7.747</twRouteDel><twTotDel>9.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.149</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119</twDest><twTotPathDel>9.788</twTotPathDel><twClkSkew dest = "1.557" src = "1.585">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID7</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.875</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119</twBEL></twPathDel><twLogDel>2.042</twLogDel><twRouteDel>7.746</twRouteDel><twTotDel>9.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118</twDest><twTotPathDel>9.769</twTotPathDel><twClkSkew dest = "1.557" src = "1.585">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID10</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.A2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_118</twBEL></twPathDel><twLogDel>2.044</twLogDel><twRouteDel>7.725</twRouteDel><twTotDel>9.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.169</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twDest><twTotPathDel>9.768</twTotPathDel><twClkSkew dest = "1.557" src = "1.585">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID10</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.D2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twBEL></twPathDel><twLogDel>2.041</twLogDel><twRouteDel>7.727</twRouteDel><twTotDel>9.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120</twDest><twTotPathDel>9.767</twTotPathDel><twClkSkew dest = "1.557" src = "1.585">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID10</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_120</twBEL></twPathDel><twLogDel>2.042</twLogDel><twRouteDel>7.725</twRouteDel><twTotDel>9.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.171</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119</twDest><twTotPathDel>9.766</twTotPathDel><twClkSkew dest = "1.557" src = "1.585">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID10</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_101</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_121</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_119</twBEL></twPathDel><twLogDel>2.042</twLogDel><twRouteDel>7.724</twRouteDel><twTotDel>9.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3</twDest><twTotPathDel>9.473</twTotPathDel><twClkSkew dest = "1.368" src = "1.685">0.317</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X37Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X37Y115.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/s_ready_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y86.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y92.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y92.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_RLAST</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l&lt;47&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[47].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y109.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_RLAST</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/b_pipe/s_ready_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.661</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wstrb[15]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;0&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y72.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3</twBEL></twPathDel><twLogDel>1.693</twLogDel><twRouteDel>7.780</twRouteDel><twTotDel>9.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.754</twTotPathDel><twClkSkew dest = "1.549" src = "1.585">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR17</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.329</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N191</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y117.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>3.017</twLogDel><twRouteDel>6.737</twRouteDel><twTotDel>9.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twDest><twTotPathDel>9.746</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR31</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y103.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y103.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y120.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[15]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv215</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y120.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv215</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[15]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv213_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N176</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_S_RDATA[26]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv218</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv218</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twBEL></twPathDel><twLogDel>2.960</twLogDel><twRouteDel>6.786</twRouteDel><twTotDel>9.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19</twDest><twTotPathDel>9.453</twTotPathDel><twClkSkew dest = "1.376" src = "1.685">0.309</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X37Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X37Y115.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/s_ready_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y86.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y92.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y92.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_RLAST</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l&lt;47&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[47].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y109.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_RLAST</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/b_pipe/s_ready_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_39</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;2&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[127]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19</twBEL></twPathDel><twLogDel>1.693</twLogDel><twRouteDel>7.760</twRouteDel><twTotDel>9.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33</twDest><twTotPathDel>9.721</twTotPathDel><twClkSkew dest = "1.552" src = "1.585">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID6</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.047</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_27</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y147.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N120</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y114.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y114.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.567</twRouteDel><twTotDel>9.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twDest><twTotPathDel>9.721</twTotPathDel><twClkSkew dest = "1.552" src = "1.585">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID6</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.047</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_27</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y147.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N120</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y114.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y114.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.567</twRouteDel><twTotDel>9.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_32</twDest><twTotPathDel>9.721</twTotPathDel><twClkSkew dest = "1.552" src = "1.585">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_32</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID6</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.047</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_27</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y147.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N120</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y114.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y114.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_32</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.567</twRouteDel><twTotDel>9.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.212</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8</twDest><twTotPathDel>9.721</twTotPathDel><twClkSkew dest = "1.553" src = "1.585">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID7</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.875</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y144.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.603</twRouteDel><twTotDel>9.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.212</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twDest><twTotPathDel>9.721</twTotPathDel><twClkSkew dest = "1.553" src = "1.585">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID7</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.875</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y144.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.603</twRouteDel><twTotDel>9.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.212</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9</twDest><twTotPathDel>9.721</twTotPathDel><twClkSkew dest = "1.553" src = "1.585">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID7</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.875</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y144.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.603</twRouteDel><twTotDel>9.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.225</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twDest><twTotPathDel>9.702</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR19</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.329</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N191</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.015</twLogDel><twRouteDel>6.687</twRouteDel><twTotDel>9.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9</twDest><twTotPathDel>9.699</twTotPathDel><twClkSkew dest = "1.553" src = "1.585">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID10</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y144.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.581</twRouteDel><twTotDel>9.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8</twDest><twTotPathDel>9.699</twTotPathDel><twClkSkew dest = "1.553" src = "1.585">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID10</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y144.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.581</twRouteDel><twTotDel>9.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twDest><twTotPathDel>9.699</twTotPathDel><twClkSkew dest = "1.553" src = "1.585">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID10</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/ALU_In2_Reg1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y144.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.581</twRouteDel><twTotDel>9.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.237</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twDest><twTotPathDel>9.690</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR31</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y103.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y103.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y117.C5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv23</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv23</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N191</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twBEL></twPathDel><twLogDel>2.960</twLogDel><twRouteDel>6.730</twRouteDel><twTotDel>9.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3</twDest><twTotPathDel>9.654</twTotPathDel><twClkSkew dest = "0.798" src = "0.870">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X30Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X30Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y79.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/storage_data1[45]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l&lt;10&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[10].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_RID[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y79.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wstrb[15]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;0&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y72.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3</twBEL></twPathDel><twLogDel>1.758</twLogDel><twRouteDel>7.896</twRouteDel><twTotDel>9.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.241</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twDest><twTotPathDel>9.686</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR22</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y103.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y120.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[15]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv215</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y120.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv215</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[15]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv213_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N176</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_S_RDATA[26]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv218</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv218</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4</twBEL></twPathDel><twLogDel>2.964</twLogDel><twRouteDel>6.722</twRouteDel><twTotDel>9.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0</twDest><twTotPathDel>9.683</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR17</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.329</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv22</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N191</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y118.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.056</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0</twBEL></twPathDel><twLogDel>2.978</twLogDel><twRouteDel>6.705</twRouteDel><twTotDel>9.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3</twDest><twTotPathDel>9.654</twTotPathDel><twClkSkew dest = "0.170" src = "0.237">0.067</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR21</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.593</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;1_1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_17</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y97.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y97.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N186</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y94.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3</twBEL></twPathDel><twLogDel>3.208</twLogDel><twRouteDel>6.446</twRouteDel><twTotDel>9.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="160" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X2Y18.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="161" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X2Y18.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X2Y15.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X2Y15.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="164" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL" locationPin="RAMB36_X2Y21.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="165" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU" locationPin="RAMB36_X2Y21.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="166" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL" locationPin="RAMB36_X2Y20.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="167" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU" locationPin="RAMB36_X2Y20.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="168" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X5Y14.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X5Y14.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X3Y15.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="171" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X3Y15.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="172" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL" locationPin="RAMB36_X3Y17.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="173" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU" locationPin="RAMB36_X3Y17.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL" locationPin="RAMB36_X4Y15.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="175" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU" locationPin="RAMB36_X4Y15.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="176" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X2Y24.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="177" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X2Y24.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X2Y25.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="179" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X2Y25.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="180" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X4Y17.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="181" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X4Y17.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="182" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X4Y18.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="183" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X4Y18.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="184" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X26Y79.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="185" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X26Y79.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="186" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK" locationPin="SLICE_X26Y79.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="187" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK" locationPin="SLICE_X26Y79.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="188" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB/CLK" locationPin="SLICE_X26Y79.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="189" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB/CLK" locationPin="SLICE_X26Y79.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="190" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="191"><twUnconstPath anchorID="192" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.096</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.980</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.061</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X40Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.524</twRouteDel><twTotDel>1.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="193"><twUnconstPath anchorID="194" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.073</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.977</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.038</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X40Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y95.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.521</twRouteDel><twTotDel>1.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="195" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_2_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="196"><twUnconstPath anchorID="197" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.118</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.038</twDel><twSUTime>0.045</twSUTime><twTotPathDel>1.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X36Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y106.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="198"><twUnconstPath anchorID="199" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.100</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.037</twDel><twSUTime>0.028</twSUTime><twTotPathDel>1.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X36Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y106.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="200" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_Clk_To_LowClk_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="201"><twUnconstPath anchorID="202" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.336</twTotDel><twSrc BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1</twDest><twDel>0.946</twDel><twSUTime>0.067</twSUTime><twTotPathDel>1.013</twTotPathDel><twClkSkew dest = "2.705" src = "2.993">0.288</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X31Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg2</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>1.013</twTotDel><twDestClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="203" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_LowClk_To_Clk_path&quot; TIG;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="204"><twUnconstPath anchorID="205" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.565</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.137</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.232</twTotPathDel><twClkSkew dest = "2.866" src = "3.164">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y127.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y133.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.557</twRouteDel><twTotDel>3.232</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="206"><twUnconstPath anchorID="207" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.259</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.813</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.908</twTotPathDel><twClkSkew dest = "2.866" src = "3.182">0.316</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X30Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y112.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y112.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>1.919</twRouteDel><twTotDel>2.908</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="208"><twUnconstPath anchorID="209" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.246</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.810</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.905</twTotPathDel><twClkSkew dest = "2.866" src = "3.172">0.306</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y132.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y133.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.230</twRouteDel><twTotDel>2.905</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="210"><twUnconstPath anchorID="211" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.193</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.762</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.857</twTotPathDel><twClkSkew dest = "2.866" src = "3.167">0.301</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.120</twRouteDel><twTotDel>2.857</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="212"><twUnconstPath anchorID="213" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.093</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.662</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.757</twTotPathDel><twClkSkew dest = "2.866" src = "3.167">0.301</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.020</twRouteDel><twTotDel>2.757</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="214"><twUnconstPath anchorID="215" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.093</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.657</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.752</twTotPathDel><twClkSkew dest = "2.866" src = "3.172">0.306</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y133.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.077</twRouteDel><twTotDel>2.752</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="216"><twUnconstPath anchorID="217" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.081</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.635</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.730</twTotPathDel><twClkSkew dest = "2.866" src = "3.182">0.316</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X30Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen[4]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.993</twRouteDel><twTotDel>2.730</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="218"><twUnconstPath anchorID="219" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.081</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.644</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.739</twTotPathDel><twClkSkew dest = "2.866" src = "3.173">0.307</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.064</twRouteDel><twTotDel>2.739</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="220"><twUnconstPath anchorID="221" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.071</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.625</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.720</twTotPathDel><twClkSkew dest = "2.866" src = "3.182">0.316</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X30Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y112.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y112.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.987</twLogDel><twRouteDel>1.733</twRouteDel><twTotDel>2.720</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="222"><twUnconstPath anchorID="223" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.061</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.633</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.728</twTotPathDel><twClkSkew dest = "2.866" src = "3.164">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y127.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.053</twRouteDel><twTotDel>2.728</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="224"><twUnconstPath anchorID="225" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.026</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.584</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.679</twTotPathDel><twClkSkew dest = "2.866" src = "3.178">0.312</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y111.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen[4]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.004</twRouteDel><twTotDel>2.679</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="226"><twUnconstPath anchorID="227" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.023</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.587</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.682</twTotPathDel><twClkSkew dest = "2.866" src = "3.172">0.306</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y132.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y133.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.007</twRouteDel><twTotDel>2.682</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="228"><twUnconstPath anchorID="229" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.002</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.560</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.655</twTotPathDel><twClkSkew dest = "2.866" src = "3.178">0.312</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y111.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen[4]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.980</twRouteDel><twTotDel>2.655</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="230"><twUnconstPath anchorID="231" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.937</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.500</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.595</twTotPathDel><twClkSkew dest = "2.866" src = "3.173">0.307</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y123.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.920</twRouteDel><twTotDel>2.595</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="232"><twUnconstPath anchorID="233" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.914</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.478</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.573</twTotPathDel><twClkSkew dest = "2.866" src = "3.172">0.306</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y129.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y129.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.836</twRouteDel><twTotDel>2.573</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="234"><twUnconstPath anchorID="235" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.820</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.374</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.469</twTotPathDel><twClkSkew dest = "2.866" src = "3.182">0.316</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X30Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y111.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen[4]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.732</twRouteDel><twTotDel>2.469</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="236"><twUnconstPath anchorID="237" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.798</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.370</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.465</twTotPathDel><twClkSkew dest = "2.866" src = "3.164">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[39]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.790</twRouteDel><twTotDel>2.465</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="238"><twUnconstPath anchorID="239" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.792</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.350</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.445</twTotPathDel><twClkSkew dest = "2.866" src = "3.178">0.312</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen[4]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.770</twRouteDel><twTotDel>2.445</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="240"><twUnconstPath anchorID="241" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.784</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.343</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.438</twTotPathDel><twClkSkew dest = "2.866" src = "3.177">0.311</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[39]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.763</twRouteDel><twTotDel>2.438</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="242"><twUnconstPath anchorID="243" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.735</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.299</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.394</twTotPathDel><twClkSkew dest = "2.866" src = "3.172">0.306</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y132.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y133.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.719</twRouteDel><twTotDel>2.394</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="244"><twUnconstPath anchorID="245" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.689</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.252</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.347</twTotPathDel><twClkSkew dest = "2.866" src = "3.173">0.307</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y123.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.672</twRouteDel><twTotDel>2.347</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="246"><twUnconstPath anchorID="247" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.641</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.200</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.295</twTotPathDel><twClkSkew dest = "2.866" src = "3.177">0.311</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[39]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.620</twRouteDel><twTotDel>2.295</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="248"><twUnconstPath anchorID="249" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.602</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.171</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.266</twTotPathDel><twClkSkew dest = "2.866" src = "3.167">0.301</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y129.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y129.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.529</twRouteDel><twTotDel>2.266</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="250"><twUnconstPath anchorID="251" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.589</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.152</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.247</twTotPathDel><twClkSkew dest = "2.866" src = "3.173">0.307</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y123.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.572</twRouteDel><twTotDel>2.247</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="252"><twUnconstPath anchorID="253" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.588</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.160</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.255</twTotPathDel><twClkSkew dest = "2.866" src = "3.164">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y121.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[39]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.580</twRouteDel><twTotDel>2.255</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="254"><twUnconstPath anchorID="255" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.578</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.142</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.237</twTotPathDel><twClkSkew dest = "2.866" src = "3.172">0.306</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y132.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y129.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y129.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.500</twRouteDel><twTotDel>2.237</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="256"><twUnconstPath anchorID="257" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.536</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.095</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.190</twTotPathDel><twClkSkew dest = "2.866" src = "3.177">0.311</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y121.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[39]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.515</twRouteDel><twTotDel>2.190</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="258"><twUnconstPath anchorID="259" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.517</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.075</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.170</twTotPathDel><twClkSkew dest = "2.866" src = "3.178">0.312</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y111.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen[4]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.495</twRouteDel><twTotDel>2.170</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="260"><twUnconstPath anchorID="261" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.502</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.071</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.166</twTotPathDel><twClkSkew dest = "2.866" src = "3.167">0.301</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y129.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y129.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.429</twRouteDel><twTotDel>2.166</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="262"><twUnconstPath anchorID="263" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.350</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>1.914</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.009</twTotPathDel><twClkSkew dest = "2.866" src = "3.172">0.306</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y132.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y129.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.009</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="264">0</twUnmetConstCnt><twDataSheet anchorID="265" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="266"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>228977</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>34462</twConnCnt></twConstCov><twStats anchorID="267"><twMinPer>9.938</twMinPer><twFootnote number="1" /><twMaxFreq>100.624</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Aug 04 13:46:45 2014 </twTimestamp></twFoot><twClientInfo anchorID="268"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 734 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
