<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CtrlUnit.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CtrlUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CtrlUnit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="id_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="id_stage.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="id_stage_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="id_stage_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="top.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="top.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_sim_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="top_sim_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1593406220" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1593406220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593420431" xil_pn:in_ck="8709789191069338939" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1593420431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CtrlUnit.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="ex_stage.v"/>
      <outfile xil_pn:name="id_sim.v"/>
      <outfile xil_pn:name="id_stage.v"/>
      <outfile xil_pn:name="if_stage.v"/>
      <outfile xil_pn:name="mem_stage.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="top_sim.v"/>
      <outfile xil_pn:name="wb_stage.v"/>
    </transform>
    <transform xil_pn:end_ts="1593406220" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7368325144068154254" xil_pn:start_ts="1593406220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593406220" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-865005175200821082" xil_pn:start_ts="1593406220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593419903" xil_pn:in_ck="1132737187193997210" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6808363125626241406" xil_pn:start_ts="1593419902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DataMemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DataMemory.v"/>
      <outfile xil_pn:name="ipcore_dir/instruction_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instruction_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/instruction_mem2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instruction_mem2.v"/>
    </transform>
    <transform xil_pn:end_ts="1593420431" xil_pn:in_ck="241570433573391936" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1593420431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CtrlUnit.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="ex_stage.v"/>
      <outfile xil_pn:name="id_sim.v"/>
      <outfile xil_pn:name="id_stage.v"/>
      <outfile xil_pn:name="if_stage.v"/>
      <outfile xil_pn:name="ipcore_dir/instruction_mem2.v"/>
      <outfile xil_pn:name="mem_stage.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="top_sim.v"/>
      <outfile xil_pn:name="wb_stage.v"/>
    </transform>
    <transform xil_pn:end_ts="1593420442" xil_pn:in_ck="-996250155963404359" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1236096179605503102" xil_pn:start_ts="1593420431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_sim_beh.prj"/>
      <outfile xil_pn:name="top_sim_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1593420443" xil_pn:in_ck="5893733288259254017" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7901163008118087041" xil_pn:start_ts="1593420442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_sim_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
