{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418336802827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418336802827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 17:26:42 2014 " "Processing started: Thu Dec 11 17:26:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418336802827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418336802827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLights -c TrafficLights " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLights -c TrafficLights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418336802827 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418336803296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file character_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 character_memory-SYN " "Found design unit 1: character_memory-SYN" {  } { { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Character_Memory " "Found entity 1: Character_Memory" {  } { { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlights.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trafficlights.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLights " "Found entity 1: TrafficLights" {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entity_traffic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entity_traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entity_Traffic-arch_TrafficLights " "Found design unit 1: Entity_Traffic-arch_TrafficLights" {  } { { "Entity_Traffic.vhd" "" { Text "C:/cp319/TrafficLights/Entity_Traffic.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entity_Traffic " "Found entity 1: Entity_Traffic" {  } { { "Entity_Traffic.vhd" "" { Text "C:/cp319/TrafficLights/Entity_Traffic.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-arch_Clock " "Found design unit 1: Clock-arch_Clock" {  } { { "Clock.vhd" "" { Text "C:/cp319/TrafficLights/Clock.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "C:/cp319/TrafficLights/Clock.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-arch_Counter " "Found design unit 1: Counter-arch_Counter" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entity_crosswalk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entity_crosswalk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entity_CrossWalk-arch_CrossWalk " "Found design unit 1: Entity_CrossWalk-arch_CrossWalk" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entity_CrossWalk " "Found entity 1: Entity_CrossWalk" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights_traffic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lights_traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lights_Traffic-arch_Lights " "Found design unit 1: Lights_Traffic-arch_Lights" {  } { { "Lights_Traffic.vhd" "" { Text "C:/cp319/TrafficLights/Lights_Traffic.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lights_Traffic " "Found entity 1: Lights_Traffic" {  } { { "Lights_Traffic.vhd" "" { Text "C:/cp319/TrafficLights/Lights_Traffic.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights_crosswalk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lights_crosswalk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lights_CrossWalk-arch_Lights " "Found design unit 1: Lights_CrossWalk-arch_Lights" {  } { { "Lights_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Lights_CrossWalk.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lights_CrossWalk " "Found entity 1: Lights_CrossWalk" {  } { { "Lights_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Lights_CrossWalk.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crosswalk_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crosswalk_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CrossWalk_Trigger-arch_Trigger " "Found design unit 1: CrossWalk_Trigger-arch_Trigger" {  } { { "CrossWalk_Trigger.vhd" "" { Text "C:/cp319/TrafficLights/CrossWalk_Trigger.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""} { "Info" "ISGN_ENTITY_NAME" "1 CrossWalk_Trigger " "Found entity 1: CrossWalk_Trigger" {  } { { "CrossWalk_Trigger.vhd" "" { Text "C:/cp319/TrafficLights/CrossWalk_Trigger.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visual_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file visual_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-arch_Memory " "Found design unit 1: Memory-arch_Memory" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-rtl " "Found design unit 1: vga_sync-rtl" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_sync_p " "Found design unit 2: vga_sync_p" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light_splitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file light_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lights_Splitter-arch_Splitter " "Found design unit 1: Lights_Splitter-arch_Splitter" {  } { { "Light_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Light_Splitter.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803858 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lights_Splitter " "Found entity 1: Lights_Splitter" {  } { { "Light_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Light_Splitter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_splitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_Splitter-arch_Splitter " "Found design unit 1: Counter_Splitter-arch_Splitter" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803858 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Splitter " "Found entity 1: Counter_Splitter" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_Inverter-arch_Inverter " "Found design unit 1: Counter_Inverter-arch_Inverter" {  } { { "Counter_Inverter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Inverter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803858 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Inverter " "Found entity 1: Counter_Inverter" {  } { { "Counter_Inverter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Inverter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336803858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336803858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLights " "Elaborating entity \"TrafficLights\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418336803905 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "chr_num2\[4..0\] chr_num " "Bus \"chr_num2\[4..0\]\" found using same base name as \"chr_num\", which might lead to a name conflict." {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "chr_num3\[4..0\] chr_num " "Bus \"chr_num3\[4..0\]\" found using same base name as \"chr_num\", which might lead to a name conflict." {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "chr_num4\[4..0\] chr_num " "Bus \"chr_num4\[4..0\]\" found using same base name as \"chr_num\", which might lead to a name conflict." {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } { -48 1832 2096 672 "inst6" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "chr_num " "Converted elements in bus name \"chr_num\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "chr_num\[4..0\] chr_num4..0 " "Converted element name(s) from \"chr_num\[4..0\]\" to \"chr_num4..0\"" {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803921 ""}  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "chr_num2 " "Converted elements in bus name \"chr_num2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "chr_num2\[4..0\] chr_num24..0 " "Converted element name(s) from \"chr_num2\[4..0\]\" to \"chr_num24..0\"" {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803921 ""}  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "chr_num3 " "Converted elements in bus name \"chr_num3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "chr_num3\[4..0\] chr_num34..0 " "Converted element name(s) from \"chr_num3\[4..0\]\" to \"chr_num34..0\"" {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803921 ""}  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "chr_num4 " "Converted elements in bus name \"chr_num4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "chr_num4\[4..0\] chr_num44..0 " "Converted element name(s) from \"chr_num4\[4..0\]\" to \"chr_num44..0\"" {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803921 ""}  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "char_num2\[4..0\] char_num " "Bus \"char_num2\[4..0\]\" found using same base name as \"char_num\", which might lead to a name conflict." {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "char_num3\[4..0\] char_num " "Bus \"char_num3\[4..0\]\" found using same base name as \"char_num\", which might lead to a name conflict." {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "char_num4\[4..0\] char_num " "Bus \"char_num4\[4..0\]\" found using same base name as \"char_num\", which might lead to a name conflict." {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } { -96 1408 1632 80 "inst8" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "char_num " "Converted elements in bus name \"char_num\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "char_num\[4..0\] char_num4..0 " "Converted element name(s) from \"char_num\[4..0\]\" to \"char_num4..0\"" {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -96 1408 1632 80 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803921 ""}  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -96 1408 1632 80 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "char_num2 " "Converted elements in bus name \"char_num2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "char_num2\[4..0\] char_num24..0 " "Converted element name(s) from \"char_num2\[4..0\]\" to \"char_num24..0\"" {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -96 1408 1632 80 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803921 ""}  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -96 1408 1632 80 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "char_num3 " "Converted elements in bus name \"char_num3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "char_num3\[4..0\] char_num34..0 " "Converted element name(s) from \"char_num3\[4..0\]\" to \"char_num34..0\"" {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -96 1408 1632 80 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803921 ""}  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -96 1408 1632 80 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "char_num4 " "Converted elements in bus name \"char_num4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "char_num4\[4..0\] char_num44..0 " "Converted element name(s) from \"char_num4\[4..0\]\" to \"char_num44..0\"" {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -96 1408 1632 80 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803921 ""}  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -96 1408 1632 80 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:inst2 " "Elaborating entity \"Clock\" for hierarchy \"Clock:inst2\"" {  } { { "TrafficLights.bdf" "inst2" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 560 360 560 672 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:inst6 " "Elaborating entity \"Memory\" for hierarchy \"Memory:inst6\"" {  } { { "TrafficLights.bdf" "inst6" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803921 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data Visual_Display.vhd(159) " "VHDL Signal Declaration warning at Visual_Display.vhd(159): used implicit default value for signal \"data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 159 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1418336803921 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren Visual_Display.vhd(160) " "VHDL Signal Declaration warning at Visual_Display.vhd(160): used implicit default value for signal \"wren\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1418336803921 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "chr_rowtopleftrightnum Visual_Display.vhd(232) " "VHDL warning at Visual_Display.vhd(232): sensitivity list already contains chr_rowtopleftrightnum" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 232 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1418336803921 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_num Visual_Display.vhd(251) " "VHDL Process Statement warning at Visual_Display.vhd(251): signal \"chr_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803921 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_num Visual_Display.vhd(259) " "VHDL Process Statement warning at Visual_Display.vhd(259): signal \"chr_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803921 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numtopleftrightman Visual_Display.vhd(281) " "VHDL Process Statement warning at Visual_Display.vhd(281): signal \"chr_numtopleftrightman\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803921 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numtopleftrighthand Visual_Display.vhd(303) " "VHDL Process Statement warning at Visual_Display.vhd(303): signal \"chr_numtopleftrighthand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_num2 Visual_Display.vhd(321) " "VHDL Process Statement warning at Visual_Display.vhd(321): signal \"chr_num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_rowtoprightleftman Visual_Display.vhd(343) " "VHDL Process Statement warning at Visual_Display.vhd(343): signal \"chr_rowtoprightleftman\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numtoprightleftman Visual_Display.vhd(344) " "VHDL Process Statement warning at Visual_Display.vhd(344): signal \"chr_numtoprightleftman\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numtoprightlefthand Visual_Display.vhd(367) " "VHDL Process Statement warning at Visual_Display.vhd(367): signal \"chr_numtoprightlefthand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_num3 Visual_Display.vhd(385) " "VHDL Process Statement warning at Visual_Display.vhd(385): signal \"chr_num3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_num4 Visual_Display.vhd(402) " "VHDL Process Statement warning at Visual_Display.vhd(402): signal \"chr_num4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_num5 Visual_Display.vhd(420) " "VHDL Process Statement warning at Visual_Display.vhd(420): signal \"chr_num5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_num6 Visual_Display.vhd(437) " "VHDL Process Statement warning at Visual_Display.vhd(437): signal \"chr_num6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numbotleftrightman Visual_Display.vhd(459) " "VHDL Process Statement warning at Visual_Display.vhd(459): signal \"chr_numbotleftrightman\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numbotleftrighthand Visual_Display.vhd(482) " "VHDL Process Statement warning at Visual_Display.vhd(482): signal \"chr_numbotleftrighthand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numtopleftbotman Visual_Display.vhd(512) " "VHDL Process Statement warning at Visual_Display.vhd(512): signal \"chr_numtopleftbotman\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numtopleftbothand Visual_Display.vhd(534) " "VHDL Process Statement warning at Visual_Display.vhd(534): signal \"chr_numtopleftbothand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numtoprightbotman Visual_Display.vhd(558) " "VHDL Process Statement warning at Visual_Display.vhd(558): signal \"chr_numtoprightbotman\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numtoprightbothand Visual_Display.vhd(581) " "VHDL Process Statement warning at Visual_Display.vhd(581): signal \"chr_numtoprightbothand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numbotrightleftman Visual_Display.vhd(605) " "VHDL Process Statement warning at Visual_Display.vhd(605): signal \"chr_numbotrightleftman\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numbotrightlefthand Visual_Display.vhd(628) " "VHDL Process Statement warning at Visual_Display.vhd(628): signal \"chr_numbotrightlefthand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 628 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_num7 Visual_Display.vhd(646) " "VHDL Process Statement warning at Visual_Display.vhd(646): signal \"chr_num7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_num8 Visual_Display.vhd(663) " "VHDL Process Statement warning at Visual_Display.vhd(663): signal \"chr_num8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numbotlefttopman Visual_Display.vhd(686) " "VHDL Process Statement warning at Visual_Display.vhd(686): signal \"chr_numbotlefttopman\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 686 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numbotlefttophand Visual_Display.vhd(709) " "VHDL Process Statement warning at Visual_Display.vhd(709): signal \"chr_numbotlefttophand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 709 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numbotrighttopman Visual_Display.vhd(733) " "VHDL Process Statement warning at Visual_Display.vhd(733): signal \"chr_numbotrighttopman\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 733 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numbotrighttophand Visual_Display.vhd(756) " "VHDL Process Statement warning at Visual_Display.vhd(756): signal \"chr_numbotrighttophand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 756 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numtopred Visual_Display.vhd(787) " "VHDL Process Statement warning at Visual_Display.vhd(787): signal \"chr_numtopred\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numtopgreen Visual_Display.vhd(791) " "VHDL Process Statement warning at Visual_Display.vhd(791): signal \"chr_numtopgreen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numtopyellow Visual_Display.vhd(795) " "VHDL Process Statement warning at Visual_Display.vhd(795): signal \"chr_numtopyellow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 795 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numbotred Visual_Display.vhd(820) " "VHDL Process Statement warning at Visual_Display.vhd(820): signal \"chr_numbotred\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 820 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numbotgreen Visual_Display.vhd(824) " "VHDL Process Statement warning at Visual_Display.vhd(824): signal \"chr_numbotgreen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 824 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numbotyellow Visual_Display.vhd(828) " "VHDL Process Statement warning at Visual_Display.vhd(828): signal \"chr_numbotyellow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 828 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numleftred Visual_Display.vhd(850) " "VHDL Process Statement warning at Visual_Display.vhd(850): signal \"chr_numleftred\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numleftgreen Visual_Display.vhd(854) " "VHDL Process Statement warning at Visual_Display.vhd(854): signal \"chr_numleftgreen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 854 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numleftyellow Visual_Display.vhd(858) " "VHDL Process Statement warning at Visual_Display.vhd(858): signal \"chr_numleftyellow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 858 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numrightred Visual_Display.vhd(880) " "VHDL Process Statement warning at Visual_Display.vhd(880): signal \"chr_numrightred\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 880 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numrightgreen Visual_Display.vhd(884) " "VHDL Process Statement warning at Visual_Display.vhd(884): signal \"chr_numrightgreen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 884 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numrightyellow Visual_Display.vhd(888) " "VHDL Process Statement warning at Visual_Display.vhd(888): signal \"chr_numrightyellow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 888 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numtoparrow Visual_Display.vhd(909) " "VHDL Process Statement warning at Visual_Display.vhd(909): signal \"chr_numtoparrow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 909 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numleftarrow Visual_Display.vhd(932) " "VHDL Process Statement warning at Visual_Display.vhd(932): signal \"chr_numleftarrow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 932 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numrightarrow Visual_Display.vhd(955) " "VHDL Process Statement warning at Visual_Display.vhd(955): signal \"chr_numrightarrow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 955 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chr_numbotarrow Visual_Display.vhd(980) " "VHDL Process Statement warning at Visual_Display.vhd(980): signal \"chr_numbotarrow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 980 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstopleftleftnum Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstopleftleftnum\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstopleftleftman Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstopleftleftman\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstopleftlefthand Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstopleftlefthand\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstopleftrightnum Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstopleftrightnum\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstoprightleftman Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstoprightleftman\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstoprightlefthand Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstoprightlefthand\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstoprightleftnum Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstoprightleftnum\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstoprightrightnum Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstoprightrightnum\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotleftleftnum Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotleftleftnum\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotleftrightnum Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotleftrightnum\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotleftrightman Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotleftrightman\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotleftrighthand Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotleftrighthand\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstopleftbotman Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstopleftbotman\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstopleftbothand Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstopleftbothand\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstoprightbotman Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstoprightbotman\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstoprightbothand Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstoprightbothand\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotrightleftman Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotrightleftman\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotrightlefthand Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotrightlefthand\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotrightleftnum Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotrightleftnum\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotrightrightnum Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotrightrightnum\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotlefttopman Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotlefttopman\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotlefttophand Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotlefttophand\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotrighttopman Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotrighttopman\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotrighttophand Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotrighttophand\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstoplight Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstoplight\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotlight Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotlight\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressleftlight Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressleftlight\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressrightlight Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressrightlight\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addresstoparrow Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addresstoparrow\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressleftarrow Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressleftarrow\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressrightarrow Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressrightarrow\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chr_addressbotarrow Visual_Display.vhd(212) " "VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable \"chr_addressbotarrow\", which holds its previous value in one or more paths through the process" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotarrow\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotarrow\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotarrow\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotarrow\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotarrow\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotarrow\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotarrow\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotarrow\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotarrow\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotarrow\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotarrow\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotarrow\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotarrow\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotarrow\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotarrow\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotarrow\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotarrow\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotarrow\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotarrow\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotarrow\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotarrow\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotarrow\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotarrow\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotarrow\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightarrow\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightarrow\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightarrow\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightarrow\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightarrow\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightarrow\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightarrow\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightarrow\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightarrow\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightarrow\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightarrow\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightarrow\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightarrow\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightarrow\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightarrow\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightarrow\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightarrow\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightarrow\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightarrow\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightarrow\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightarrow\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightarrow\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightarrow\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightarrow\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftarrow\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftarrow\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftarrow\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftarrow\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftarrow\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftarrow\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftarrow\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftarrow\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftarrow\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftarrow\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftarrow\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftarrow\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftarrow\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftarrow\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftarrow\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftarrow\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftarrow\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftarrow\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftarrow\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftarrow\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftarrow\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftarrow\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftarrow\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftarrow\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoparrow\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoparrow\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoparrow\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoparrow\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoparrow\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoparrow\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoparrow\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoparrow\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoparrow\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoparrow\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoparrow\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoparrow\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoparrow\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoparrow\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoparrow\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoparrow\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoparrow\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoparrow\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoparrow\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoparrow\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoparrow\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoparrow\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoparrow\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoparrow\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightlight\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightlight\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightlight\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightlight\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightlight\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightlight\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightlight\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightlight\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightlight\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightlight\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightlight\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightlight\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightlight\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightlight\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightlight\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightlight\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightlight\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightlight\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightlight\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightlight\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightlight\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightlight\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressrightlight\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressrightlight\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftlight\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftlight\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftlight\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftlight\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftlight\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftlight\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftlight\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftlight\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftlight\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftlight\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftlight\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftlight\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftlight\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftlight\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftlight\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftlight\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftlight\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftlight\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftlight\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftlight\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftlight\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftlight\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressleftlight\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressleftlight\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlight\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlight\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlight\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlight\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlight\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlight\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlight\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlight\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlight\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlight\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlight\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlight\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlight\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlight\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlight\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlight\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlight\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlight\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlight\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlight\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlight\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlight\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlight\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlight\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoplight\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoplight\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoplight\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoplight\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoplight\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoplight\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoplight\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoplight\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoplight\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoplight\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoplight\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoplight\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoplight\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoplight\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoplight\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoplight\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoplight\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoplight\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoplight\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoplight\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoplight\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoplight\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoplight\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoplight\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttophand\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttophand\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttophand\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttophand\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttophand\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttophand\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttophand\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttophand\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttophand\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttophand\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttophand\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttophand\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttophand\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttophand\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttophand\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttophand\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttophand\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttophand\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttophand\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttophand\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttophand\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttophand\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttophand\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttophand\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttopman\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttopman\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttopman\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttopman\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttopman\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttopman\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttopman\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttopman\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttopman\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttopman\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttopman\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttopman\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttopman\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttopman\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttopman\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttopman\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttopman\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttopman\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttopman\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttopman\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttopman\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttopman\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrighttopman\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrighttopman\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttophand\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttophand\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttophand\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttophand\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttophand\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttophand\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttophand\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttophand\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttophand\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttophand\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttophand\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttophand\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttophand\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttophand\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttophand\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttophand\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttophand\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttophand\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttophand\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttophand\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttophand\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttophand\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttophand\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttophand\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttopman\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttopman\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttopman\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttopman\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttopman\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttopman\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttopman\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttopman\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttopman\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttopman\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttopman\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttopman\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttopman\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttopman\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttopman\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttopman\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttopman\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttopman\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttopman\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttopman\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttopman\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttopman\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotlefttopman\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotlefttopman\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightrightnum\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightrightnum\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightrightnum\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightrightnum\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightrightnum\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightrightnum\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightrightnum\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightrightnum\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightrightnum\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightrightnum\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightrightnum\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightrightnum\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803937 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightrightnum\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightrightnum\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightrightnum\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightrightnum\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightrightnum\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightrightnum\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightrightnum\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightrightnum\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightrightnum\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightrightnum\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightrightnum\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightrightnum\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftnum\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftnum\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftnum\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftnum\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftnum\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftnum\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftnum\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftnum\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftnum\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftnum\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftnum\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftnum\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftnum\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftnum\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftnum\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftnum\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftnum\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftnum\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftnum\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftnum\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftnum\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftnum\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftnum\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftnum\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightlefthand\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightlefthand\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightlefthand\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightlefthand\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightlefthand\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightlefthand\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightlefthand\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightlefthand\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightlefthand\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightlefthand\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightlefthand\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightlefthand\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightlefthand\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightlefthand\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightlefthand\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightlefthand\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightlefthand\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightlefthand\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightlefthand\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightlefthand\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightlefthand\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightlefthand\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightlefthand\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightlefthand\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftman\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftman\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftman\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftman\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftman\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftman\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftman\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftman\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftman\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftman\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftman\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftman\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftman\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftman\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftman\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftman\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftman\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftman\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftman\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftman\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftman\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftman\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotrightleftman\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotrightleftman\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbothand\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbothand\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbothand\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbothand\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbothand\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbothand\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbothand\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbothand\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbothand\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbothand\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbothand\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbothand\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbothand\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbothand\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbothand\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbothand\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbothand\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbothand\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbothand\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbothand\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbothand\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbothand\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbothand\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbothand\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbotman\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbotman\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbotman\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbotman\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbotman\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbotman\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbotman\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbotman\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbotman\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbotman\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbotman\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbotman\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbotman\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbotman\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbotman\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbotman\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbotman\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbotman\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbotman\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbotman\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbotman\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbotman\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightbotman\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightbotman\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbothand\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbothand\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbothand\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbothand\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbothand\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbothand\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbothand\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbothand\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbothand\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbothand\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbothand\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbothand\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbothand\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbothand\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbothand\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbothand\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbothand\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbothand\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbothand\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbothand\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbothand\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbothand\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbothand\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbothand\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbotman\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbotman\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbotman\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbotman\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbotman\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbotman\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbotman\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbotman\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbotman\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbotman\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbotman\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbotman\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbotman\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbotman\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbotman\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbotman\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbotman\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbotman\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbotman\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbotman\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbotman\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbotman\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftbotman\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftbotman\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrighthand\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrighthand\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrighthand\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrighthand\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrighthand\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrighthand\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrighthand\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrighthand\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrighthand\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrighthand\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrighthand\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrighthand\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrighthand\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrighthand\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrighthand\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrighthand\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrighthand\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrighthand\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrighthand\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrighthand\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrighthand\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrighthand\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrighthand\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrighthand\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightman\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightman\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightman\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightman\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightman\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightman\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightman\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightman\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightman\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightman\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightman\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightman\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightman\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightman\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightman\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightman\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightman\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightman\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightman\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightman\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightman\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightman\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightman\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightman\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightnum\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightnum\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightnum\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightnum\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightnum\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightnum\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightnum\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightnum\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightnum\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightnum\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightnum\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightnum\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightnum\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightnum\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightnum\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightnum\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightnum\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightnum\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightnum\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightnum\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightnum\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightnum\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftrightnum\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftrightnum\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftleftnum\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftleftnum\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftleftnum\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftleftnum\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftleftnum\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftleftnum\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftleftnum\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftleftnum\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftleftnum\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftleftnum\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftleftnum\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftleftnum\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftleftnum\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftleftnum\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftleftnum\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftleftnum\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftleftnum\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftleftnum\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftleftnum\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftleftnum\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftleftnum\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftleftnum\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addressbotleftleftnum\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addressbotleftleftnum\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightrightnum\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightrightnum\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightrightnum\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightrightnum\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightrightnum\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightrightnum\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightrightnum\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightrightnum\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightrightnum\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightrightnum\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightrightnum\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightrightnum\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightrightnum\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightrightnum\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightrightnum\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightrightnum\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightrightnum\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightrightnum\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightrightnum\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightrightnum\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightrightnum\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightrightnum\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightrightnum\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightrightnum\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftnum\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftnum\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftnum\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftnum\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftnum\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftnum\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftnum\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftnum\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftnum\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftnum\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftnum\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftnum\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftnum\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftnum\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftnum\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftnum\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftnum\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftnum\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftnum\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftnum\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftnum\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftnum\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftnum\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftnum\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightlefthand\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightlefthand\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightlefthand\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightlefthand\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightlefthand\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightlefthand\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightlefthand\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightlefthand\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightlefthand\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightlefthand\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightlefthand\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightlefthand\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightlefthand\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightlefthand\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightlefthand\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightlefthand\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightlefthand\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightlefthand\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightlefthand\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightlefthand\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightlefthand\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightlefthand\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightlefthand\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightlefthand\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftman\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftman\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftman\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftman\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftman\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftman\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftman\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftman\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftman\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftman\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftman\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftman\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftman\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftman\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftman\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftman\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftman\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftman\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftman\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftman\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftman\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftman\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstoprightleftman\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstoprightleftman\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftrightnum\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftrightnum\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftrightnum\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftrightnum\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftrightnum\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftrightnum\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftrightnum\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftrightnum\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftrightnum\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftrightnum\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftrightnum\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftrightnum\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftrightnum\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftrightnum\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftrightnum\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftrightnum\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftrightnum\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftrightnum\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftrightnum\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftrightnum\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftrightnum\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftrightnum\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftrightnum\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftrightnum\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftlefthand\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftlefthand\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftlefthand\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftlefthand\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftlefthand\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftlefthand\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftlefthand\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftlefthand\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftlefthand\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftlefthand\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftlefthand\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftlefthand\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftlefthand\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftlefthand\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftlefthand\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftlefthand\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftlefthand\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftlefthand\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftlefthand\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftlefthand\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftlefthand\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftlefthand\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftlefthand\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftlefthand\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftman\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftman\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftman\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftman\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftman\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftman\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftman\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftman\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftman\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftman\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftman\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftman\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftman\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftman\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftman\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftman\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftman\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftman\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftman\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftman\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftman\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftman\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftman\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftman\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftnum\[0\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftnum\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftnum\[1\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftnum\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftnum\[2\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftnum\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftnum\[3\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftnum\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftnum\[4\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftnum\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftnum\[5\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftnum\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftnum\[6\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftnum\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftnum\[7\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftnum\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftnum\[8\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftnum\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftnum\[9\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftnum\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftnum\[10\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftnum\[10\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chr_addresstopleftleftnum\[11\] Visual_Display.vhd(212) " "Inferred latch for \"chr_addresstopleftleftnum\[11\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] Visual_Display.vhd(212) " "Inferred latch for \"B\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] Visual_Display.vhd(212) " "Inferred latch for \"B\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] Visual_Display.vhd(212) " "Inferred latch for \"B\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803952 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] Visual_Display.vhd(212) " "Inferred latch for \"B\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] Visual_Display.vhd(212) " "Inferred latch for \"B\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] Visual_Display.vhd(212) " "Inferred latch for \"B\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] Visual_Display.vhd(212) " "Inferred latch for \"B\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] Visual_Display.vhd(212) " "Inferred latch for \"B\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] Visual_Display.vhd(212) " "Inferred latch for \"B\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] Visual_Display.vhd(212) " "Inferred latch for \"B\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] Visual_Display.vhd(212) " "Inferred latch for \"G\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] Visual_Display.vhd(212) " "Inferred latch for \"G\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] Visual_Display.vhd(212) " "Inferred latch for \"G\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] Visual_Display.vhd(212) " "Inferred latch for \"G\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[4\] Visual_Display.vhd(212) " "Inferred latch for \"G\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[5\] Visual_Display.vhd(212) " "Inferred latch for \"G\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[6\] Visual_Display.vhd(212) " "Inferred latch for \"G\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[7\] Visual_Display.vhd(212) " "Inferred latch for \"G\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[8\] Visual_Display.vhd(212) " "Inferred latch for \"G\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[9\] Visual_Display.vhd(212) " "Inferred latch for \"G\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] Visual_Display.vhd(212) " "Inferred latch for \"R\[0\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] Visual_Display.vhd(212) " "Inferred latch for \"R\[1\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] Visual_Display.vhd(212) " "Inferred latch for \"R\[2\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] Visual_Display.vhd(212) " "Inferred latch for \"R\[3\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] Visual_Display.vhd(212) " "Inferred latch for \"R\[4\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] Visual_Display.vhd(212) " "Inferred latch for \"R\[5\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] Visual_Display.vhd(212) " "Inferred latch for \"R\[6\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] Visual_Display.vhd(212) " "Inferred latch for \"R\[7\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] Visual_Display.vhd(212) " "Inferred latch for \"R\[8\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] Visual_Display.vhd(212) " "Inferred latch for \"R\[9\]\" at Visual_Display.vhd(212)" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336803968 "|TrafficLights|Memory:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync Memory:inst6\|vga_sync:vga " "Elaborating entity \"vga_sync\" for hierarchy \"Memory:inst6\|vga_sync:vga\"" {  } { { "Visual_Display.vhd" "vga" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Character_Memory Memory:inst6\|Character_Memory:char " "Elaborating entity \"Character_Memory\" for hierarchy \"Memory:inst6\|Character_Memory:char\"" {  } { { "Visual_Display.vhd" "char" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\"" {  } { { "Character_Memory.vhd" "altsyncram_component" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\"" {  } { { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../tcgrom.mif " "Parameter \"init_file\" = \"../tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336803999 ""}  } { { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418336803999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0gc1 " "Found entity 1: altsyncram_0gc1" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418336804093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418336804093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0gc1 Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated " "Elaborating entity \"altsyncram_0gc1\" for hierarchy \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336804093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lights_Splitter Lights_Splitter:inst7 " "Elaborating entity \"Lights_Splitter\" for hierarchy \"Lights_Splitter:inst7\"" {  } { { "TrafficLights.bdf" "inst7" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 96 1408 1704 656 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336804452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lights_CrossWalk Lights_CrossWalk:inst4 " "Elaborating entity \"Lights_CrossWalk\" for hierarchy \"Lights_CrossWalk:inst4\"" {  } { { "TrafficLights.bdf" "inst4" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 144 728 936 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336804452 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L0 Lights_CrossWalk.vhd(26) " "VHDL Signal Declaration warning at Lights_CrossWalk.vhd(26): used explicit default value for signal \"L0\" because signal was never assigned a value" {  } { { "Lights_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Lights_CrossWalk.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418336804452 "|TrafficLights|Lights_CrossWalk:inst4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L1 Lights_CrossWalk.vhd(27) " "VHDL Signal Declaration warning at Lights_CrossWalk.vhd(27): used explicit default value for signal \"L1\" because signal was never assigned a value" {  } { { "Lights_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Lights_CrossWalk.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418336804452 "|TrafficLights|Lights_CrossWalk:inst4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L2 Lights_CrossWalk.vhd(28) " "VHDL Signal Declaration warning at Lights_CrossWalk.vhd(28): used explicit default value for signal \"L2\" because signal was never assigned a value" {  } { { "Lights_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Lights_CrossWalk.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418336804452 "|TrafficLights|Lights_CrossWalk:inst4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L3 Lights_CrossWalk.vhd(29) " "VHDL Signal Declaration warning at Lights_CrossWalk.vhd(29): used explicit default value for signal \"L3\" because signal was never assigned a value" {  } { { "Lights_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Lights_CrossWalk.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418336804452 "|TrafficLights|Lights_CrossWalk:inst4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L4 Lights_CrossWalk.vhd(30) " "VHDL Signal Declaration warning at Lights_CrossWalk.vhd(30): used explicit default value for signal \"L4\" because signal was never assigned a value" {  } { { "Lights_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Lights_CrossWalk.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418336804452 "|TrafficLights|Lights_CrossWalk:inst4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L5 Lights_CrossWalk.vhd(31) " "VHDL Signal Declaration warning at Lights_CrossWalk.vhd(31): used explicit default value for signal \"L5\" because signal was never assigned a value" {  } { { "Lights_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Lights_CrossWalk.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418336804452 "|TrafficLights|Lights_CrossWalk:inst4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L6 Lights_CrossWalk.vhd(32) " "VHDL Signal Declaration warning at Lights_CrossWalk.vhd(32): used explicit default value for signal \"L6\" because signal was never assigned a value" {  } { { "Lights_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Lights_CrossWalk.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418336804452 "|TrafficLights|Lights_CrossWalk:inst4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L7 Lights_CrossWalk.vhd(33) " "VHDL Signal Declaration warning at Lights_CrossWalk.vhd(33): used explicit default value for signal \"L7\" because signal was never assigned a value" {  } { { "Lights_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Lights_CrossWalk.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418336804452 "|TrafficLights|Lights_CrossWalk:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entity_CrossWalk Entity_CrossWalk:inst1 " "Elaborating entity \"Entity_CrossWalk\" for hierarchy \"Entity_CrossWalk:inst1\"" {  } { { "TrafficLights.bdf" "inst1" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 144 360 608 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336804452 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CrossWalk_Press Entity_CrossWalk.vhd(81) " "VHDL Process Statement warning at Entity_CrossWalk.vhd(81): signal \"CrossWalk_Press\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336804452 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CrossWalk_I Entity_CrossWalk.vhd(95) " "VHDL Process Statement warning at Entity_CrossWalk.vhd(95): signal \"CrossWalk_I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Final_State Entity_CrossWalk.vhd(77) " "VHDL Process Statement warning at Entity_CrossWalk.vhd(77): inferring latch(es) for signal or variable \"Final_State\", which holds its previous value in one or more paths through the process" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CrossWalk_I Entity_CrossWalk.vhd(77) " "VHDL Process Statement warning at Entity_CrossWalk.vhd(77): inferring latch(es) for signal or variable \"CrossWalk_I\", which holds its previous value in one or more paths through the process" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter Entity_CrossWalk.vhd(147) " "VHDL Process Statement warning at Entity_CrossWalk.vhd(147): signal \"Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter Entity_CrossWalk.vhd(190) " "VHDL Process Statement warning at Entity_CrossWalk.vhd(190): signal \"Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CrossWalk_I Entity_CrossWalk.vhd(77) " "Inferred latch for \"CrossWalk_I\" at Entity_CrossWalk.vhd(77)" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Final_State.W10 Entity_CrossWalk.vhd(77) " "Inferred latch for \"Final_State.W10\" at Entity_CrossWalk.vhd(77)" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Final_State.W9 Entity_CrossWalk.vhd(77) " "Inferred latch for \"Final_State.W9\" at Entity_CrossWalk.vhd(77)" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Final_State.W8 Entity_CrossWalk.vhd(77) " "Inferred latch for \"Final_State.W8\" at Entity_CrossWalk.vhd(77)" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Final_State.W7 Entity_CrossWalk.vhd(77) " "Inferred latch for \"Final_State.W7\" at Entity_CrossWalk.vhd(77)" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Final_State.W6 Entity_CrossWalk.vhd(77) " "Inferred latch for \"Final_State.W6\" at Entity_CrossWalk.vhd(77)" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Final_State.W5 Entity_CrossWalk.vhd(77) " "Inferred latch for \"Final_State.W5\" at Entity_CrossWalk.vhd(77)" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Final_State.W4 Entity_CrossWalk.vhd(77) " "Inferred latch for \"Final_State.W4\" at Entity_CrossWalk.vhd(77)" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Final_State.W3 Entity_CrossWalk.vhd(77) " "Inferred latch for \"Final_State.W3\" at Entity_CrossWalk.vhd(77)" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Final_State.W2 Entity_CrossWalk.vhd(77) " "Inferred latch for \"Final_State.W2\" at Entity_CrossWalk.vhd(77)" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Final_State.W1 Entity_CrossWalk.vhd(77) " "Inferred latch for \"Final_State.W1\" at Entity_CrossWalk.vhd(77)" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Final_State.W0 Entity_CrossWalk.vhd(77) " "Inferred latch for \"Final_State.W0\" at Entity_CrossWalk.vhd(77)" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Entity_CrossWalk:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst3 " "Elaborating entity \"Counter\" for hierarchy \"Counter:inst3\"" {  } { { "TrafficLights.bdf" "inst3" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 400 360 592 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336804468 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cross_Walk Counter.vhd(64) " "VHDL Process Statement warning at Counter.vhd(64): signal \"Cross_Walk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Counter:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count_Temp Counter.vhd(64) " "VHDL Process Statement warning at Counter.vhd(64): signal \"Count_Temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336804468 "|TrafficLights|Counter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entity_Traffic Entity_Traffic:inst " "Elaborating entity \"Entity_Traffic\" for hierarchy \"Entity_Traffic:inst\"" {  } { { "TrafficLights.bdf" "inst" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -80 360 656 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336804483 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clock_1Hz Entity_Traffic.vhd(72) " "VHDL Process Statement warning at Entity_Traffic.vhd(72): signal \"Clock_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Entity_Traffic.vhd" "" { Text "C:/cp319/TrafficLights/Entity_Traffic.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336804483 "|TrafficLights|Entity_Traffic:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter_Reset_I Entity_Traffic.vhd(72) " "VHDL Process Statement warning at Entity_Traffic.vhd(72): signal \"Counter_Reset_I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Entity_Traffic.vhd" "" { Text "C:/cp319/TrafficLights/Entity_Traffic.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336804483 "|TrafficLights|Entity_Traffic:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clock_1Hz Entity_Traffic.vhd(75) " "VHDL Process Statement warning at Entity_Traffic.vhd(75): signal \"Clock_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Entity_Traffic.vhd" "" { Text "C:/cp319/TrafficLights/Entity_Traffic.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418336804483 "|TrafficLights|Entity_Traffic:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lights_Traffic Lights_Traffic:inst5 " "Elaborating entity \"Lights_Traffic\" for hierarchy \"Lights_Traffic:inst5\"" {  } { { "TrafficLights.bdf" "inst5" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 808 1032 32 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336804499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Splitter Counter_Splitter:inst8 " "Elaborating entity \"Counter_Splitter\" for hierarchy \"Counter_Splitter:inst8\"" {  } { { "TrafficLights.bdf" "inst8" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -96 1408 1632 80 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336804499 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countdown10 Counter_Splitter.vhd(39) " "VHDL Process Statement warning at Counter_Splitter.vhd(39): inferring latch(es) for signal or variable \"countdown10\", which holds its previous value in one or more paths through the process" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countdown1 Counter_Splitter.vhd(39) " "VHDL Process Statement warning at Counter_Splitter.vhd(39): inferring latch(es) for signal or variable \"countdown1\", which holds its previous value in one or more paths through the process" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "varC Counter_Splitter.vhd(39) " "VHDL Process Statement warning at Counter_Splitter.vhd(39): inferring latch(es) for signal or variable \"varC\", which holds its previous value in one or more paths through the process" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varC\[0\] Counter_Splitter.vhd(39) " "Inferred latch for \"varC\[0\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varC\[1\] Counter_Splitter.vhd(39) " "Inferred latch for \"varC\[1\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varC\[2\] Counter_Splitter.vhd(39) " "Inferred latch for \"varC\[2\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varC\[3\] Counter_Splitter.vhd(39) " "Inferred latch for \"varC\[3\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varC\[4\] Counter_Splitter.vhd(39) " "Inferred latch for \"varC\[4\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countdown1\[0\] Counter_Splitter.vhd(39) " "Inferred latch for \"countdown1\[0\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countdown1\[1\] Counter_Splitter.vhd(39) " "Inferred latch for \"countdown1\[1\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countdown1\[2\] Counter_Splitter.vhd(39) " "Inferred latch for \"countdown1\[2\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countdown1\[3\] Counter_Splitter.vhd(39) " "Inferred latch for \"countdown1\[3\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countdown1\[4\] Counter_Splitter.vhd(39) " "Inferred latch for \"countdown1\[4\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countdown10\[0\] Counter_Splitter.vhd(39) " "Inferred latch for \"countdown10\[0\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countdown10\[1\] Counter_Splitter.vhd(39) " "Inferred latch for \"countdown10\[1\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countdown10\[2\] Counter_Splitter.vhd(39) " "Inferred latch for \"countdown10\[2\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countdown10\[3\] Counter_Splitter.vhd(39) " "Inferred latch for \"countdown10\[3\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countdown10\[4\] Counter_Splitter.vhd(39) " "Inferred latch for \"countdown10\[4\]\" at Counter_Splitter.vhd(39)" {  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418336804499 "|TrafficLights|Counter_Splitter:inst8"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1418336806062 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|B\[8\] Memory:inst6\|B\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|B\[8\]\" merged with LATCH primitive \"Memory:inst6\|B\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|B\[7\] Memory:inst6\|B\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|B\[7\]\" merged with LATCH primitive \"Memory:inst6\|B\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|B\[6\] Memory:inst6\|B\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|B\[6\]\" merged with LATCH primitive \"Memory:inst6\|B\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|B\[5\] Memory:inst6\|B\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|B\[5\]\" merged with LATCH primitive \"Memory:inst6\|B\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|B\[4\] Memory:inst6\|B\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|B\[4\]\" merged with LATCH primitive \"Memory:inst6\|B\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|B\[3\] Memory:inst6\|B\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|B\[3\]\" merged with LATCH primitive \"Memory:inst6\|B\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|B\[2\] Memory:inst6\|B\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|B\[2\]\" merged with LATCH primitive \"Memory:inst6\|B\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|B\[1\] Memory:inst6\|B\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|B\[1\]\" merged with LATCH primitive \"Memory:inst6\|B\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|B\[0\] Memory:inst6\|B\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|B\[0\]\" merged with LATCH primitive \"Memory:inst6\|B\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|G\[8\] Memory:inst6\|G\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|G\[8\]\" merged with LATCH primitive \"Memory:inst6\|G\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|G\[7\] Memory:inst6\|G\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|G\[7\]\" merged with LATCH primitive \"Memory:inst6\|G\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|G\[6\] Memory:inst6\|G\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|G\[6\]\" merged with LATCH primitive \"Memory:inst6\|G\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|G\[5\] Memory:inst6\|G\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|G\[5\]\" merged with LATCH primitive \"Memory:inst6\|G\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|G\[4\] Memory:inst6\|G\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|G\[4\]\" merged with LATCH primitive \"Memory:inst6\|G\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|G\[3\] Memory:inst6\|G\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|G\[3\]\" merged with LATCH primitive \"Memory:inst6\|G\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|G\[2\] Memory:inst6\|G\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|G\[2\]\" merged with LATCH primitive \"Memory:inst6\|G\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|G\[1\] Memory:inst6\|G\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|G\[1\]\" merged with LATCH primitive \"Memory:inst6\|G\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|G\[0\] Memory:inst6\|G\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|G\[0\]\" merged with LATCH primitive \"Memory:inst6\|G\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|R\[8\] Memory:inst6\|R\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|R\[8\]\" merged with LATCH primitive \"Memory:inst6\|R\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|R\[7\] Memory:inst6\|R\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|R\[7\]\" merged with LATCH primitive \"Memory:inst6\|R\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|R\[6\] Memory:inst6\|R\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|R\[6\]\" merged with LATCH primitive \"Memory:inst6\|R\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|R\[5\] Memory:inst6\|R\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|R\[5\]\" merged with LATCH primitive \"Memory:inst6\|R\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|R\[4\] Memory:inst6\|R\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|R\[4\]\" merged with LATCH primitive \"Memory:inst6\|R\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|R\[3\] Memory:inst6\|R\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|R\[3\]\" merged with LATCH primitive \"Memory:inst6\|R\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|R\[2\] Memory:inst6\|R\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|R\[2\]\" merged with LATCH primitive \"Memory:inst6\|R\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|R\[1\] Memory:inst6\|R\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|R\[1\]\" merged with LATCH primitive \"Memory:inst6\|R\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|R\[0\] Memory:inst6\|R\[9\] " "Duplicate LATCH primitive \"Memory:inst6\|R\[0\]\" merged with LATCH primitive \"Memory:inst6\|R\[9\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoplight\[0\] Memory:inst6\|chr_addresstoprightrightnum\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoplight\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstoprightrightnum\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightleftnum\[0\] Memory:inst6\|chr_addresstoprightrightnum\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightleftnum\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstoprightrightnum\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoplight\[1\] Memory:inst6\|chr_addresstoprightrightnum\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoplight\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstoprightrightnum\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightleftnum\[1\] Memory:inst6\|chr_addresstoprightrightnum\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightleftnum\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstoprightrightnum\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoplight\[2\] Memory:inst6\|chr_addresstoprightrightnum\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoplight\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstoprightrightnum\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightleftnum\[2\] Memory:inst6\|chr_addresstoprightrightnum\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightleftnum\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstoprightrightnum\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoplight\[3\] Memory:inst6\|chr_addresstoprightrightnum\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoplight\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstoprightrightnum\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightleftnum\[3\] Memory:inst6\|chr_addresstoprightrightnum\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightleftnum\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstoprightrightnum\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightlefthand\[0\] Memory:inst6\|chr_addresstopleftleftnum\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightlefthand\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightleftman\[0\] Memory:inst6\|chr_addresstopleftleftnum\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightleftman\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstopleftrightnum\[0\] Memory:inst6\|chr_addresstopleftleftnum\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstopleftrightnum\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstopleftlefthand\[0\] Memory:inst6\|chr_addresstopleftleftnum\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstopleftlefthand\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstopleftleftman\[0\] Memory:inst6\|chr_addresstopleftleftnum\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstopleftleftman\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightlefthand\[1\] Memory:inst6\|chr_addresstopleftleftnum\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightlefthand\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightleftman\[1\] Memory:inst6\|chr_addresstopleftleftnum\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightleftman\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstopleftrightnum\[1\] Memory:inst6\|chr_addresstopleftleftnum\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstopleftrightnum\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstopleftlefthand\[1\] Memory:inst6\|chr_addresstopleftleftnum\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstopleftlefthand\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstopleftleftman\[1\] Memory:inst6\|chr_addresstopleftleftnum\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstopleftleftman\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightlefthand\[2\] Memory:inst6\|chr_addresstopleftleftnum\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightlefthand\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightleftman\[2\] Memory:inst6\|chr_addresstopleftleftnum\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightleftman\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstopleftrightnum\[2\] Memory:inst6\|chr_addresstopleftleftnum\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstopleftrightnum\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstopleftlefthand\[2\] Memory:inst6\|chr_addresstopleftleftnum\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstopleftlefthand\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstopleftleftman\[2\] Memory:inst6\|chr_addresstopleftleftnum\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstopleftleftman\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightlefthand\[3\] Memory:inst6\|chr_addresstopleftleftnum\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightlefthand\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightleftman\[3\] Memory:inst6\|chr_addresstopleftleftnum\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightleftman\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstopleftrightnum\[3\] Memory:inst6\|chr_addresstopleftleftnum\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstopleftrightnum\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstopleftlefthand\[3\] Memory:inst6\|chr_addresstopleftleftnum\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstopleftlefthand\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstopleftleftman\[3\] Memory:inst6\|chr_addresstopleftleftnum\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstopleftleftman\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftleftnum\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotleftrighthand\[0\] Memory:inst6\|chr_addressbotleftleftnum\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotleftrighthand\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftleftnum\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotleftrightnum\[0\] Memory:inst6\|chr_addressbotleftleftnum\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotleftrightnum\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftleftnum\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotleftrightnum\[1\] Memory:inst6\|chr_addressbotleftleftnum\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotleftrightnum\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftleftnum\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotleftrightnum\[2\] Memory:inst6\|chr_addressbotleftleftnum\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotleftrightnum\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftleftnum\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotleftrightnum\[3\] Memory:inst6\|chr_addressbotleftleftnum\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotleftrightnum\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftleftnum\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightleftnum\[4\] Memory:inst6\|chr_addressbotleftleftnum\[4\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightleftnum\[4\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftleftnum\[4\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightleftnum\[5\] Memory:inst6\|chr_addressbotleftleftnum\[5\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightleftnum\[5\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftleftnum\[5\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightrightnum\[4\] Memory:inst6\|chr_addressbotleftrightnum\[4\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightrightnum\[4\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightnum\[4\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightrightnum\[5\] Memory:inst6\|chr_addressbotleftrightnum\[5\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightrightnum\[5\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightnum\[5\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightrightnum\[6\] Memory:inst6\|chr_addressbotleftrightnum\[6\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightrightnum\[6\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightnum\[6\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightrightnum\[7\] Memory:inst6\|chr_addressbotleftrightnum\[7\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightrightnum\[7\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightnum\[7\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightrightnum\[8\] Memory:inst6\|chr_addressbotleftrightnum\[8\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightrightnum\[8\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightnum\[8\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotarrow\[0\] Memory:inst6\|chr_addressbotleftrightman\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotarrow\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightrightnum\[0\] Memory:inst6\|chr_addressbotleftrightman\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightrightnum\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightleftnum\[0\] Memory:inst6\|chr_addressbotleftrightman\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightleftnum\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightlefthand\[0\] Memory:inst6\|chr_addressbotleftrightman\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightlefthand\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightleftman\[0\] Memory:inst6\|chr_addressbotleftrightman\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightleftman\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotarrow\[1\] Memory:inst6\|chr_addressbotleftrightman\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotarrow\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightrightnum\[1\] Memory:inst6\|chr_addressbotleftrightman\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightrightnum\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightleftnum\[1\] Memory:inst6\|chr_addressbotleftrightman\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightleftnum\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightlefthand\[1\] Memory:inst6\|chr_addressbotleftrightman\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightlefthand\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightleftman\[1\] Memory:inst6\|chr_addressbotleftrightman\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightleftman\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotarrow\[2\] Memory:inst6\|chr_addressbotleftrightman\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotarrow\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightrightnum\[2\] Memory:inst6\|chr_addressbotleftrightman\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightrightnum\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightleftnum\[2\] Memory:inst6\|chr_addressbotleftrightman\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightleftnum\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightlefthand\[2\] Memory:inst6\|chr_addressbotleftrightman\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightlefthand\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightleftman\[2\] Memory:inst6\|chr_addressbotleftrightman\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightleftman\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotarrow\[3\] Memory:inst6\|chr_addressbotleftrightman\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotarrow\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightrightnum\[3\] Memory:inst6\|chr_addressbotleftrightman\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightrightnum\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightleftnum\[3\] Memory:inst6\|chr_addressbotleftrightman\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightleftnum\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightlefthand\[3\] Memory:inst6\|chr_addressbotleftrightman\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightlefthand\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrightleftman\[3\] Memory:inst6\|chr_addressbotleftrightman\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrightleftman\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotleftrightman\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoparrow\[0\] Memory:inst6\|chr_addresstopleftbotman\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoparrow\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftbotman\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightbotman\[0\] Memory:inst6\|chr_addresstopleftbotman\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightbotman\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftbotman\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoparrow\[1\] Memory:inst6\|chr_addresstopleftbotman\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoparrow\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftbotman\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightbotman\[1\] Memory:inst6\|chr_addresstopleftbotman\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightbotman\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftbotman\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoparrow\[2\] Memory:inst6\|chr_addresstopleftbotman\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoparrow\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftbotman\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightbotman\[2\] Memory:inst6\|chr_addresstopleftbotman\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightbotman\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftbotman\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoparrow\[3\] Memory:inst6\|chr_addresstopleftbotman\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoparrow\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftbotman\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightbotman\[3\] Memory:inst6\|chr_addresstopleftbotman\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightbotman\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftbotman\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightbothand\[0\] Memory:inst6\|chr_addresstopleftbothand\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightbothand\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftbothand\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightbothand\[1\] Memory:inst6\|chr_addresstopleftbothand\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightbothand\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftbothand\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightbothand\[2\] Memory:inst6\|chr_addresstopleftbothand\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightbothand\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftbothand\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addresstoprightbothand\[3\] Memory:inst6\|chr_addresstopleftbothand\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addresstoprightbothand\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addresstopleftbothand\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrighttophand\[0\] Memory:inst6\|chr_addressbotlefttophand\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrighttophand\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotlefttophand\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrighttophand\[1\] Memory:inst6\|chr_addressbotlefttophand\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrighttophand\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotlefttophand\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrighttophand\[2\] Memory:inst6\|chr_addressbotlefttophand\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrighttophand\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotlefttophand\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrighttophand\[3\] Memory:inst6\|chr_addressbotlefttophand\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrighttophand\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotlefttophand\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrighttopman\[0\] Memory:inst6\|chr_addressbotlefttopman\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrighttopman\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotlefttopman\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrighttopman\[1\] Memory:inst6\|chr_addressbotlefttopman\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrighttopman\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotlefttopman\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrighttopman\[2\] Memory:inst6\|chr_addressbotlefttopman\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrighttopman\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotlefttopman\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressbotrighttopman\[3\] Memory:inst6\|chr_addressbotlefttopman\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressbotrighttopman\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressbotlefttopman\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressrightlight\[0\] Memory:inst6\|chr_addressleftlight\[0\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressrightlight\[0\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressleftlight\[0\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressrightlight\[1\] Memory:inst6\|chr_addressleftlight\[1\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressrightlight\[1\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressleftlight\[1\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressrightlight\[2\] Memory:inst6\|chr_addressleftlight\[2\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressrightlight\[2\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressleftlight\[2\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Memory:inst6\|chr_addressrightlight\[3\] Memory:inst6\|chr_addressleftlight\[3\] " "Duplicate LATCH primitive \"Memory:inst6\|chr_addressrightlight\[3\]\" merged with LATCH primitive \"Memory:inst6\|chr_addressleftlight\[3\]\"" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418336806140 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1418336806140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Entity_CrossWalk:inst1\|CrossWalk_I " "Latch Entity_CrossWalk:inst1\|CrossWalk_I has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cross_Walk " "Ports D and ENA on the latch are fed by the same signal Cross_Walk" {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 488 0 176 504 "Cross_Walk" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstoprightrightnum\[0\] " "Latch Memory:inst6\|chr_addresstoprightrightnum\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[0\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstoprightrightnum\[1\] " "Latch Memory:inst6\|chr_addresstoprightrightnum\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[1\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstoprightrightnum\[2\] " "Latch Memory:inst6\|chr_addresstoprightrightnum\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstoprightrightnum\[3\] " "Latch Memory:inst6\|chr_addresstoprightrightnum\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstopleftleftnum\[0\] " "Latch Memory:inst6\|chr_addresstopleftleftnum\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[0\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstopleftleftnum\[1\] " "Latch Memory:inst6\|chr_addresstopleftleftnum\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[1\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstopleftleftnum\[2\] " "Latch Memory:inst6\|chr_addresstopleftleftnum\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstopleftleftnum\[3\] " "Latch Memory:inst6\|chr_addresstopleftleftnum\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstopleftbotman\[0\] " "Latch Memory:inst6\|chr_addresstopleftbotman\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[0\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstopleftbotman\[1\] " "Latch Memory:inst6\|chr_addresstopleftbotman\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[1\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstopleftbotman\[2\] " "Latch Memory:inst6\|chr_addresstopleftbotman\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstopleftbotman\[3\] " "Latch Memory:inst6\|chr_addresstopleftbotman\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstopleftbothand\[1\] " "Latch Memory:inst6\|chr_addresstopleftbothand\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[1\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstopleftbothand\[2\] " "Latch Memory:inst6\|chr_addresstopleftbothand\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addresstopleftbothand\[3\] " "Latch Memory:inst6\|chr_addresstopleftbothand\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressbotlefttophand\[1\] " "Latch Memory:inst6\|chr_addressbotlefttophand\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[1\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressbotlefttophand\[2\] " "Latch Memory:inst6\|chr_addressbotlefttophand\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressbotlefttophand\[3\] " "Latch Memory:inst6\|chr_addressbotlefttophand\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressbotlefttopman\[0\] " "Latch Memory:inst6\|chr_addressbotlefttopman\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[0\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressbotlefttopman\[1\] " "Latch Memory:inst6\|chr_addressbotlefttopman\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[1\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressbotlefttopman\[2\] " "Latch Memory:inst6\|chr_addressbotlefttopman\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressbotlefttopman\[3\] " "Latch Memory:inst6\|chr_addressbotlefttopman\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressbotlight\[0\] " "Latch Memory:inst6\|chr_addressbotlight\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[0\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressbotlight\[1\] " "Latch Memory:inst6\|chr_addressbotlight\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[1\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressbotlight\[2\] " "Latch Memory:inst6\|chr_addressbotlight\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressbotlight\[3\] " "Latch Memory:inst6\|chr_addressbotlight\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressleftlight\[0\] " "Latch Memory:inst6\|chr_addressleftlight\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[0\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressleftlight\[1\] " "Latch Memory:inst6\|chr_addressleftlight\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[1\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressleftlight\[2\] " "Latch Memory:inst6\|chr_addressleftlight\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressleftlight\[3\] " "Latch Memory:inst6\|chr_addressleftlight\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressleftarrow\[2\] " "Latch Memory:inst6\|chr_addressleftarrow\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressleftarrow\[3\] " "Latch Memory:inst6\|chr_addressleftarrow\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressrightarrow\[2\] " "Latch Memory:inst6\|chr_addressrightarrow\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:inst6\|chr_addressrightarrow\[3\] " "Latch Memory:inst6\|chr_addressrightarrow\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:inst6\|vga_sync:vga\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal Memory:inst6\|vga_sync:vga\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counter_Splitter:inst8\|countdown1\[0\] " "Latch Counter_Splitter:inst8\|countdown1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:inst3\|Count_Temp\[4\] " "Ports D and ENA on the latch are fed by the same signal Counter:inst3\|Count_Temp\[4\]" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806155 ""}  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counter_Splitter:inst8\|countdown1\[1\] " "Latch Counter_Splitter:inst8\|countdown1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:inst3\|Count_Temp\[1\] " "Ports D and ENA on the latch are fed by the same signal Counter:inst3\|Count_Temp\[1\]" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806171 ""}  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counter_Splitter:inst8\|countdown1\[2\] " "Latch Counter_Splitter:inst8\|countdown1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:inst3\|Count_Temp\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:inst3\|Count_Temp\[2\]" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806171 ""}  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counter_Splitter:inst8\|countdown1\[3\] " "Latch Counter_Splitter:inst8\|countdown1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:inst3\|Count_Temp\[3\] " "Ports D and ENA on the latch are fed by the same signal Counter:inst3\|Count_Temp\[3\]" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806171 ""}  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counter_Splitter:inst8\|countdown1\[4\] " "Latch Counter_Splitter:inst8\|countdown1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:inst3\|Count_Temp\[4\] " "Ports D and ENA on the latch are fed by the same signal Counter:inst3\|Count_Temp\[4\]" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806171 ""}  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counter_Splitter:inst8\|varC\[1\] " "Latch Counter_Splitter:inst8\|varC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:inst3\|Count_Temp\[1\] " "Ports D and ENA on the latch are fed by the same signal Counter:inst3\|Count_Temp\[1\]" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806171 ""}  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counter_Splitter:inst8\|varC\[2\] " "Latch Counter_Splitter:inst8\|varC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:inst3\|Count_Temp\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:inst3\|Count_Temp\[2\]" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806171 ""}  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counter_Splitter:inst8\|varC\[3\] " "Latch Counter_Splitter:inst8\|varC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:inst3\|Count_Temp\[3\] " "Ports D and ENA on the latch are fed by the same signal Counter:inst3\|Count_Temp\[3\]" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806171 ""}  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counter_Splitter:inst8\|varC\[4\] " "Latch Counter_Splitter:inst8\|varC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:inst3\|Count_Temp\[4\] " "Ports D and ENA on the latch are fed by the same signal Counter:inst3\|Count_Temp\[4\]" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418336806171 ""}  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418336806171 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst3\|Count_Temp\[4\] Counter:inst3\|Count_Temp\[4\]~_emulated Counter:inst3\|Count_Temp\[4\]~1 " "Register \"Counter:inst3\|Count_Temp\[4\]\" is converted into an equivalent circuit using register \"Counter:inst3\|Count_Temp\[4\]~_emulated\" and latch \"Counter:inst3\|Count_Temp\[4\]~1\"" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1418336806171 "|TrafficLights|Counter:inst3|Count_Temp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst3\|Count_Temp\[3\] Counter:inst3\|Count_Temp\[3\]~_emulated Counter:inst3\|Count_Temp\[3\]~6 " "Register \"Counter:inst3\|Count_Temp\[3\]\" is converted into an equivalent circuit using register \"Counter:inst3\|Count_Temp\[3\]~_emulated\" and latch \"Counter:inst3\|Count_Temp\[3\]~6\"" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1418336806171 "|TrafficLights|Counter:inst3|Count_Temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst3\|Count_Temp\[2\] Counter:inst3\|Count_Temp\[2\]~_emulated Counter:inst3\|Count_Temp\[2\]~11 " "Register \"Counter:inst3\|Count_Temp\[2\]\" is converted into an equivalent circuit using register \"Counter:inst3\|Count_Temp\[2\]~_emulated\" and latch \"Counter:inst3\|Count_Temp\[2\]~11\"" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1418336806171 "|TrafficLights|Counter:inst3|Count_Temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst3\|Count_Temp\[1\] Counter:inst3\|Count_Temp\[1\]~_emulated Counter:inst3\|Count_Temp\[1\]~16 " "Register \"Counter:inst3\|Count_Temp\[1\]\" is converted into an equivalent circuit using register \"Counter:inst3\|Count_Temp\[1\]~_emulated\" and latch \"Counter:inst3\|Count_Temp\[1\]~16\"" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1418336806171 "|TrafficLights|Counter:inst3|Count_Temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst3\|Count_Temp\[0\] Counter:inst3\|Count_Temp\[0\]~_emulated Counter:inst3\|Count_Temp\[0\]~21 " "Register \"Counter:inst3\|Count_Temp\[0\]\" is converted into an equivalent circuit using register \"Counter:inst3\|Count_Temp\[0\]~_emulated\" and latch \"Counter:inst3\|Count_Temp\[0\]~21\"" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1418336806171 "|TrafficLights|Counter:inst3|Count_Temp[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1418336806171 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank_out VCC " "Pin \"vga_blank_out\" is stuck at VCC" {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 168 2176 2352 184 "vga_blank_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418336806734 "|TrafficLights|vga_blank_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_out GND " "Pin \"vga_sync_out\" is stuck at GND" {  } { { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 200 2176 2352 216 "vga_sync_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418336806734 "|TrafficLights|vga_sync_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418336806734 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 184 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808531 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 185 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808531 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 187 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808531 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 199 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808531 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 206 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808531 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 205 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808531 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 190 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808531 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 200 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808531 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 195 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808531 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 194 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 192 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 193 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 179 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 203 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 204 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 202 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 201 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 196 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 197 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 188 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 189 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 191 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 198 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 186 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 180 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 210 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 209 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 207 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 208 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 181 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 183 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Character_Memory.vhd" "" { Text "C:/cp319/TrafficLights/Character_Memory.vhd" 89 0 0 } } { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 182 0 0 } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -48 1832 2096 672 "inst6" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418336808999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336808999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1514 " "Implemented 1514 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418336809218 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418336809218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "912 " "Implemented 912 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418336809218 ""} { "Info" "ICUT_CUT_TM_RAMS" "512 " "Implemented 512 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1418336809218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418336809218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 223 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 223 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418336809296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 17:26:49 2014 " "Processing ended: Thu Dec 11 17:26:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418336809296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418336809296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418336809296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418336809296 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418336810531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418336810531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 17:26:50 2014 " "Processing started: Thu Dec 11 17:26:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418336810531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1418336810531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TrafficLights -c TrafficLights " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TrafficLights -c TrafficLights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1418336810531 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1418336810609 ""}
{ "Info" "0" "" "Project  = TrafficLights" {  } {  } 0 0 "Project  = TrafficLights" 0 0 "Fitter" 0 0 1418336810609 ""}
{ "Info" "0" "" "Revision = TrafficLights" {  } {  } 0 0 "Revision = TrafficLights" 0 0 "Fitter" 0 0 1418336810609 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1418336810781 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TrafficLights EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"TrafficLights\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1418336810812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418336810859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418336810859 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char6\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char7\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char9\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char21\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char28\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char27\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char12\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char22\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char17\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char16\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char14\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char15\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char25\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char26\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char24\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char23\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char18\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char19\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char10\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char11\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char13\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char20\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char8\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char2\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char32\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char31\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char29\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char30\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char3\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char5\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0 " "Atom \"Memory:inst6\|Character_Memory:char4\|altsyncram:altsyncram_component\|altsyncram_0gc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418336810921 "|TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1418336810921 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1418336811046 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1418336811046 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418336811655 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418336811655 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1418336811655 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 6563 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418336811655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 6564 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418336811655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 6565 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418336811655 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1418336811655 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1418336811686 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 90 " "No exact pin location assignment(s) for 12 pins of 90 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CrossWalk_Lights\[15\] " "Pin CrossWalk_Lights\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CrossWalk_Lights[15] } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 168 1088 1264 184 "CrossWalk_Lights" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CrossWalk_Lights[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418336811858 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CrossWalk_Lights\[14\] " "Pin CrossWalk_Lights\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CrossWalk_Lights[14] } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 168 1088 1264 184 "CrossWalk_Lights" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CrossWalk_Lights[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418336811858 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CrossWalk_Lights\[11\] " "Pin CrossWalk_Lights\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CrossWalk_Lights[11] } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 168 1088 1264 184 "CrossWalk_Lights" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CrossWalk_Lights[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418336811858 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CrossWalk_Lights\[10\] " "Pin CrossWalk_Lights\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CrossWalk_Lights[10] } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 168 1088 1264 184 "CrossWalk_Lights" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CrossWalk_Lights[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418336811858 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CrossWalk_Lights\[7\] " "Pin CrossWalk_Lights\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CrossWalk_Lights[7] } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 168 1088 1264 184 "CrossWalk_Lights" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CrossWalk_Lights[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418336811858 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CrossWalk_Lights\[6\] " "Pin CrossWalk_Lights\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CrossWalk_Lights[6] } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 168 1088 1264 184 "CrossWalk_Lights" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CrossWalk_Lights[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418336811858 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CrossWalk_Lights\[3\] " "Pin CrossWalk_Lights\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CrossWalk_Lights[3] } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 168 1088 1264 184 "CrossWalk_Lights" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CrossWalk_Lights[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418336811858 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CrossWalk_Lights\[2\] " "Pin CrossWalk_Lights\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CrossWalk_Lights[2] } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 168 1088 1264 184 "CrossWalk_Lights" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CrossWalk_Lights[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418336811858 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Traffic_Lights\[12\] " "Pin Traffic_Lights\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Traffic_Lights[12] } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -24 1088 1264 -8 "Traffic_Lights" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Traffic_Lights[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418336811858 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Traffic_Lights\[8\] " "Pin Traffic_Lights\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Traffic_Lights[8] } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -24 1088 1264 -8 "Traffic_Lights" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Traffic_Lights[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418336811858 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Traffic_Lights\[4\] " "Pin Traffic_Lights\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Traffic_Lights[4] } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -24 1088 1264 -8 "Traffic_Lights" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Traffic_Lights[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418336811858 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Traffic_Lights\[0\] " "Pin Traffic_Lights\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Traffic_Lights[0] } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -24 1088 1264 -8 "Traffic_Lights" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Traffic_Lights[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418336811858 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1418336811858 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "99 " "TimeQuest Timing Analyzer is analyzing 99 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1418336812139 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrafficLights.sdc " "Synopsys Design Constraints File file not found: 'TrafficLights.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1418336812139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1418336812139 ""}
{ "Warning" "WSTA_SCC_LOOP" "46 " "Found combinational loop of 46 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[3\]~7\|combout " "Node \"inst3\|Count_Temp\[3\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~39\|datad " "Node \"inst3\|Count_Temp\[4\]~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~39\|combout " "Node \"inst3\|Count_Temp\[4\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~40\|datac " "Node \"inst3\|Count_Temp\[4\]~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~40\|combout " "Node \"inst3\|Count_Temp\[4\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[3\]~42\|datab " "Node \"inst3\|Count_Temp\[3\]~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[3\]~42\|combout " "Node \"inst3\|Count_Temp\[3\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[3\]~7\|datad " "Node \"inst3\|Count_Temp\[3\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[1\]~17\|datad " "Node \"inst3\|Count_Temp\[1\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[1\]~17\|combout " "Node \"inst3\|Count_Temp\[1\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~39\|datab " "Node \"inst3\|Count_Temp\[4\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~41\|dataa " "Node \"inst3\|Count_Temp\[4\]~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~41\|combout " "Node \"inst3\|Count_Temp\[4\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~1\|datad " "Node \"inst3\|Count_Temp\[4\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~1\|combout " "Node \"inst3\|Count_Temp\[4\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~43\|datac " "Node \"inst3\|Count_Temp\[4\]~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~43\|combout " "Node \"inst3\|Count_Temp\[4\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~1\|datab " "Node \"inst3\|Count_Temp\[4\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~3\|datab " "Node \"inst3\|Count_Temp\[4\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~3\|combout " "Node \"inst3\|Count_Temp\[4\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~2\|dataa " "Node \"inst3\|Count_Temp\[4\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~2\|combout " "Node \"inst3\|Count_Temp\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~40\|datab " "Node \"inst3\|Count_Temp\[4\]~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~11\|datac " "Node \"inst3\|Count_Temp\[2\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~11\|combout " "Node \"inst3\|Count_Temp\[2\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~44\|datac " "Node \"inst3\|Count_Temp\[2\]~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~44\|combout " "Node \"inst3\|Count_Temp\[2\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~11\|datab " "Node \"inst3\|Count_Temp\[2\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~13\|datab " "Node \"inst3\|Count_Temp\[2\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~13\|combout " "Node \"inst3\|Count_Temp\[2\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~12\|dataa " "Node \"inst3\|Count_Temp\[2\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~12\|combout " "Node \"inst3\|Count_Temp\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~39\|dataa " "Node \"inst3\|Count_Temp\[4\]~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~12\|datab " "Node \"inst3\|Count_Temp\[2\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~21\|datad " "Node \"inst3\|Count_Temp\[0\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~21\|combout " "Node \"inst3\|Count_Temp\[0\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~45\|datac " "Node \"inst3\|Count_Temp\[0\]~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~45\|combout " "Node \"inst3\|Count_Temp\[0\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~21\|datab " "Node \"inst3\|Count_Temp\[0\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~23\|datab " "Node \"inst3\|Count_Temp\[0\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~23\|combout " "Node \"inst3\|Count_Temp\[0\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~22\|dataa " "Node \"inst3\|Count_Temp\[0\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~22\|combout " "Node \"inst3\|Count_Temp\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~39\|datac " "Node \"inst3\|Count_Temp\[4\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~22\|datac " "Node \"inst3\|Count_Temp\[0\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~2\|datac " "Node \"inst3\|Count_Temp\[4\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336812155 ""}  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1418336812155 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[0\]~21\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[0\]~21\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[0\]~22\|datab  to: inst3\|Count_Temp\[2\]~12\|combout " "From: inst3\|Count_Temp\[0\]~22\|datab  to: inst3\|Count_Temp\[2\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[0\]~23\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[0\]~23\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[0\]~45\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[0\]~45\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[1\]~17\|datab  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[1\]~17\|datab  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[2\]~11\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[2\]~11\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[2\]~12\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[2\]~12\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[2\]~13\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[2\]~13\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[2\]~44\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[2\]~44\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[3\]~42\|dataa  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[3\]~42\|dataa  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[3\]~7\|datab  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[3\]~7\|datab  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~1\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~1\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~2\|datab  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~2\|datab  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~3\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~3\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~40\|dataa  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~40\|dataa  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~41\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~41\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~43\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~43\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|rgb_generate~11  from: datad  to: combout " "Cell: inst6\|rgb_generate~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|rgb_generate~23  from: datac  to: combout " "Cell: inst6\|rgb_generate~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|rgb_generate~47  from: datab  to: combout " "Cell: inst6\|rgb_generate~47  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|varC\[1\]~0  from: dataa  to: combout " "Cell: inst8\|varC\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|varC\[1\]~0  from: datab  to: combout " "Cell: inst8\|varC\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|varC\[1\]~0  from: datac  to: combout " "Cell: inst8\|varC\[1\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|varC\[1\]~0  from: datad  to: combout " "Cell: inst8\|varC\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336812186 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1418336812186 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1418336812202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_27MHz (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node Clock_27MHz (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|vga_sync:vga\|pixel_row\[6\] " "Destination node Memory:inst6\|vga_sync:vga\|pixel_row\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|vga_sync:vga|pixel_row[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|vga_sync:vga\|pixel_row\[4\] " "Destination node Memory:inst6\|vga_sync:vga\|pixel_row\[4\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|vga_sync:vga|pixel_row[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|vga_sync:vga\|pixel_row\[5\] " "Destination node Memory:inst6\|vga_sync:vga\|pixel_row\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|vga_sync:vga|pixel_row[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|vga_sync:vga\|pixel_row\[2\] " "Destination node Memory:inst6\|vga_sync:vga\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|vga_sync:vga|pixel_row[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|vga_sync:vga\|pixel_row\[1\] " "Destination node Memory:inst6\|vga_sync:vga\|pixel_row\[1\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|vga_sync:vga|pixel_row[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|vga_sync:vga\|pixel_row\[3\] " "Destination node Memory:inst6\|vga_sync:vga\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|vga_sync:vga|pixel_row[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|vga_sync:vga\|pixel_row\[8\] " "Destination node Memory:inst6\|vga_sync:vga\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|vga_sync:vga|pixel_row[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|vga_sync:vga\|pixel_row\[7\] " "Destination node Memory:inst6\|vga_sync:vga\|pixel_row\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|vga_sync:vga|pixel_row[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|vga_sync:vga\|pixel_row\[11\] " "Destination node Memory:inst6\|vga_sync:vga\|pixel_row\[11\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|vga_sync:vga|pixel_row[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|vga_sync:vga\|pixel_row\[9\] " "Destination node Memory:inst6\|vga_sync:vga\|pixel_row\[9\]" {  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 94 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|vga_sync:vga|pixel_row[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1418336812358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418336812358 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock_27MHz } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock_27MHz" } } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { -144 1560 1736 -128 "Clock_27MHz" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_27MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_50MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node Clock_50MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock_50MHz } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock_50MHz" } } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 600 0 176 616 "Clock_50MHz" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cross_Walk (placed in PIN N26 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node Cross_Walk (placed in PIN N26 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entity_CrossWalk:inst1\|CrossWalk_I~0 " "Destination node Entity_CrossWalk:inst1\|CrossWalk_I~0" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entity_CrossWalk:inst1|CrossWalk_I~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 1777 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:inst3\|Count_Temp\[4\]~40 " "Destination node Counter:inst3\|Count_Temp\[4\]~40" {  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Counter:inst3|Count_Temp[4]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2357 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entity_CrossWalk:inst1\|CrossWalk_I " "Destination node Entity_CrossWalk:inst1\|CrossWalk_I" {  } { { "Entity_CrossWalk.vhd" "" { Text "C:/cp319/TrafficLights/Entity_CrossWalk.vhd" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entity_CrossWalk:inst1|CrossWalk_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Cross_Walk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Cross_Walk" } } } } { "TrafficLights.bdf" "" { Schematic "C:/cp319/TrafficLights/TrafficLights.bdf" { { 488 0 176 504 "Cross_Walk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cross_Walk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:inst6\|chr_addressbotarrow\[11\]~2  " "Automatically promoted node Memory:inst6\|chr_addressbotarrow\[11\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addressbotarrow[11]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2507 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:inst6\|chr_addresstoplight\[0\]~0  " "Automatically promoted node Memory:inst6\|chr_addresstoplight\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addresstoplight[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2469 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:inst6\|chr_addresstoprightlefthand\[0\]~2  " "Automatically promoted node Memory:inst6\|chr_addresstoprightlefthand\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addresstoprightlefthand[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2509 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:inst6\|chr_addressbotlight\[0\]~4  " "Automatically promoted node Memory:inst6\|chr_addressbotlight\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addressbotlight[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2505 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:inst6\|chr_addressleftarrow\[11\]~0  " "Automatically promoted node Memory:inst6\|chr_addressleftarrow\[11\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addressleftarrow[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2472 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Counter_Splitter:inst8\|countdown10\[4\]~0  " "Automatically promoted node Counter_Splitter:inst8\|countdown10\[4\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Counter_Splitter:inst8|countdown10[4]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2478 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Counter_Splitter:inst8\|varC\[1\]~0  " "Automatically promoted node Counter_Splitter:inst8\|varC\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "Counter_Splitter.vhd" "" { Text "C:/cp319/TrafficLights/Counter_Splitter.vhd" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Counter_Splitter:inst8|varC[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2487 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:inst6\|chr_addressbotrighttophand\[0\]~2  " "Automatically promoted node Memory:inst6\|chr_addressbotrighttophand\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addressbotrighttophand[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2506 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:inst6\|chr_addressrightlight\[6\]~2  " "Automatically promoted node Memory:inst6\|chr_addressrightlight\[6\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addressrightlight[6]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2510 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:inst6\|chr_addresstoparrow\[11\]~2  " "Automatically promoted node Memory:inst6\|chr_addresstoparrow\[11\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addresstoparrow[11]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2508 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:inst6\|chr_addresstoprightbothand\[0\]~0  " "Automatically promoted node Memory:inst6\|chr_addresstoprightbothand\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addresstoprightbothand[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2470 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:inst6\|vga_sync:vga\|video_on  " "Automatically promoted node Memory:inst6\|vga_sync:vga\|video_on " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|chr_addresstoplight\[0\]~0 " "Destination node Memory:inst6\|chr_addresstoplight\[0\]~0" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addresstoplight[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2469 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|chr_addresstoprightbothand\[0\]~0 " "Destination node Memory:inst6\|chr_addresstoprightbothand\[0\]~0" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addresstoprightbothand[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2470 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|chr_addressleftarrow\[11\]~0 " "Destination node Memory:inst6\|chr_addressleftarrow\[11\]~0" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addressleftarrow[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2472 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst6\|chr_addressbotlight\[0\]~4 " "Destination node Memory:inst6\|chr_addressbotlight\[0\]~4" {  } { { "Visual_Display.vhd" "" { Text "C:/cp319/TrafficLights/Visual_Display.vhd" 212 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|chr_addressbotlight[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 2505 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418336812373 ""}  } { { "vga_sync.vhd" "" { Text "C:/cp319/TrafficLights/vga_sync.vhd" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst6|vga_sync:vga|video_on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/cp319/TrafficLights/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418336812373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1418336812764 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418336812764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418336812764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418336812764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418336812764 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1418336812764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1418336812764 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1418336812780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1418336812952 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1418336812952 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1418336812952 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 0 12 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 0 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1418336812967 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1418336812967 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1418336812967 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 59 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418336812967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418336812967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 36 20 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418336812967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418336812967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 22 43 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418336812967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418336812967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 8 50 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418336812967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 5 51 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418336812967 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1418336812967 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1418336812967 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418336813108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1418336815188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418336815878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1418336815894 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1418336821232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418336821232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1418336821701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/cp319/TrafficLights/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1418336827725 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1418336827725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418336832593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1418336832593 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1418336832593 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.56 " "Total time spent on timing analysis during the Fitter is 6.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1418336832702 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418336832702 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "79 " "Found 79 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED8 0 " "Pin \"LED8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Clock_27MHz_Out 0 " "Pin \"Clock_27MHz_Out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h_sync_out 0 " "Pin \"h_sync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_sync_out 0 " "Pin \"v_sync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blank_out 0 " "Pin \"vga_blank_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_sync_out 0 " "Pin \"vga_sync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Test 0 " "Pin \"CrossWalk_Test\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[9\] 0 " "Pin \"B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[8\] 0 " "Pin \"B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[7\] 0 " "Pin \"B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[6\] 0 " "Pin \"B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[5\] 0 " "Pin \"B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[4\] 0 " "Pin \"B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[3\] 0 " "Pin \"B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[2\] 0 " "Pin \"B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[1\] 0 " "Pin \"B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[0\] 0 " "Pin \"B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Counter\[4\] 0 " "Pin \"Counter\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Counter\[3\] 0 " "Pin \"Counter\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Counter\[2\] 0 " "Pin \"Counter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Counter\[1\] 0 " "Pin \"Counter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Counter\[0\] 0 " "Pin \"Counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[15\] 0 " "Pin \"CrossWalk_Lights\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[14\] 0 " "Pin \"CrossWalk_Lights\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[13\] 0 " "Pin \"CrossWalk_Lights\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[12\] 0 " "Pin \"CrossWalk_Lights\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[11\] 0 " "Pin \"CrossWalk_Lights\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[10\] 0 " "Pin \"CrossWalk_Lights\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[9\] 0 " "Pin \"CrossWalk_Lights\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[8\] 0 " "Pin \"CrossWalk_Lights\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[7\] 0 " "Pin \"CrossWalk_Lights\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[6\] 0 " "Pin \"CrossWalk_Lights\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[5\] 0 " "Pin \"CrossWalk_Lights\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[4\] 0 " "Pin \"CrossWalk_Lights\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[3\] 0 " "Pin \"CrossWalk_Lights\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[2\] 0 " "Pin \"CrossWalk_Lights\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[1\] 0 " "Pin \"CrossWalk_Lights\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CrossWalk_Lights\[0\] 0 " "Pin \"CrossWalk_Lights\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Current_State_Test\[4\] 0 " "Pin \"Current_State_Test\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Current_State_Test\[3\] 0 " "Pin \"Current_State_Test\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Current_State_Test\[2\] 0 " "Pin \"Current_State_Test\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Current_State_Test\[1\] 0 " "Pin \"Current_State_Test\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Current_State_Test\[0\] 0 " "Pin \"Current_State_Test\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[9\] 0 " "Pin \"G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[8\] 0 " "Pin \"G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[7\] 0 " "Pin \"G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[6\] 0 " "Pin \"G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[5\] 0 " "Pin \"G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[4\] 0 " "Pin \"G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[3\] 0 " "Pin \"G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[2\] 0 " "Pin \"G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[1\] 0 " "Pin \"G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[0\] 0 " "Pin \"G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[9\] 0 " "Pin \"R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[8\] 0 " "Pin \"R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[7\] 0 " "Pin \"R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[6\] 0 " "Pin \"R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[5\] 0 " "Pin \"R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[4\] 0 " "Pin \"R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[3\] 0 " "Pin \"R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[2\] 0 " "Pin \"R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[1\] 0 " "Pin \"R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[0\] 0 " "Pin \"R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[15\] 0 " "Pin \"Traffic_Lights\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[14\] 0 " "Pin \"Traffic_Lights\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[13\] 0 " "Pin \"Traffic_Lights\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[12\] 0 " "Pin \"Traffic_Lights\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[11\] 0 " "Pin \"Traffic_Lights\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[10\] 0 " "Pin \"Traffic_Lights\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[9\] 0 " "Pin \"Traffic_Lights\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[8\] 0 " "Pin \"Traffic_Lights\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[7\] 0 " "Pin \"Traffic_Lights\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[6\] 0 " "Pin \"Traffic_Lights\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[5\] 0 " "Pin \"Traffic_Lights\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[4\] 0 " "Pin \"Traffic_Lights\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[3\] 0 " "Pin \"Traffic_Lights\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[2\] 0 " "Pin \"Traffic_Lights\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[1\] 0 " "Pin \"Traffic_Lights\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Traffic_Lights\[0\] 0 " "Pin \"Traffic_Lights\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418336832733 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1418336832733 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418336833360 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418336833529 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418336834177 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418336834646 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1418336834677 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1418336834849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/cp319/TrafficLights/output_files/TrafficLights.fit.smsg " "Generated suppressed messages file C:/cp319/TrafficLights/output_files/TrafficLights.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1418336835146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418336835583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 17:27:15 2014 " "Processing ended: Thu Dec 11 17:27:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418336835583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418336835583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418336835583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1418336835583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1418336836584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418336836584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 17:27:16 2014 " "Processing started: Thu Dec 11 17:27:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418336836584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1418336836584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TrafficLights -c TrafficLights " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TrafficLights -c TrafficLights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1418336836584 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1418336838052 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1418336838115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418336838743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 17:27:18 2014 " "Processing ended: Thu Dec 11 17:27:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418336838743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418336838743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418336838743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1418336838743 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1418336839509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1418336839978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418336839978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 17:27:19 2014 " "Processing started: Thu Dec 11 17:27:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418336839978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418336839978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TrafficLights -c TrafficLights " "Command: quartus_sta TrafficLights -c TrafficLights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418336839978 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1418336840040 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418336840228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418336840259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418336840259 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "99 " "TimeQuest Timing Analyzer is analyzing 99 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1418336840415 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrafficLights.sdc " "Synopsys Design Constraints File file not found: 'TrafficLights.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1418336840447 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1418336840447 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_50MHz Clock_50MHz " "create_clock -period 1.000 -name Clock_50MHz Clock_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_27MHz Clock_27MHz " "create_clock -period 1.000 -name Clock_27MHz Clock_27MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Memory:inst6\|vga_sync:vga\|pixel_row\[0\] Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " "create_clock -period 1.000 -name Memory:inst6\|vga_sync:vga\|pixel_row\[0\] Memory:inst6\|vga_sync:vga\|pixel_row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Memory:inst6\|vga_sync:vga\|pixel_row\[10\] Memory:inst6\|vga_sync:vga\|pixel_row\[10\] " "create_clock -period 1.000 -name Memory:inst6\|vga_sync:vga\|pixel_row\[10\] Memory:inst6\|vga_sync:vga\|pixel_row\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Cross_Walk Cross_Walk " "create_clock -period 1.000 -name Cross_Walk Cross_Walk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Reset Reset " "create_clock -period 1.000 -name Reset Reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock:inst2\|Clock_1Hz_I Clock:inst2\|Clock_1Hz_I " "create_clock -period 1.000 -name Clock:inst2\|Clock_1Hz_I Clock:inst2\|Clock_1Hz_I" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Memory:inst6\|vga_sync:vga\|video_on_h Memory:inst6\|vga_sync:vga\|video_on_h " "create_clock -period 1.000 -name Memory:inst6\|vga_sync:vga\|video_on_h Memory:inst6\|vga_sync:vga\|video_on_h" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840447 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840447 ""}
{ "Warning" "WSTA_SCC_LOOP" "46 " "Found combinational loop of 46 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~12\|combout " "Node \"inst3\|Count_Temp\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~39\|datad " "Node \"inst3\|Count_Temp\[4\]~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~39\|combout " "Node \"inst3\|Count_Temp\[4\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~40\|dataa " "Node \"inst3\|Count_Temp\[4\]~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~40\|combout " "Node \"inst3\|Count_Temp\[4\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[3\]~42\|dataa " "Node \"inst3\|Count_Temp\[3\]~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[3\]~42\|combout " "Node \"inst3\|Count_Temp\[3\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[3\]~7\|datab " "Node \"inst3\|Count_Temp\[3\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[3\]~7\|combout " "Node \"inst3\|Count_Temp\[3\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~39\|dataa " "Node \"inst3\|Count_Temp\[4\]~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[1\]~17\|dataa " "Node \"inst3\|Count_Temp\[1\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[1\]~17\|combout " "Node \"inst3\|Count_Temp\[1\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~39\|datac " "Node \"inst3\|Count_Temp\[4\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~41\|dataa " "Node \"inst3\|Count_Temp\[4\]~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~41\|combout " "Node \"inst3\|Count_Temp\[4\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~1\|dataa " "Node \"inst3\|Count_Temp\[4\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~1\|combout " "Node \"inst3\|Count_Temp\[4\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~3\|dataa " "Node \"inst3\|Count_Temp\[4\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~3\|combout " "Node \"inst3\|Count_Temp\[4\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~2\|dataa " "Node \"inst3\|Count_Temp\[4\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~2\|combout " "Node \"inst3\|Count_Temp\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~40\|datab " "Node \"inst3\|Count_Temp\[4\]~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~43\|datac " "Node \"inst3\|Count_Temp\[4\]~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~43\|combout " "Node \"inst3\|Count_Temp\[4\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~1\|datab " "Node \"inst3\|Count_Temp\[4\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~12\|dataa " "Node \"inst3\|Count_Temp\[2\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~11\|datab " "Node \"inst3\|Count_Temp\[2\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~11\|combout " "Node \"inst3\|Count_Temp\[2\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~13\|dataa " "Node \"inst3\|Count_Temp\[2\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~13\|combout " "Node \"inst3\|Count_Temp\[2\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~12\|datac " "Node \"inst3\|Count_Temp\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~44\|datab " "Node \"inst3\|Count_Temp\[2\]~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~44\|combout " "Node \"inst3\|Count_Temp\[2\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[2\]~11\|dataa " "Node \"inst3\|Count_Temp\[2\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~21\|dataa " "Node \"inst3\|Count_Temp\[0\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~21\|combout " "Node \"inst3\|Count_Temp\[0\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~45\|datab " "Node \"inst3\|Count_Temp\[0\]~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~45\|combout " "Node \"inst3\|Count_Temp\[0\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~21\|datab " "Node \"inst3\|Count_Temp\[0\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~23\|datab " "Node \"inst3\|Count_Temp\[0\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~23\|combout " "Node \"inst3\|Count_Temp\[0\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~22\|datab " "Node \"inst3\|Count_Temp\[0\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~22\|combout " "Node \"inst3\|Count_Temp\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~39\|datab " "Node \"inst3\|Count_Temp\[4\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[0\]~22\|datac " "Node \"inst3\|Count_Temp\[0\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Count_Temp\[4\]~2\|datac " "Node \"inst3\|Count_Temp\[4\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418336840462 ""}  } { { "Counter.vhd" "" { Text "C:/cp319/TrafficLights/Counter.vhd" 36 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1418336840462 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[0\]~21\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[0\]~21\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[0\]~22\|datad  to: inst3\|Count_Temp\[4\]~2\|combout " "From: inst3\|Count_Temp\[0\]~22\|datad  to: inst3\|Count_Temp\[4\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[0\]~23\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[0\]~23\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[0\]~45\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[0\]~45\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[1\]~17\|datab  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[1\]~17\|datab  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[2\]~11\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[2\]~11\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[2\]~12\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[2\]~12\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[2\]~13\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[2\]~13\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[2\]~44\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[2\]~44\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[3\]~42\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[3\]~42\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[3\]~7\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[3\]~7\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~1\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~1\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~2\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~2\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~3\|datab  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~3\|datab  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~40\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~40\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~41\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~41\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~43\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~43\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|rgb_generate~11  from: dataa  to: combout " "Cell: inst6\|rgb_generate~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|rgb_generate~23  from: datac  to: combout " "Cell: inst6\|rgb_generate~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|rgb_generate~47  from: datac  to: combout " "Cell: inst6\|rgb_generate~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|varC\[1\]~0  from: dataa  to: combout " "Cell: inst8\|varC\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|varC\[1\]~0  from: datab  to: combout " "Cell: inst8\|varC\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|varC\[1\]~0  from: datac  to: combout " "Cell: inst8\|varC\[1\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|varC\[1\]~0  from: datad  to: combout " "Cell: inst8\|varC\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840494 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1418336840494 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1418336840494 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1418336840509 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418336840556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.451 " "Worst-case setup slack is -24.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.451      -433.487 Memory:inst6\|vga_sync:vga\|video_on_h  " "  -24.451      -433.487 Memory:inst6\|vga_sync:vga\|video_on_h " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.186      -488.176 Clock:inst2\|Clock_1Hz_I  " "  -20.186      -488.176 Clock:inst2\|Clock_1Hz_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.005      -243.012 Cross_Walk  " "  -20.005      -243.012 Cross_Walk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.345      -292.425 Memory:inst6\|vga_sync:vga\|pixel_row\[10\]  " "  -19.345      -292.425 Memory:inst6\|vga_sync:vga\|pixel_row\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.927      -183.015 Memory:inst6\|vga_sync:vga\|pixel_row\[0\]  " "  -18.927      -183.015 Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.361      -174.721 Reset  " "  -18.361      -174.721 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.223     -2884.691 Clock_27MHz  " "   -5.223     -2884.691 Clock_27MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.076       -75.946 Clock_50MHz  " "   -3.076       -75.946 Clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418336840556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -19.262 " "Worst-case hold slack is -19.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.262      -190.020 Reset  " "  -19.262      -190.020 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.760       -85.503 Cross_Walk  " "   -8.760       -85.503 Cross_Walk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.166       -89.222 Memory:inst6\|vga_sync:vga\|pixel_row\[0\]  " "   -5.166       -89.222 Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.220      -115.735 Memory:inst6\|vga_sync:vga\|pixel_row\[10\]  " "   -4.220      -115.735 Memory:inst6\|vga_sync:vga\|pixel_row\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.471       -67.616 Memory:inst6\|vga_sync:vga\|video_on_h  " "   -3.471       -67.616 Memory:inst6\|vga_sync:vga\|video_on_h " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.546        -2.546 Clock_50MHz  " "   -2.546        -2.546 Clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Clock:inst2\|Clock_1Hz_I  " "    0.391         0.000 Clock:inst2\|Clock_1Hz_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Clock_27MHz  " "    0.391         0.000 Clock_27MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418336840572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -15.013 " "Worst-case recovery slack is -15.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.013       -88.238 Clock:inst2\|Clock_1Hz_I  " "  -15.013       -88.238 Clock:inst2\|Clock_1Hz_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.146       -28.276 Reset  " "  -14.146       -28.276 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370        -0.414 Cross_Walk  " "   -0.370        -0.414 Cross_Walk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060         0.000 Clock_50MHz  " "    0.060         0.000 Clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.750 " "Worst-case removal slack is -0.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.750        -5.876 Cross_Walk  " "   -0.750        -5.876 Cross_Walk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 Reset  " "    0.000         0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151         0.000 Clock_50MHz  " "    0.151         0.000 Clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735         0.000 Clock:inst2\|Clock_1Hz_I  " "    0.735         0.000 Clock:inst2\|Clock_1Hz_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -15.282 " "Worst-case minimum pulse width slack is -15.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.282     -1956.686 Reset  " "  -15.282     -1956.686 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.134      -137.726 Cross_Walk  " "   -3.134      -137.726 Cross_Walk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -6975.380 Clock_27MHz  " "   -2.000     -6975.380 Clock_27MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -27.380 Clock_50MHz  " "   -1.380       -27.380 Clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -25.000 Clock:inst2\|Clock_1Hz_I  " "   -0.500       -25.000 Clock:inst2\|Clock_1Hz_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Memory:inst6\|vga_sync:vga\|pixel_row\[0\]  " "    0.500         0.000 Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Memory:inst6\|vga_sync:vga\|pixel_row\[10\]  " "    0.500         0.000 Memory:inst6\|vga_sync:vga\|pixel_row\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Memory:inst6\|vga_sync:vga\|video_on_h  " "    0.500         0.000 Memory:inst6\|vga_sync:vga\|video_on_h " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418336840587 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1418336841228 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1418336841228 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[0\]~21\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[0\]~21\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[0\]~22\|datad  to: inst3\|Count_Temp\[4\]~2\|combout " "From: inst3\|Count_Temp\[0\]~22\|datad  to: inst3\|Count_Temp\[4\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[0\]~23\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[0\]~23\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[0\]~45\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[0\]~45\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[1\]~17\|datab  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[1\]~17\|datab  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[2\]~11\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[2\]~11\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[2\]~12\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[2\]~12\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[2\]~13\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[2\]~13\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[2\]~44\|datac  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[2\]~44\|datac  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[3\]~42\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[3\]~42\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[3\]~7\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[3\]~7\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~1\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~1\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~2\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~2\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~3\|datab  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~3\|datab  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~40\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~40\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~41\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~41\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst3\|Count_Temp\[4\]~43\|datad  to: inst3\|Count_Temp\[0\]~22\|combout " "From: inst3\|Count_Temp\[4\]~43\|datad  to: inst3\|Count_Temp\[0\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|rgb_generate~11  from: dataa  to: combout " "Cell: inst6\|rgb_generate~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|rgb_generate~23  from: datac  to: combout " "Cell: inst6\|rgb_generate~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|rgb_generate~47  from: datac  to: combout " "Cell: inst6\|rgb_generate~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|varC\[1\]~0  from: dataa  to: combout " "Cell: inst8\|varC\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|varC\[1\]~0  from: datab  to: combout " "Cell: inst8\|varC\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|varC\[1\]~0  from: datac  to: combout " "Cell: inst8\|varC\[1\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|varC\[1\]~0  from: datad  to: combout " "Cell: inst8\|varC\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841306 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1418336841306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418336841322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.276 " "Worst-case setup slack is -10.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.276      -174.892 Memory:inst6\|vga_sync:vga\|video_on_h  " "  -10.276      -174.892 Memory:inst6\|vga_sync:vga\|video_on_h " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.696      -128.616 Memory:inst6\|vga_sync:vga\|pixel_row\[10\]  " "   -8.696      -128.616 Memory:inst6\|vga_sync:vga\|pixel_row\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.632      -208.877 Clock:inst2\|Clock_1Hz_I  " "   -8.632      -208.877 Clock:inst2\|Clock_1Hz_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.523       -80.629 Memory:inst6\|vga_sync:vga\|pixel_row\[0\]  " "   -8.523       -80.629 Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.270       -96.601 Cross_Walk  " "   -8.270       -96.601 Cross_Walk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.987       -72.488 Reset  " "   -7.987       -72.488 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.029     -1470.813 Clock_27MHz  " "   -2.029     -1470.813 Clock_27MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902       -21.581 Clock_50MHz  " "   -0.902       -21.581 Clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418336841337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.146 " "Worst-case hold slack is -9.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.146       -90.337 Reset  " "   -9.146       -90.337 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.260       -41.701 Cross_Walk  " "   -4.260       -41.701 Cross_Walk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.692       -46.609 Memory:inst6\|vga_sync:vga\|pixel_row\[0\]  " "   -2.692       -46.609 Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.230       -64.276 Memory:inst6\|vga_sync:vga\|pixel_row\[10\]  " "   -2.230       -64.276 Memory:inst6\|vga_sync:vga\|pixel_row\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.934       -43.197 Memory:inst6\|vga_sync:vga\|video_on_h  " "   -1.934       -43.197 Memory:inst6\|vga_sync:vga\|video_on_h " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589        -1.589 Clock_50MHz  " "   -1.589        -1.589 Clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clock:inst2\|Clock_1Hz_I  " "    0.215         0.000 Clock:inst2\|Clock_1Hz_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clock_27MHz  " "    0.215         0.000 Clock_27MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.441 " "Worst-case recovery slack is -6.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.441       -35.411 Clock:inst2\|Clock_1Hz_I  " "   -6.441       -35.411 Clock:inst2\|Clock_1Hz_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.898       -11.784 Reset  " "   -5.898       -11.784 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350         0.000 Cross_Walk  " "    0.350         0.000 Cross_Walk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520         0.000 Clock_50MHz  " "    0.520         0.000 Clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418336841369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.559 " "Worst-case removal slack is -0.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.559        -4.635 Cross_Walk  " "   -0.559        -4.635 Cross_Walk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186        -4.673 Clock_50MHz  " "   -0.186        -4.673 Clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002         0.000 Reset  " "    0.002         0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461         0.000 Clock:inst2\|Clock_1Hz_I  " "    0.461         0.000 Clock:inst2\|Clock_1Hz_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418336841384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.673 " "Worst-case minimum pulse width slack is -6.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.673      -850.498 Reset  " "   -6.673      -850.498 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -6975.380 Clock_27MHz  " "   -2.000     -6975.380 Clock_27MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -43.562 Cross_Walk  " "   -1.380       -43.562 Cross_Walk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -27.380 Clock_50MHz  " "   -1.380       -27.380 Clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -25.000 Clock:inst2\|Clock_1Hz_I  " "   -0.500       -25.000 Clock:inst2\|Clock_1Hz_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Memory:inst6\|vga_sync:vga\|pixel_row\[0\]  " "    0.500         0.000 Memory:inst6\|vga_sync:vga\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Memory:inst6\|vga_sync:vga\|pixel_row\[10\]  " "    0.500         0.000 Memory:inst6\|vga_sync:vga\|pixel_row\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Memory:inst6\|vga_sync:vga\|video_on_h  " "    0.500         0.000 Memory:inst6\|vga_sync:vga\|video_on_h " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418336841400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418336841400 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1418336842503 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418336842597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418336842597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418336842862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 17:27:22 2014 " "Processing ended: Thu Dec 11 17:27:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418336842862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418336842862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418336842862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418336842862 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 329 s " "Quartus II Full Compilation was successful. 0 errors, 329 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418336843643 ""}
