# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PP6.srcs/sources_1/new/memoriaDatos.vhd" \
"../../../../PP6.srcs/sim_1/new/testbench_ram.vhd" \

# Do not sort compile order
nosort
