{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632853504104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632853504105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 02:25:03 2021 " "Processing started: Wed Sep 29 02:25:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632853504105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632853504105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_syn -c uart_syn " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_syn -c uart_syn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632853504105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1632853504650 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "signal_gen_low.v(38) " "Verilog HDL syntax warning at signal_gen_low.v(38): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 38 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1632853504710 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "signal_gen_low.v(40) " "Verilog HDL syntax warning at signal_gen_low.v(40): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 40 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1632853504711 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "signal_gen_low.v(119) " "Verilog HDL syntax warning at signal_gen_low.v(119): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 119 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1632853504711 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "signal_gen_low.v(120) " "Verilog HDL syntax warning at signal_gen_low.v(120): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 120 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1632853504711 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "signal_gen_low.v(183) " "Verilog HDL syntax warning at signal_gen_low.v(183): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 183 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1632853504711 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "signal_gen_low.v(185) " "Verilog HDL syntax warning at signal_gen_low.v(185): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 185 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1632853504711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/signal_gen_low.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/signal_gen_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_gen_low " "Found entity 1: signal_gen_low" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632853504713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632853504713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/signal_gen_high.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/signal_gen_high.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_gen_high " "Found entity 1: signal_gen_high" {  } { { "../rtl/signal_gen_high.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632853504719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632853504719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/uart_scan_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/uart_scan_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_scan_seg " "Found entity 1: uart_scan_seg" {  } { { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_scan_seg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632853504725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632853504725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/uart_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/uart_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_syn " "Found entity 1: uart_syn" {  } { { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632853504730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632853504730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/uart_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/uart_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sender " "Found entity 1: uart_sender" {  } { { "../rtl/uart_sender.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_sender.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632853504736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632853504736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/uart_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/uart_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "../rtl/uart_receive.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_receive.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632853504741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632853504741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/uart_beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/uart_beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_beep " "Found entity 1: uart_beep" {  } { { "../rtl/uart_beep.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_beep.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632853504746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632853504746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/signal_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/signal_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_sel " "Found entity 1: signal_sel" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632853504752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632853504752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_flag uart_sender.v(38) " "Verilog HDL Implicit Net warning at uart_sender.v(38): created implicit net for \"start_flag\"" {  } { { "../rtl/uart_sender.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_sender.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632853504752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_syn " "Elaborating entity \"uart_syn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1632853505191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive uart_receive:u_uart_receive " "Elaborating entity \"uart_receive\" for hierarchy \"uart_receive:u_uart_receive\"" {  } { { "../rtl/uart_syn.v" "u_uart_receive" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receive.v(83) " "Verilog HDL assignment warning at uart_receive.v(83): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_receive.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_receive.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632853505197 "|uart_syn|uart_receive:u_uart_receive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sender uart_sender:u_uart_sender " "Elaborating entity \"uart_sender\" for hierarchy \"uart_sender:u_uart_sender\"" {  } { { "../rtl/uart_syn.v" "u_uart_sender" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_beep uart_beep:u_uart_beep " "Elaborating entity \"uart_beep\" for hierarchy \"uart_beep:u_uart_beep\"" {  } { { "../rtl/uart_syn.v" "u_uart_beep" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 uart_beep.v(72) " "Verilog HDL assignment warning at uart_beep.v(72): truncated value with size 32 to match size of target (27)" {  } { { "../rtl/uart_beep.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_beep.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632853505214 "|uart_syn|uart_beep:u_uart_beep"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_scan_seg uart_scan_seg:u_uart_scan_seg " "Elaborating entity \"uart_scan_seg\" for hierarchy \"uart_scan_seg:u_uart_scan_seg\"" {  } { { "../rtl/uart_syn.v" "u_uart_scan_seg" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 uart_scan_seg.v(92) " "Verilog HDL assignment warning at uart_scan_seg.v(92): truncated value with size 32 to match size of target (28)" {  } { { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_scan_seg.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632853505229 "|uart_syn|uart_scan_seg:u_uart_scan_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 uart_scan_seg.v(109) " "Verilog HDL assignment warning at uart_scan_seg.v(109): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_scan_seg.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632853505229 "|uart_syn|uart_scan_seg:u_uart_scan_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 23 uart_scan_seg.v(113) " "Verilog HDL assignment warning at uart_scan_seg.v(113): truncated value with size 27 to match size of target (23)" {  } { { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_scan_seg.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632853505229 "|uart_syn|uart_scan_seg:u_uart_scan_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 uart_scan_seg.v(126) " "Verilog HDL assignment warning at uart_scan_seg.v(126): truncated value with size 32 to match size of target (27)" {  } { { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_scan_seg.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632853505230 "|uart_syn|uart_scan_seg:u_uart_scan_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_gen_low signal_gen_low:u_signal_gen_low " "Elaborating entity \"signal_gen_low\" for hierarchy \"signal_gen_low:u_signal_gen_low\"" {  } { { "../rtl/uart_syn.v" "u_signal_gen_low" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_gen_high signal_gen_high:u_signal_gen_high " "Elaborating entity \"signal_gen_high\" for hierarchy \"signal_gen_high:u_signal_gen_high\"" {  } { { "../rtl/uart_syn.v" "u_signal_gen_high" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_sel signal_sel:u_signal_sel " "Elaborating entity \"signal_sel\" for hierarchy \"signal_sel:u_signal_sel\"" {  } { { "../rtl/uart_syn.v" "u_signal_sel" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505255 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "signal_gen_low:u_signal_gen_low\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"signal_gen_low:u_signal_gen_low\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1632853505880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1632853505880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1632853505880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1632853505880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1632853505880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1632853505880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1632853505880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1632853505880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1632853505880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/uart_syn.rom0_signal_gen_low_180544e5.hdl.mif " "Parameter INIT_FILE set to db/uart_syn.rom0_signal_gen_low_180544e5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1632853505880 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1632853505880 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1632853505880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signal_gen_low:u_signal_gen_low\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"signal_gen_low:u_signal_gen_low\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632853505996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signal_gen_low:u_signal_gen_low\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"signal_gen_low:u_signal_gen_low\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/uart_syn.rom0_signal_gen_low_180544e5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/uart_syn.rom0_signal_gen_low_180544e5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632853505996 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1632853505996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_um71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_um71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_um71 " "Found entity 1: altsyncram_um71" {  } { { "db/altsyncram_um71.tdf" "" { Text "C:/Users/Administrator/Desktop/signal_gen/par/db/altsyncram_um71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632853506069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632853506069 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_scan_seg.v" 139 -1 0 } } { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_scan_seg.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1632853506365 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1632853506366 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[0\] signal_sel:u_signal_sel\|data_out_reg\[0\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[0\]~1 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[0\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[0\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[0\]~1\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1632853506366 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[1\] signal_sel:u_signal_sel\|data_out_reg\[1\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[1\]~5 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[1\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[1\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[1\]~5\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1632853506366 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[2\] signal_sel:u_signal_sel\|data_out_reg\[2\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[2\]~9 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[2\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[2\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[2\]~9\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1632853506366 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[3\] signal_sel:u_signal_sel\|data_out_reg\[3\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[3\]~13 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[3\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[3\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[3\]~13\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1632853506366 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[4\] signal_sel:u_signal_sel\|data_out_reg\[4\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[4\]~17 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[4\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[4\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[4\]~17\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1632853506366 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[5\] signal_sel:u_signal_sel\|data_out_reg\[5\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[5\]~21 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[5\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[5\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[5\]~21\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1632853506366 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[6\] signal_sel:u_signal_sel\|data_out_reg\[6\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[6\]~25 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[6\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[6\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[6\]~25\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1632853506366 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[7\] signal_sel:u_signal_sel\|data_out_reg\[7\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[7\]~29 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[7\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[7\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[7\]~29\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1632853506366 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1632853506366 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[7\] VCC " "Pin \"seg_led\[7\]\" is stuck at VCC" {  } { { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632853506613 "|uart_syn|seg_led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1632853506613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1632853506747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1632853507711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1632853507962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632853507962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "521 " "Implemented 521 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1632853508145 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1632853508145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "486 " "Implemented 486 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1632853508145 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1632853508145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1632853508145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632853508519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 02:25:08 2021 " "Processing ended: Wed Sep 29 02:25:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632853508519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632853508519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632853508519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632853508519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632853511225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632853511226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 02:25:10 2021 " "Processing started: Wed Sep 29 02:25:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632853511226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1632853511226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_syn -c uart_syn " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_syn -c uart_syn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1632853511226 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1632853511358 ""}
{ "Info" "0" "" "Project  = uart_syn" {  } {  } 0 0 "Project  = uart_syn" 0 0 "Fitter" 0 0 1632853511358 ""}
{ "Info" "0" "" "Revision = uart_syn" {  } {  } 0 0 "Revision = uart_syn" 0 0 "Fitter" 0 0 1632853511358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1632853511504 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_syn EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"uart_syn\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632853511533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632853511592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632853511592 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1632853511707 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1632853511988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1632853511988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1632853511988 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1632853511988 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 1107 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1632853511991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 1109 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1632853511991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 1111 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1632853511991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 1113 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1632853511991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 1115 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1632853511991 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1632853511991 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1632853511993 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1632853511994 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 27 " "No exact pin location assignment(s) for 8 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_output\[0\] " "Pin signal_output\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { signal_output[0] } } } { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 18 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632853512502 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_output\[1\] " "Pin signal_output\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { signal_output[1] } } } { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 18 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632853512502 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_output\[2\] " "Pin signal_output\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { signal_output[2] } } } { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 18 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632853512502 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_output\[3\] " "Pin signal_output\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { signal_output[3] } } } { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 18 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632853512502 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_output\[4\] " "Pin signal_output\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { signal_output[4] } } } { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 18 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632853512502 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_output\[5\] " "Pin signal_output\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { signal_output[5] } } } { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 18 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632853512502 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_output\[6\] " "Pin signal_output\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { signal_output[6] } } } { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 18 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632853512502 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_output\[7\] " "Pin signal_output\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { signal_output[7] } } } { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 18 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632853512502 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1632853512502 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1632853512848 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_syn.sdc " "Synopsys Design Constraints File file not found: 'uart_syn.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1632853512849 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1632853512849 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1632853512856 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1632853512856 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1632853512857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1632853512896 ""}  } { { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 9 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 1101 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632853512896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1632853512897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_sel:u_signal_sel\|data_out_reg\[0\]~2 " "Destination node signal_sel:u_signal_sel\|data_out_reg\[0\]~2" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_sel:u_signal_sel|data_out_reg[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 354 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1632853512897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_sel:u_signal_sel\|data_out_reg\[1\]~6 " "Destination node signal_sel:u_signal_sel\|data_out_reg\[1\]~6" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_sel:u_signal_sel|data_out_reg[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 358 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1632853512897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_sel:u_signal_sel\|data_out_reg\[2\]~10 " "Destination node signal_sel:u_signal_sel\|data_out_reg\[2\]~10" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_sel:u_signal_sel|data_out_reg[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 362 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1632853512897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_sel:u_signal_sel\|data_out_reg\[3\]~14 " "Destination node signal_sel:u_signal_sel\|data_out_reg\[3\]~14" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_sel:u_signal_sel|data_out_reg[3]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 366 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1632853512897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_sel:u_signal_sel\|data_out_reg\[4\]~18 " "Destination node signal_sel:u_signal_sel\|data_out_reg\[4\]~18" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_sel:u_signal_sel|data_out_reg[4]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 370 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1632853512897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_sel:u_signal_sel\|data_out_reg\[5\]~22 " "Destination node signal_sel:u_signal_sel\|data_out_reg\[5\]~22" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_sel:u_signal_sel|data_out_reg[5]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 374 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1632853512897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_sel:u_signal_sel\|data_out_reg\[6\]~26 " "Destination node signal_sel:u_signal_sel\|data_out_reg\[6\]~26" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_sel:u_signal_sel|data_out_reg[6]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 378 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1632853512897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_sel:u_signal_sel\|data_out_reg\[7\]~30 " "Destination node signal_sel:u_signal_sel\|data_out_reg\[7\]~30" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 64 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_sel:u_signal_sel|data_out_reg[7]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 382 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1632853512897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_beep:u_uart_beep\|beep_en~1 " "Destination node uart_beep:u_uart_beep\|beep_en~1" {  } { { "../rtl/uart_beep.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_beep.v" 15 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_beep:u_uart_beep|beep_en~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 405 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1632853512897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_sender:u_uart_sender\|data_s\[7\]~1 " "Destination node uart_sender:u_uart_sender\|data_s\[7\]~1" {  } { { "../rtl/uart_sender.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_sender.v" 57 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_sender:u_uart_sender|data_s[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 520 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1632853512897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1632853512897 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1632853512897 ""}  } { { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 10 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 0 { 0 ""} 0 1100 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632853512897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1632853513257 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632853513258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632853513258 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632853513260 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632853513261 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1632853513262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1632853513262 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1632853513263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1632853513609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1632853513610 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1632853513610 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1632853513613 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1632853513613 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1632853513613 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632853513614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632853513614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 24 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632853513614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 21 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632853513614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 6 19 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632853513614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632853513614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 23 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632853513614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632853513614 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1632853513614 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1632853513614 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632853513662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1632853514336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632853514493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1632853514504 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1632853515554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632853515554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1632853515948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/Administrator/Desktop/signal_gen/par/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1632853516588 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1632853516588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632853517145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1632853517146 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1632853517146 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1632853517163 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632853517228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632853517460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632853517516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632853517809 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632853518237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/signal_gen/par/output_files/uart_syn.fit.smsg " "Generated suppressed messages file C:/Users/Administrator/Desktop/signal_gen/par/output_files/uart_syn.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1632853518762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5382 " "Peak virtual memory: 5382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632853519587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 02:25:19 2021 " "Processing ended: Wed Sep 29 02:25:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632853519587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632853519587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632853519587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632853519587 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1632853535699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632853535700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 02:25:35 2021 " "Processing started: Wed Sep 29 02:25:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632853535700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1632853535700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart_syn -c uart_syn " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_syn -c uart_syn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1632853535700 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1632853536473 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1632853536503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632853537188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 02:25:37 2021 " "Processing ended: Wed Sep 29 02:25:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632853537188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632853537188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632853537188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1632853537188 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1632853537820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1632853539821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632853539822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 02:25:39 2021 " "Processing started: Wed Sep 29 02:25:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632853539822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632853539822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_syn -c uart_syn " "Command: quartus_sta uart_syn -c uart_syn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632853539822 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1632853539956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1632853540243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1632853540297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1632853540297 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1632853540487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_syn.sdc " "Synopsys Design Constraints File file not found: 'uart_syn.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1632853540569 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1632853540569 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540571 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_rst sys_rst " "create_clock -period 1.000 -name sys_rst sys_rst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540571 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540571 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1632853540663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540664 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1632853540664 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1632853540681 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1632853540717 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1632853540717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.714 " "Worst-case setup slack is -5.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.714             -43.642 sys_rst  " "   -5.714             -43.642 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.770            -740.242 sys_clk  " "   -4.770            -740.242 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853540721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.194 " "Worst-case hold slack is -0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -0.221 sys_clk  " "   -0.194              -0.221 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922               0.000 sys_rst  " "    0.922               0.000 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853540728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.057 " "Worst-case recovery slack is 0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 sys_clk  " "    0.057               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853540734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.095 " "Worst-case removal slack is -0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095             -21.357 sys_clk  " "   -0.095             -21.357 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853540740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -358.620 sys_clk  " "   -3.201            -358.620 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sys_rst  " "   -3.000              -3.000 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853540744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853540744 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1632853540891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1632853540935 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1632853541279 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541415 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1632853541428 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1632853541428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.171 " "Worst-case setup slack is -5.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.171             -39.409 sys_rst  " "   -5.171             -39.409 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.308            -677.412 sys_clk  " "   -4.308            -677.412 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853541434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.192 " "Worst-case hold slack is -0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -0.217 sys_clk  " "   -0.192              -0.217 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 sys_rst  " "    0.836               0.000 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853541442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.128 " "Worst-case recovery slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 sys_clk  " "    0.128               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853541448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.093 " "Worst-case removal slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093             -20.826 sys_clk  " "   -0.093             -20.826 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853541454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -358.620 sys_clk  " "   -3.201            -358.620 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sys_rst  " "   -3.000              -3.000 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853541459 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1632853541563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1632853541755 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1632853541755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.723 " "Worst-case setup slack is -1.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.723             -12.818 sys_rst  " "   -1.723             -12.818 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428            -179.110 sys_clk  " "   -1.428            -179.110 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853541767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.090 " "Worst-case hold slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.804 sys_clk  " "   -0.090              -0.804 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 sys_rst  " "    0.352               0.000 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853541776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.106 " "Worst-case recovery slack is -0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106             -23.873 sys_clk  " "   -0.106             -23.873 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853541783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.058 " "Worst-case removal slack is -0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058             -13.018 sys_clk  " "   -0.058             -13.018 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853541791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -256.492 sys_clk  " "   -3.000            -256.492 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sys_rst  " "   -3.000              -3.000 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632853541798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632853541798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1632853542301 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1632853542301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632853542762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 02:25:42 2021 " "Processing ended: Wed Sep 29 02:25:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632853542762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632853542762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632853542762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632853542762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632853545177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632853545178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 02:25:45 2021 " "Processing started: Wed Sep 29 02:25:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632853545178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632853545178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_syn -c uart_syn " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_syn -c uart_syn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632853545178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_syn_8_1200mv_85c_slow.vo C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/ simulation " "Generated file uart_syn_8_1200mv_85c_slow.vo in folder \"C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1632853545808 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_syn_8_1200mv_0c_slow.vo C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/ simulation " "Generated file uart_syn_8_1200mv_0c_slow.vo in folder \"C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1632853545917 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_syn_min_1200mv_0c_fast.vo C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/ simulation " "Generated file uart_syn_min_1200mv_0c_fast.vo in folder \"C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1632853546023 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_syn.vo C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/ simulation " "Generated file uart_syn.vo in folder \"C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1632853546118 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_syn_8_1200mv_85c_v_slow.sdo C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/ simulation " "Generated file uart_syn_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1632853546189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_syn_8_1200mv_0c_v_slow.sdo C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/ simulation " "Generated file uart_syn_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1632853546266 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_syn_min_1200mv_0c_v_fast.sdo C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/ simulation " "Generated file uart_syn_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1632853546336 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_syn_v.sdo C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/ simulation " "Generated file uart_syn_v.sdo in folder \"C:/Users/Administrator/Desktop/signal_gen/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1632853546408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632853546577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 02:25:46 2021 " "Processing ended: Wed Sep 29 02:25:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632853546577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632853546577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632853546577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632853546577 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632853547188 ""}
