[2025-09-17 12:48:08] START suite=qualcomm_srv trace=srv476_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv476_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2582806 heartbeat IPC: 3.872 cumulative IPC: 3.872 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5000799 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5000799 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5000800 heartbeat IPC: 4.136 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13306205 heartbeat IPC: 1.204 cumulative IPC: 1.204 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 21589276 heartbeat IPC: 1.207 cumulative IPC: 1.206 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29893231 heartbeat IPC: 1.204 cumulative IPC: 1.205 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 38181018 heartbeat IPC: 1.207 cumulative IPC: 1.206 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 46511287 heartbeat IPC: 1.2 cumulative IPC: 1.205 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 54774539 heartbeat IPC: 1.21 cumulative IPC: 1.205 (Simulation time: 00 hr 07 min 59 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv476_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 63182601 heartbeat IPC: 1.189 cumulative IPC: 1.203 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 71595066 heartbeat IPC: 1.189 cumulative IPC: 1.201 (Simulation time: 00 hr 10 min 21 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 80009683 heartbeat IPC: 1.188 cumulative IPC: 1.2 (Simulation time: 00 hr 11 min 31 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 83417118 cumulative IPC: 1.199 (Simulation time: 00 hr 12 min 42 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 83417118 cumulative IPC: 1.199 (Simulation time: 00 hr 12 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv476_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.199 instructions: 100000001 cycles: 83417118
CPU 0 Branch Prediction Accuracy: 92.64% MPKI: 13.07 Average ROB Occupancy at Mispredict: 30.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08591
BRANCH_INDIRECT: 0.3705
BRANCH_CONDITIONAL: 11.24
BRANCH_DIRECT_CALL: 0.4215
BRANCH_INDIRECT_CALL: 0.5448
BRANCH_RETURN: 0.4065


====Backend Stall Breakdown====
ROB_STALL: 31153
LQ_STALL: 0
SQ_STALL: 57271


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 395
REPLAY_LOAD: 313.5
NON_REPLAY_LOAD: 8.700837

== Total ==
ADDR_TRANS: 395
REPLAY_LOAD: 627
NON_REPLAY_LOAD: 30131

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 3463

cpu0->cpu0_STLB TOTAL        ACCESS:    2120206 HIT:    2119462 MISS:        744 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2120206 HIT:    2119462 MISS:        744 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 128.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9471381 HIT:    8722384 MISS:     748997 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7741488 HIT:    7066545 MISS:     674943 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579674 HIT:     521854 MISS:      57820 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1148861 HIT:    1133421 MISS:      15440 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1358 HIT:        564 MISS:        794 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.91 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15853167 HIT:    7730754 MISS:    8122413 MSHR_MERGE:    2010395
cpu0->cpu0_L1I LOAD         ACCESS:   15853167 HIT:    7730754 MISS:    8122413 MSHR_MERGE:    2010395
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30592153 HIT:   26715639 MISS:    3876514 MSHR_MERGE:    1666011
cpu0->cpu0_L1D LOAD         ACCESS:   16711825 HIT:   14592288 MISS:    2119537 MSHR_MERGE:     490067
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13878820 HIT:   12123242 MISS:    1755578 MSHR_MERGE:    1175903
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1508 HIT:        109 MISS:       1399 MSHR_MERGE:         41
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13003463 HIT:   10732546 MISS:    2270917 MSHR_MERGE:    1139627
cpu0->cpu0_ITLB LOAD         ACCESS:   13003463 HIT:   10732546 MISS:    2270917 MSHR_MERGE:    1139627
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.019 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29099561 HIT:   27771133 MISS:    1328428 MSHR_MERGE:     339512
cpu0->cpu0_DTLB LOAD         ACCESS:   29099561 HIT:   27771133 MISS:    1328428 MSHR_MERGE:     339512
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.095 cycles
cpu0->LLC TOTAL        ACCESS:     854196 HIT:     844052 MISS:      10144 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     674943 HIT:     665112 MISS:       9831 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      57820 HIT:      57784 MISS:         36 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     120639 HIT:     120628 MISS:         11 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        794 HIT:        528 MISS:        266 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         78
  ROW_BUFFER_MISS:      10055
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         13
  FULL:          0
Channel 0 REFRESHES ISSUED:       6952

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       547322       514302        78303          711
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           54           40           17
  STLB miss resolved @ L2C                0           42          360          227           33
  STLB miss resolved @ LLC                0           18          242          302           51
  STLB miss resolved @ MEM                0            0          101          124          127

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194681        52929      1561148       102592           18
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            1            7            9
  STLB miss resolved @ L2C                0            0            1            0            0
  STLB miss resolved @ LLC                0            7           15           33            9
  STLB miss resolved @ MEM                0            0            9           26           18
[2025-09-17 13:00:51] END   suite=qualcomm_srv trace=srv476_ap (rc=0)
