Quartus II
Version 9.1 Build 222 10/21/2009 SJ Web Edition
7
3500
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
lpm_decode1
# storage
db|course-project.(1).cnf
db|course-project.(1).cnf
# case_insensitive
# source_file
lpm_decode1.tdf
20bd833e291ebc2e3ac31ef7958465f
7
# used_port {
eq2
-1
3
eq1
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|course-project.(2).cnf
db|course-project.(2).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
LPM_DECODES
4
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_p7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq2
-1
3
eq1
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
decode_p7f
# storage
db|course-project.(3).cnf
db|course-project.(3).cnf
# case_insensitive
# source_file
db|decode_p7f.tdf
1f25a54cf848a519645cb9d38745bac
7
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
}
# macro_sequence

# end
# entity
lpm_decode0
# storage
db|course-project.(4).cnf
db|course-project.(4).cnf
# case_insensitive
# source_file
lpm_decode0.tdf
81b85172664151dac40daa9fa5ddf2c
7
# used_port {
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|course-project.(5).cnf
db|course-project.(5).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
3
PARAMETER_UNKNOWN
USR
LPM_DECODES
8
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
decode_u7f
# storage
db|course-project.(6).cnf
db|course-project.(6).cnf
# case_insensitive
# source_file
db|decode_u7f.tdf
b5bad222622d6d559cbdfde42293dc
7
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst32|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst32|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|course-project.(8).cnf
db|course-project.(8).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
lpm_bustri0
# storage
db|course-project.(9).cnf
db|course-project.(9).cnf
# case_insensitive
# source_file
lpm_bustri0.tdf
4216ff6bcdb4872090bbaa779bb7ccf
7
# used_port {
tridata3
-1
3
tridata2
-1
3
tridata1
-1
3
tridata0
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
enabletr
-1
3
enabledt
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_bustri.inc
e542f5adf6af653bd181242b9785544
}
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|course-project.(10).cnf
db|course-project.(10).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
}
# used_port {
tridata3
-1
3
tridata2
-1
3
tridata1
-1
3
tridata0
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
enabletr
-1
3
enabledt
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|course-project.(12).cnf
db|course-project.(12).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
}
# used_port {
tridata3
-1
3
tridata2
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_decode0
# storage
db|course-project.(13).cnf
db|course-project.(13).cnf
# case_insensitive
# source_file
lpm_decode0.tdf
81b85172664151dac40daa9fa5ddf2c
7
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# macro_sequence

# end
# entity
Registers
# storage
db|course-project.(14).cnf
db|course-project.(14).cnf
# case_insensitive
# source_file
registers.bdf
ccf4b74c7e47df353d50d596ae379dca
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# macro_sequence

# end
# entity
LPM_ROM
# storage
db|course-project.(16).cnf
db|course-project.(16).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_rom.tdf
9c34eff8ece26dc95cb15e19297de8d7
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHAD
12
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
4096
PARAMETER_SIGNED_DEC
USR
LPM_ADDRESS_CONTROL
REGISTERED
PARAMETER_UNKNOWN
USR
LPM_OUTDATA
UNREGISTERED
PARAMETER_UNKNOWN
USR
LPM_FILE
ROM.hex
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
memenab
-1
3
inclock
-1
3
address9
-1
3
address8
-1
3
address7
-1
3
address6
-1
3
address5
-1
3
address4
-1
3
address3
-1
3
address2
-1
3
address11
-1
3
address10
-1
3
address1
-1
3
address0
-1
3
}
# macro_sequence

# end
# entity
altrom
# storage
db|course-project.(17).cnf
db|course-project.(17).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altrom.tdf
d390f2173c26cf4914ee32cdc63040
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH
4
PARAMETER_UNKNOWN
USR
AD_WIDTH
12
PARAMETER_UNKNOWN
USR
NUMWORDS
4096
PARAMETER_UNKNOWN
USR
FILE
ROM.hex
PARAMETER_UNKNOWN
USR
REGISTERINPUTMODE
ADDRESS_CONTROL
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
2048
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clocki
-1
3
address9
-1
3
address8
-1
3
address7
-1
3
address6
-1
3
address5
-1
3
address4
-1
3
address3
-1
3
address2
-1
3
address11
-1
3
address10
-1
3
address1
-1
3
address0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|course-project.(18).cnf
db|course-project.(18).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_UNKNOWN
USR
WIDTHAD_A
12
PARAMETER_UNKNOWN
USR
NUMWORDS_A
4096
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
ROM.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_kuv
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
lpm_constant0
# storage
db|course-project.(20).cnf
db|course-project.(20).cnf
# case_insensitive
# source_file
lpm_constant0.tdf
9d4f29887c1a24c5599890db8aafa453
7
# used_port {
result0
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
lpm_constant
# storage
db|course-project.(21).cnf
db|course-project.(21).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_constant.tdf
eb6dfbf4944a55f9ca719d52154e40e2
7
# user_parameter {
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_CVALUE
1
PARAMETER_UNKNOWN
USR
ENABLE_RUNTIME_MOD
NO
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
lpm_constant_4e6
PARAMETER_UNKNOWN
USR
}
# used_port {
result0
-1
3
}
# hierarchies {
CU:inst2|lpm_constant1:inst8|lpm_constant:lpm_constant_component
CASH:inst|SET:inst11|lpm_constant3:inst9|lpm_constant:lpm_constant_component
CASH:inst|SET:inst10|lpm_constant3:inst9|lpm_constant:lpm_constant_component
}
# macro_sequence

# end
# entity
lpm_counter0
# storage
db|course-project.(22).cnf
db|course-project.(22).cnf
# case_insensitive
# source_file
lpm_counter0.tdf
90ec17fa91a8e6483b875bed856f3f
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
CU:inst2|lpm_counter0:inst
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|course-project.(23).cnf
db|course-project.(23).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
12
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_0ci
PARAMETER_UNKNOWN
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_0ci
# storage
db|course-project.(24).cnf
db|course-project.(24).cnf
# case_insensitive
# source_file
db|cntr_0ci.tdf
b585d1f69239258315f82fefebfb4166
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated
}
# macro_sequence

# end
# entity
LPM_ROM
# storage
db|course-project.(19).cnf
db|course-project.(19).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_rom.tdf
9c34eff8ece26dc95cb15e19297de8d7
7
# user_parameter {
LPM_WIDTH
19
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHAD
12
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
4096
PARAMETER_SIGNED_DEC
USR
LPM_ADDRESS_CONTROL
REGISTERED
PARAMETER_UNKNOWN
USR
LPM_OUTDATA
UNREGISTERED
PARAMETER_UNKNOWN
USR
LPM_FILE
ROM.hex
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
memenab
-1
3
inclock
-1
3
address9
-1
3
address8
-1
3
address7
-1
3
address6
-1
3
address5
-1
3
address4
-1
3
address3
-1
3
address2
-1
3
address11
-1
3
address10
-1
3
address1
-1
3
address0
-1
3
}
# macro_sequence

# end
# entity
altrom
# storage
db|course-project.(25).cnf
db|course-project.(25).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altrom.tdf
d390f2173c26cf4914ee32cdc63040
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH
19
PARAMETER_UNKNOWN
USR
AD_WIDTH
12
PARAMETER_UNKNOWN
USR
NUMWORDS
4096
PARAMETER_UNKNOWN
USR
FILE
ROM.hex
PARAMETER_UNKNOWN
USR
REGISTERINPUTMODE
ADDRESS_CONTROL
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
2048
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
clocki
-1
3
address9
-1
3
address8
-1
3
address7
-1
3
address6
-1
3
address5
-1
3
address4
-1
3
address3
-1
3
address2
-1
3
address11
-1
3
address10
-1
3
address1
-1
3
address0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|course-project.(26).cnf
db|course-project.(26).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
19
PARAMETER_UNKNOWN
USR
WIDTHAD_A
12
PARAMETER_UNKNOWN
USR
NUMWORDS_A
4096
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
ROM.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_a001
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|course-project.(31).cnf
db|course-project.(31).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
7
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_40h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aneb
-1
3
aeb
-1
3
}
# macro_sequence

# end
# entity
cmpr_40h
# storage
db|course-project.(32).cnf
db|course-project.(32).cnf
# case_insensitive
# source_file
db|cmpr_40h.tdf
30bbbe357eef2966392f3dafb48bd5ab
7
# used_port {
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aneb
-1
3
aeb
-1
3
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|course-project.(34).cnf
db|course-project.(34).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|course-project.(36).cnf
db|course-project.(36).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
}
# used_port {
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_counter1
# storage
db|course-project.(37).cnf
db|course-project.(37).cnf
# case_insensitive
# source_file
lpm_counter1.tdf
48eb33cb6e8b568d7dc23e4ac3648fa0
7
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|course-project.(38).cnf
db|course-project.(38).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
12
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_t5i
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_t5i
# storage
db|course-project.(39).cnf
db|course-project.(39).cnf
# case_insensitive
# source_file
db|cntr_t5i.tdf
15e797558a9992540d6cabd7f3286c5
7
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare1
# storage
db|course-project.(40).cnf
db|course-project.(40).cnf
# case_insensitive
# source_file
lpm_compare1.tdf
e10732cceca52ffc96ef8d7ea4f9
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
alb
-1
3
ageb
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|course-project.(41).cnf
db|course-project.(41).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
12
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_g1h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
alb
-1
3
ageb
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
cmpr_g1h
# storage
db|course-project.(42).cnf
db|course-project.(42).cnf
# case_insensitive
# source_file
db|cmpr_g1h.tdf
3191ca20cccc8be2f7636d30b2ab1d68
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
alb
-1
3
ageb
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
}
# macro_sequence

# end
# entity
lpm_bustri1
# storage
db|course-project.(29).cnf
db|course-project.(29).cnf
# case_insensitive
# source_file
lpm_bustri1.tdf
508b59bce85beb64a9f646d7af815bdf
7
# used_port {
tridata9
-1
3
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata15
-1
3
tridata14
-1
3
tridata13
-1
3
tridata12
-1
3
tridata11
-1
3
tridata10
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_bustri.inc
e542f5adf6af653bd181242b9785544
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst12
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst12
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst12
}
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|course-project.(43).cnf
db|course-project.(43).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
}
# used_port {
tridata9
-1
3
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata15
-1
3
tridata14
-1
3
tridata13
-1
3
tridata12
-1
3
tridata11
-1
3
tridata10
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component
MEM:inst4|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component
}
# macro_sequence

# end
# entity
lpm_dff0
# storage
db|course-project.(44).cnf
db|course-project.(44).cnf
# case_insensitive
# source_file
lpm_dff0.tdf
2ebabc1fc1b1316477e4d7c5070bc9
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# include_file {
lpm_ff.inc
5b1f18ec4f969a147b22e8c42bf962ac
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|course-project.(45).cnf
db|course-project.(45).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
lpm_decode2
# storage
db|course-project.(46).cnf
db|course-project.(46).cnf
# case_insensitive
# source_file
lpm_decode2.tdf
6719b7662d81c942391b4afb8cbade9
7
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|course-project.(47).cnf
db|course-project.(47).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
LPM_DECODES
4
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_p7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13|lpm_decode:lpm_decode_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13|lpm_decode:lpm_decode_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13|lpm_decode:lpm_decode_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13|lpm_decode:lpm_decode_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13|lpm_decode:lpm_decode_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13|lpm_decode:lpm_decode_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13|lpm_decode:lpm_decode_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
LPM_ROM
# storage
db|course-project.(11).cnf
db|course-project.(11).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_rom.tdf
9c34eff8ece26dc95cb15e19297de8d7
7
# user_parameter {
LPM_WIDTH
18
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHAD
12
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
4096
PARAMETER_SIGNED_DEC
USR
LPM_ADDRESS_CONTROL
REGISTERED
PARAMETER_UNKNOWN
USR
LPM_OUTDATA
UNREGISTERED
PARAMETER_UNKNOWN
USR
LPM_FILE
ROM.hex
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
memenab
-1
3
inclock
-1
3
address9
-1
3
address8
-1
3
address7
-1
3
address6
-1
3
address5
-1
3
address4
-1
3
address3
-1
3
address2
-1
3
address11
-1
3
address10
-1
3
address1
-1
3
address0
-1
3
}
# hierarchies {
CU:inst2|lpm_rom:inst1
}
# macro_sequence

# end
# entity
altrom
# storage
db|course-project.(15).cnf
db|course-project.(15).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altrom.tdf
d390f2173c26cf4914ee32cdc63040
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH
18
PARAMETER_UNKNOWN
USR
AD_WIDTH
12
PARAMETER_UNKNOWN
USR
NUMWORDS
4096
PARAMETER_UNKNOWN
USR
FILE
ROM.hex
PARAMETER_UNKNOWN
USR
REGISTERINPUTMODE
ADDRESS_CONTROL
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
2048
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
clocki
-1
3
address9
-1
3
address8
-1
3
address7
-1
3
address6
-1
3
address5
-1
3
address4
-1
3
address3
-1
3
address2
-1
3
address11
-1
3
address10
-1
3
address1
-1
3
address0
-1
3
}
# hierarchies {
CU:inst2|lpm_rom:inst1|altrom:srom
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|course-project.(27).cnf
db|course-project.(27).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
18
PARAMETER_UNKNOWN
USR
WIDTHAD_A
12
PARAMETER_UNKNOWN
USR
NUMWORDS_A
4096
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
ROM.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_9001
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|course-project.(50).cnf
db|course-project.(50).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
LPM_DECODES
16
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
decode_e9f
# storage
db|course-project.(51).cnf
db|course-project.(51).cnf
# case_insensitive
# source_file
db|decode_e9f.tdf
bed94a1668438da690492b9e30eb1f79
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CU:inst2|lpm_decode4:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|course-project.(53).cnf
db|course-project.(53).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
1
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_jpj
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cntr_jpj
# storage
db|course-project.(54).cnf
db|course-project.(54).cnf
# case_insensitive
# source_file
db|cntr_jpj.tdf
66745a124d582d57a5f1e4673b2170b9
7
# used_port {
sset
-1
3
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
lpm_decode4
# storage
db|course-project.(55).cnf
db|course-project.(55).cnf
# case_insensitive
# source_file
lpm_decode4.tdf
7db2838f562b214d77a87ed87d787980
7
# used_port {
eq1
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|course-project.(56).cnf
db|course-project.(56).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
LPM_DECODES
16
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CU:inst2|lpm_decode4:inst2|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
lpm_constant1
# storage
db|course-project.(57).cnf
db|course-project.(57).cnf
# case_insensitive
# source_file
lpm_constant1.tdf
93f595305113f1c39a7260caba46f5b
7
# used_port {
result0
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# hierarchies {
CU:inst2|lpm_constant1:inst8
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|course-project.(52).cnf
db|course-project.(52).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
LPM_DECODES
16
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|course-project.(59).cnf
db|course-project.(59).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
1
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_aek
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cntr_aek
# storage
db|course-project.(60).cnf
db|course-project.(60).cnf
# case_insensitive
# source_file
db|cntr_aek.tdf
a53c1769d25ed791e46d8bcf6f8a5e8
7
# used_port {
sset
-1
3
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
lpm_decode5
# storage
db|course-project.(30).cnf
db|course-project.(30).cnf
# case_insensitive
# source_file
lpm_decode5.tdf
f9c8723fabc954366dbb295ee5a7539
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|course-project.(33).cnf
db|course-project.(33).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
LPM_DECODES
16
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_decode5
# storage
db|course-project.(35).cnf
db|course-project.(35).cnf
# case_insensitive
# source_file
lpm_decode5.tdf
f9c8723fabc954366dbb295ee5a7539
7
# used_port {
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# macro_sequence

# end
# entity
lpm_counter3
# storage
db|course-project.(48).cnf
db|course-project.(48).cnf
# case_insensitive
# source_file
lpm_counter3.tdf
1f923af76ff82ca41d3df9a2bf5372b1
7
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|course-project.(49).cnf
db|course-project.(49).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_5pi
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cntr_5pi
# storage
db|course-project.(58).cnf
db|course-project.(58).cnf
# case_insensitive
# source_file
db|cntr_5pi.tdf
346f23d2f9ca9a02bad81daae97cf81
7
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
lpm_compare0
# storage
db|course-project.(64).cnf
db|course-project.(64).cnf
# case_insensitive
# source_file
lpm_compare0.tdf
6c5e71f08edc22faca987ec347e24945
7
# used_port {
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aneb
-1
3
aeb
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|course-project.(65).cnf
db|course-project.(65).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
9
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_60h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aneb
-1
3
aeb
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
cmpr_60h
# storage
db|course-project.(66).cnf
db|course-project.(66).cnf
# case_insensitive
# source_file
db|cmpr_60h.tdf
8138dde679ad40204cc5a25c4339bf
7
# used_port {
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aneb
-1
3
aeb
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
}
# macro_sequence

# end
# entity
lpm_dff1
# storage
db|course-project.(67).cnf
db|course-project.(67).cnf
# case_insensitive
# source_file
lpm_dff1.tdf
dd1337f229ef145b5b2a9aa428caf1c1
7
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# include_file {
lpm_ff.inc
5b1f18ec4f969a147b22e8c42bf962ac
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|course-project.(68).cnf
db|course-project.(68).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
lpm_bustri2
# storage
db|course-project.(69).cnf
db|course-project.(69).cnf
# case_insensitive
# source_file
lpm_bustri2.tdf
dff8bf279a8e5b3b5365baa4c43a1478
7
# used_port {
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_bustri.inc
e542f5adf6af653bd181242b9785544
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst3
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst6
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst3
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst6
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst3
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst6
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst3
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst6
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst3
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst6
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst3
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst6
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst3
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst6
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst3
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst6
}
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|course-project.(70).cnf
db|course-project.(70).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_UNKNOWN
USR
}
# used_port {
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component
}
# macro_sequence

# end
# entity
lpm_decode6
# storage
db|course-project.(71).cnf
db|course-project.(71).cnf
# case_insensitive
# source_file
lpm_decode6.tdf
b8783dea4534cfbccdf5cd784fabf8cc
7
# used_port {
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|course-project.(72).cnf
db|course-project.(72).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
3
PARAMETER_UNKNOWN
USR
LPM_DECODES
8
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst32|lpm_decode:lpm_decode_component
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst32|lpm_decode:lpm_decode_component
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|course-project.(74).cnf
db|course-project.(74).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
3
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_4pi
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_4pi
# storage
db|course-project.(75).cnf
db|course-project.(75).cnf
# case_insensitive
# source_file
db|cntr_4pi.tdf
65342c406f946fbb374bcab2981e5c54
7
# used_port {
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
}
# macro_sequence

# end
# entity
lpm_decode4
# storage
db|course-project.(77).cnf
db|course-project.(77).cnf
# case_insensitive
# source_file
lpm_decode4.tdf
7db2838f562b214d77a87ed87d787980
7
# used_port {
eq2
-1
3
eq1
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
CU:inst2|lpm_decode4:inst2
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|course-project.(80).cnf
db|course-project.(80).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
12
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_dbj
PARAMETER_UNKNOWN
USR
}
# used_port {
sload
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_dbj
# storage
db|course-project.(81).cnf
db|course-project.(81).cnf
# case_insensitive
# source_file
db|cntr_dbj.tdf
51f4dfc798139a0206eb52a1c215a57
7
# used_port {
sload
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated
}
# macro_sequence

# end
# entity
lpm_bustri3
# storage
db|course-project.(82).cnf
db|course-project.(82).cnf
# case_insensitive
# source_file
lpm_bustri3.tdf
f7ede780276a52585613ff88c3e298c
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
enabletr
-1
3
enabledt
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_bustri.inc
e542f5adf6af653bd181242b9785544
}
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|course-project.(83).cnf
db|course-project.(83).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
}
# used_port {
tridata9
-1
3
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata15
-1
3
tridata14
-1
3
tridata13
-1
3
tridata12
-1
3
tridata11
-1
3
tridata10
-1
3
tridata1
-1
3
tridata0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
enabletr
-1
3
enabledt
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
LPM_RAM_IO
# storage
db|course-project.(84).cnf
db|course-project.(84).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_ram_io.tdf
d7f72a796fad5271787fa88fe2d677
7
# user_parameter {
LPM_WIDTH
16
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHAD
12
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
4096
PARAMETER_SIGNED_DEC
USR
LPM_INDATA
REGISTERED
PARAMETER_UNKNOWN
USR
LPM_ADDRESS_CONTROL
REGISTERED
PARAMETER_UNKNOWN
USR
LPM_OUTDATA
UNREGISTERED
PARAMETER_UNKNOWN
USR
LPM_FILE
RAM.hex
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
we
-1
3
outenab
-1
3
memenab
-1
3
inclock
-1
3
dio9
-1
3
dio8
-1
3
dio7
-1
3
dio6
-1
3
dio5
-1
3
dio4
-1
3
dio3
-1
3
dio2
-1
3
dio15
-1
3
dio14
-1
3
dio13
-1
3
dio12
-1
3
dio11
-1
3
dio10
-1
3
dio1
-1
3
dio0
-1
3
address9
-1
3
address8
-1
3
address7
-1
3
address6
-1
3
address5
-1
3
address4
-1
3
address3
-1
3
address2
-1
3
address11
-1
3
address10
-1
3
address1
-1
3
address0
-1
3
}
# hierarchies {
MEM:inst4|lpm_ram_io:inst3
}
# macro_sequence

# end
# entity
altram
# storage
db|course-project.(85).cnf
db|course-project.(85).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altram.tdf
8c5251fa258c65dcfad9421fd3c36d85
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH
16
PARAMETER_UNKNOWN
USR
AD_WIDTH
12
PARAMETER_UNKNOWN
USR
NUMWORDS
4096
PARAMETER_UNKNOWN
USR
FILE
RAM.hex
PARAMETER_UNKNOWN
USR
REGISTERINPUTMODE
ALL
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
2048
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_RAM_BENCHMARKING_MODE
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
we
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clocki
-1
3
address9
-1
3
address8
-1
3
address7
-1
3
address6
-1
3
address5
-1
3
address4
-1
3
address3
-1
3
address2
-1
3
address11
-1
3
address10
-1
3
address1
-1
3
address0
-1
3
}
# hierarchies {
MEM:inst4|lpm_ram_io:inst3|altram:sram
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|course-project.(86).cnf
db|course-project.(86).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_UNKNOWN
USR
WIDTHAD_A
12
PARAMETER_UNKNOWN
USR
NUMWORDS_A
4096
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
RAM.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_hi91
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
MEM:inst4|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block
}
# macro_sequence

# end
# entity
lpm_bustri3
# storage
db|course-project.(88).cnf
db|course-project.(88).cnf
# case_insensitive
# source_file
lpm_bustri3.tdf
f7ede780276a52585613ff88c3e298c
7
# used_port {
tridata9
-1
3
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata15
-1
3
tridata14
-1
3
tridata13
-1
3
tridata12
-1
3
tridata11
-1
3
tridata10
-1
3
tridata1
-1
3
tridata0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
enabletr
-1
3
enabledt
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_bustri.inc
e542f5adf6af653bd181242b9785544
}
# macro_sequence

# end
# entity
lpm_bustri4
# storage
db|course-project.(89).cnf
db|course-project.(89).cnf
# case_insensitive
# source_file
lpm_bustri4.tdf
b199829ca442749a3b6d8285224068
7
# used_port {
tridata9
-1
3
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata15
-1
3
tridata14
-1
3
tridata13
-1
3
tridata12
-1
3
tridata11
-1
3
tridata10
-1
3
tridata1
-1
3
tridata0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
enabletr
-1
3
enabledt
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_bustri.inc
e542f5adf6af653bd181242b9785544
}
# macro_sequence

# end
# entity
lpm_bustri5
# storage
db|course-project.(90).cnf
db|course-project.(90).cnf
# case_insensitive
# source_file
lpm_bustri5.tdf
fc81edd3195c145e99d7eea48c2150
7
# used_port {
tridata9
-1
3
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata15
-1
3
tridata14
-1
3
tridata13
-1
3
tridata12
-1
3
tridata11
-1
3
tridata10
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_bustri.inc
e542f5adf6af653bd181242b9785544
}
# hierarchies {
MEM:inst4|lpm_bustri5:inst12
MEM:inst4|lpm_bustri5:inst13
}
# macro_sequence

# end
# entity
lpm_counter10
# storage
db|course-project.(76).cnf
db|course-project.(76).cnf
# case_insensitive
# source_file
lpm_counter10.tdf
fd5af28abee7a72dd78135517d5c6fd
7
# used_port {
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# macro_sequence

# end
# entity
lpm_counter10
# storage
db|course-project.(92).cnf
db|course-project.(92).cnf
# case_insensitive
# source_file
lpm_counter10.tdf
fd5af28abee7a72dd78135517d5c6fd
7
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# macro_sequence

# end
# entity
lpm_counter12
# storage
db|course-project.(91).cnf
db|course-project.(91).cnf
# case_insensitive
# source_file
lpm_counter12.tdf
a9c56ed4526d821bebc255465e5ac46
7
# used_port {
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst38
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst39
}
# macro_sequence

# end
# entity
lpm_decode8
# storage
db|course-project.(93).cnf
db|course-project.(93).cnf
# case_insensitive
# source_file
lpm_decode8.tdf
5480dae8e58b95f6e81355f76a194396
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|course-project.(87).cnf
db|course-project.(87).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
12
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_raj
PARAMETER_UNKNOWN
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
cnt_en
-1
3
clock
-1
3
aload
-1
3
}
# macro_sequence

# end
# entity
cntr_raj
# storage
db|course-project.(94).cnf
db|course-project.(94).cnf
# case_insensitive
# source_file
db|cntr_raj.tdf
ddf4115fa45683c64afaee8c5f5fa
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
cnt_en
-1
3
clock
-1
3
aload
-1
3
}
# macro_sequence

# end
# entity
lpm_decode7
# storage
db|course-project.(73).cnf
db|course-project.(73).cnf
# case_insensitive
# source_file
lpm_decode7.tdf
d26f6531e15a8e42e243b5035e0807e
7
# used_port {
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst32
CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst33
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst32
CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst33
}
# macro_sequence

# end
# entity
lpm_counter2
# storage
db|course-project.(98).cnf
db|course-project.(98).cnf
# case_insensitive
# source_file
lpm_counter2.tdf
17d4ff6080418f63d55dbe895d1016
7
# used_port {
sload
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
MEM:inst4|lpm_counter2:inst
}
# macro_sequence

# end
# entity
lpm_bustri6
# storage
db|course-project.(99).cnf
db|course-project.(99).cnf
# case_insensitive
# source_file
lpm_bustri6.tdf
3a26af7c8859ad1c1e65cea136666d0
7
# used_port {
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_bustri.inc
e542f5adf6af653bd181242b9785544
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst6
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst5
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst8
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst6
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst8
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst6
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst8
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst5
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst8
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst6
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst5
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst8
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst6
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst8
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst6
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst8
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst5
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst8
}
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|course-project.(100).cnf
db|course-project.(100).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
}
# used_port {
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|course-project.(102).cnf
db|course-project.(102).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_fai
PARAMETER_UNKNOWN
USR
}
# used_port {
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cntr_fai
# storage
db|course-project.(103).cnf
db|course-project.(103).cnf
# case_insensitive
# source_file
db|cntr_fai.tdf
a09e879ee5b34bc5bc9ac6e3c34318f
7
# used_port {
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
CELL
# storage
db|course-project.(96).cnf
db|course-project.(96).cnf
# case_insensitive
# source_file
cell.bdf
2a74585c173fbbd2c75afffbea5b633b
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst
}
# macro_sequence

# end
# entity
lpm_counter13
# storage
db|course-project.(95).cnf
db|course-project.(95).cnf
# case_insensitive
# source_file
lpm_counter13.tdf
8032b53648db73916e429fd9c9a9663b
7
# used_port {
sclr
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|course-project.(97).cnf
db|course-project.(97).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_3pi
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4|lpm_counter:lpm_counter_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9|lpm_counter:lpm_counter_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9|lpm_counter:lpm_counter_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4|lpm_counter:lpm_counter_component
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4|lpm_counter:lpm_counter_component
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_3pi
# storage
db|course-project.(101).cnf
db|course-project.(101).cnf
# case_insensitive
# source_file
db|cntr_3pi.tdf
4094afc2a995c5548a1bd75686bb5ab8
7
# used_port {
sclr
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
}
# macro_sequence

# end
# entity
altsyncram_hi91
# storage
db|course-project.(105).cnf
db|course-project.(105).cnf
# case_insensitive
# source_file
db|altsyncram_hi91.tdf
5dc7afd5ef2827dfd01bfdb99e1badec
7
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
ram.hex
e36fb9be1232cc384fb48748c4dd26c
}
# hierarchies {
MEM:inst4|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated
}
# macro_sequence

# end
# entity
DATA_MEM
# storage
db|course-project.(78).cnf
db|course-project.(78).cnf
# case_insensitive
# source_file
data_mem.bdf
b22a85155ec3f2fd9fb5cad71877dce2
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3
CASH:inst|SET:inst10|DATA_MEM:inst3
}
# macro_sequence

# end
# entity
MEM
# storage
db|course-project.(104).cnf
db|course-project.(104).cnf
# case_insensitive
# source_file
mem.bdf
e3cb9010217d107f92a78a2ea668eb40
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
MEM:inst4
}
# macro_sequence

# end
# entity
lpm_decode9
# storage
db|course-project.(79).cnf
db|course-project.(79).cnf
# case_insensitive
# source_file
lpm_decode9.tdf
819f30d806e2288aac2358d973ec6ae
7
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|course-project.(106).cnf
db|course-project.(106).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
3
PARAMETER_UNKNOWN
USR
LPM_DECODES
8
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
ROW
# storage
db|course-project.(107).cnf
db|course-project.(107).cnf
# case_insensitive
# source_file
row.bdf
8c785f37389c8c482ffb776c78cf16
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8
CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8
CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst
}
# macro_sequence

# end
# entity
course-project
# storage
db|course-project.(0).cnf
db|course-project.(0).cnf
# case_insensitive
# source_file
course-project.bdf
cc8bc79ce93faa547e3a663db2e8021
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
CU
# storage
db|course-project.(7).cnf
db|course-project.(7).cnf
# case_insensitive
# source_file
cu.bdf
d8b82b77e94543ac31edd46b861ab1e
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CU:inst2
}
# macro_sequence

# end
# entity
altsyncram_9001
# storage
db|course-project.(28).cnf
db|course-project.(28).cnf
# case_insensitive
# source_file
db|altsyncram_9001.tdf
9cc0e1ecd42e95b48429e413cfd98b8
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
rom.hex
69adf49e679669ce9adb2374dea93e5
}
# hierarchies {
CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated
}
# macro_sequence

# end
# entity
CASH
# storage
db|course-project.(61).cnf
db|course-project.(61).cnf
# case_insensitive
# source_file
cash.bdf
c9bbd4aafaac5a7cb6625fcd3675ace
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CASH:inst
}
# macro_sequence

# end
# entity
SET
# storage
db|course-project.(62).cnf
db|course-project.(62).cnf
# case_insensitive
# source_file
set.bdf
dd26f26159a873a4f692fbdbbe765115
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CASH:inst|SET:inst11
CASH:inst|SET:inst10
}
# macro_sequence

# end
# entity
TAG_MEM
# storage
db|course-project.(63).cnf
db|course-project.(63).cnf
# case_insensitive
# source_file
tag_mem.bdf
c883a1dbe7f7739a66372cef30c46
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst
CASH:inst|SET:inst10|TAG_MEM:inst
}
# macro_sequence

# end
# entity
TAG
# storage
db|course-project.(108).cnf
db|course-project.(108).cnf
# case_insensitive
# source_file
tag.bdf
6072a8ede498b5a5edc5dc136b3662e
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4
CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4
CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2
}
# macro_sequence

# end
# entity
lpm_bustri7
# storage
db|course-project.(109).cnf
db|course-project.(109).cnf
# case_insensitive
# source_file
lpm_bustri7.tdf
f198d7d17f2cb66871c51ed234e1557
7
# used_port {
tridata9
-1
3
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata11
-1
3
tridata10
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_bustri.inc
e542f5adf6af653bd181242b9785544
}
# hierarchies {
CASH:inst|SET:inst11|lpm_bustri7:inst5
CASH:inst|SET:inst11|lpm_bustri7:inst4
CASH:inst|SET:inst10|lpm_bustri7:inst5
CASH:inst|SET:inst10|lpm_bustri7:inst4
}
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|course-project.(110).cnf
db|course-project.(110).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_UNKNOWN
USR
}
# used_port {
tridata9
-1
3
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata11
-1
3
tridata10
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CASH:inst|SET:inst11|lpm_bustri7:inst5|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst11|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|lpm_bustri7:inst5|lpm_bustri:lpm_bustri_component
CASH:inst|SET:inst10|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component
}
# macro_sequence

# end
# entity
lpm_bustri8
# storage
db|course-project.(111).cnf
db|course-project.(111).cnf
# case_insensitive
# source_file
lpm_bustri8.tdf
1295c08680dff1644bd3a8e0abf489d4
7
# used_port {
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_bustri.inc
e542f5adf6af653bd181242b9785544
}
# hierarchies {
CASH:inst|SET:inst11|lpm_bustri8:inst8
CASH:inst|SET:inst10|lpm_bustri8:inst8
}
# macro_sequence

# end
# entity
lpm_constant3
# storage
db|course-project.(112).cnf
db|course-project.(112).cnf
# case_insensitive
# source_file
lpm_constant3.tdf
65c4b4138c826ef9451ff4983d2f7a57
7
# used_port {
result0
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# hierarchies {
CASH:inst|SET:inst11|lpm_constant3:inst9
CASH:inst|SET:inst10|lpm_constant3:inst9
}
# macro_sequence

# end
# entity
lpm_decode10
# storage
db|course-project.(113).cnf
db|course-project.(113).cnf
# case_insensitive
# source_file
lpm_decode10.tdf
7e1eb412989af2fca8761c3f39d7e27a
7
# used_port {
eq1
-1
3
eq0
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
CASH:inst|lpm_decode10:inst
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|course-project.(114).cnf
db|course-project.(114).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_DECODES
2
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_m7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq1
-1
3
eq0
-1
3
data0
-1
3
}
# hierarchies {
CASH:inst|lpm_decode10:inst|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
decode_m7f
# storage
db|course-project.(115).cnf
db|course-project.(115).cnf
# case_insensitive
# source_file
db|decode_m7f.tdf
2ebea420978a12da9c33ae3ebc9ac08
7
# used_port {
eq1
-1
3
eq0
-1
3
data0
-1
3
}
# hierarchies {
CASH:inst|lpm_decode10:inst|lpm_decode:lpm_decode_component|decode_m7f:auto_generated
}
# macro_sequence

# end
# complete
