Timing Analyzer report for toolflow
Sun Dec  8 17:22:12 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'iCLK'
 23. Slow 1200mV 0C Model Hold: 'iCLK'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'iCLK'
 31. Fast 1200mV 0C Model Hold: 'iCLK'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.9%      ;
;     Processor 3            ;  12.2%      ;
;     Processor 4            ;  10.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Sun Dec  8 17:22:10 2024 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 50.39 MHz ; 50.39 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 0.153 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.300 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.622 ; 0.000                             ;
+-------+-------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.153 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.165     ; 19.680     ;
; 0.179 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 19.703     ;
; 0.179 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 19.703     ;
; 0.277 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 19.590     ;
; 0.303 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 19.613     ;
; 0.303 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 19.613     ;
; 0.463 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateUpper:28:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.157     ; 19.378     ;
; 0.470 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 19.397     ;
; 0.476 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.158     ; 19.364     ;
; 0.489 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 19.378     ;
; 0.496 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 19.420     ;
; 0.496 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 19.420     ;
; 0.498 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:20:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.284      ; 19.784     ;
; 0.515 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 19.401     ;
; 0.515 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 19.401     ;
; 0.562 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.130     ; 19.306     ;
; 0.583 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.135     ; 19.280     ;
; 0.587 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:28:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 19.288     ;
; 0.588 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 19.329     ;
; 0.588 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 19.329     ;
; 0.600 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.124     ; 19.274     ;
; 0.622 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:20:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.694     ;
; 0.630 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:15:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.284      ; 19.652     ;
; 0.644 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.157     ; 19.197     ;
; 0.684 ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.130     ; 19.184     ;
; 0.690 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.284      ; 19.592     ;
; 0.705 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.124     ; 19.169     ;
; 0.707 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 19.190     ;
; 0.707 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; 0.284      ; 19.575     ;
; 0.710 ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 19.207     ;
; 0.710 ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 19.207     ;
; 0.754 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:15:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.562     ;
; 0.768 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 19.107     ;
; 0.780 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:28:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 19.095     ;
; 0.793 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.124     ; 19.081     ;
; 0.798 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; 0.284      ; 19.484     ;
; 0.799 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateUpper:28:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 19.076     ;
; 0.799 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; 0.284      ; 19.483     ;
; 0.812 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.124     ; 19.062     ;
; 0.814 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.502     ;
; 0.815 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:20:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.501     ;
; 0.829 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 19.079     ;
; 0.831 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.485     ;
; 0.834 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:20:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.482     ;
; 0.872 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateUpper:28:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 19.004     ;
; 0.885 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 18.990     ;
; 0.900 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 18.997     ;
; 0.907 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:20:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 19.410     ;
; 0.919 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 18.978     ;
; 0.922 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.394     ;
; 0.922 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 18.958     ;
; 0.923 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.393     ;
; 0.924 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateUpper:31:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 19.331     ;
; 0.924 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 18.956     ;
; 0.942 ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.130     ; 18.926     ;
; 0.947 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:15:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.369     ;
; 0.961 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 18.914     ;
; 0.966 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:15:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.350     ;
; 0.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.335     ; 8.697      ;
; 0.968 ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 18.949     ;
; 0.968 ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 18.949     ;
; 0.977 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.129     ; 18.892     ;
; 0.978 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateUpper:26:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.129     ; 18.891     ;
; 0.978 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|pc_dffg:DFFGI|s_Q                                              ; iCLK         ; iCLK        ; 20.000       ; -0.129     ; 18.891     ;
; 0.979 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateUpper:23:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.129     ; 18.890     ;
; 0.980 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 18.895     ;
; 0.980 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.129     ; 18.889     ;
; 0.992 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 18.906     ;
; 0.994 ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateUpper:28:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.882     ;
; 0.995 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:19:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.136     ; 18.867     ;
; 1.007 ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 18.868     ;
; 1.007 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.309     ;
; 1.012 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:13:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.135     ; 18.851     ;
; 1.015 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:14:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.135     ; 18.848     ;
; 1.020 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.366     ; 8.612      ;
; 1.022 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 18.886     ;
; 1.024 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.292     ;
; 1.026 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.290     ;
; 1.029 ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:20:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 19.288     ;
; 1.039 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:15:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 19.278     ;
; 1.040 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.128     ; 18.830     ;
; 1.041 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 18.867     ;
; 1.043 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.273     ;
; 1.046 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 18.868     ;
; 1.048 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:31:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 19.241     ;
; 1.048 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 18.866     ;
; 1.053 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.823     ;
; 1.058 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:12:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.134     ; 18.806     ;
; 1.087 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.165     ; 18.746     ;
; 1.090 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; 0.258      ; 19.166     ;
; 1.091 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; 0.258      ; 19.165     ;
; 1.099 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 19.218     ;
; 1.101 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 18.802     ;
; 1.102 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:26:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 18.801     ;
; 1.102 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|pc_dffg:DFFGI|s_Q                                              ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 18.801     ;
; 1.103 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:23:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 18.800     ;
; 1.104 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 18.799     ;
; 1.113 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 18.769     ;
; 1.113 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 18.769     ;
; 1.114 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                            ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 18.795     ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.444      ; 0.966      ;
; 0.343 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.007      ;
; 0.347 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.011      ;
; 0.349 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.013      ;
; 0.349 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.014      ;
; 0.353 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.461      ; 1.036      ;
; 0.355 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.019      ;
; 0.363 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.021      ;
; 0.367 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.031      ;
; 0.370 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.034      ;
; 0.376 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 1.063      ;
; 0.378 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.042      ;
; 0.383 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.041      ;
; 0.384 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.047      ;
; 0.386 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.051      ;
; 0.401 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.066      ;
; 0.408 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.083      ;
; 0.410 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.068      ;
; 0.428 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q         ; EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.695      ;
; 0.431 ; EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.698      ;
; 0.442 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.413      ; 1.077      ;
; 0.447 ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.715      ;
; 0.470 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.736      ;
; 0.503 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 1.197      ;
; 0.510 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.776      ;
; 0.552 ; pc_reg:pcreg|dffg:\generateUpper:26:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.821      ;
; 0.558 ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.826      ;
; 0.558 ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.825      ;
; 0.558 ; pc_reg:pcreg|dffg:\generateLower:13:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.825      ;
; 0.558 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.222      ;
; 0.565 ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.832      ;
; 0.575 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.840      ;
; 0.579 ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.846      ;
; 0.580 ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.847      ;
; 0.581 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.848      ;
; 0.583 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.850      ;
; 0.599 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q         ; EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.865      ;
; 0.600 ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.602 ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.867      ;
; 0.605 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 0.874      ;
; 0.607 ; pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.872      ;
; 0.611 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.480      ; 1.313      ;
; 0.624 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.444      ; 1.290      ;
; 0.624 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 1.249      ;
; 0.626 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.480      ; 1.328      ;
; 0.632 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.417      ; 1.271      ;
; 0.632 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.899      ;
; 0.634 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.900      ;
; 0.635 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.902      ;
; 0.638 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.905      ;
; 0.639 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateLower:14:DFFGIL|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.906      ;
; 0.640 ; pc_reg:pcreg|dffg:\generateLower:14:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateLower:10:DFFGIL|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.519      ; 1.345      ;
; 0.641 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.909      ;
; 0.642 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.424      ; 1.288      ;
; 0.646 ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.912      ;
; 0.650 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.935      ;
; 0.652 ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.919      ;
; 0.655 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 1.347      ;
; 0.660 ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.482      ; 1.329      ;
; 0.661 ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.928      ;
; 0.665 ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.933      ;
; 0.666 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.933      ;
; 0.666 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.933      ;
; 0.668 ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.933      ;
; 0.669 ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.936      ;
; 0.670 ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.937      ;
; 0.674 ; pc_reg:pcreg|dffg:\generateLower:13:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.941      ;
; 0.677 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 1.326      ;
; 0.683 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.424      ; 1.329      ;
; 0.685 ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.953      ;
; 0.686 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.351      ;
; 0.687 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.348      ;
; 0.694 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.382      ;
; 0.695 ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q        ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.962      ;
; 0.698 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.430      ; 1.350      ;
; 0.704 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.478      ; 1.404      ;
; 0.713 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.511      ; 1.410      ;
; 0.717 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.478      ; 1.417      ;
; 0.718 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 1.337      ;
; 0.732 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.999      ;
; 0.733 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.417      ; 1.372      ;
; 0.735 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 1.348      ;
; 0.742 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.430      ;
; 0.746 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.423      ; 1.391      ;
; 0.748 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.013      ;
; 0.749 ; pc_reg:pcreg|dffg:\generateLower:12:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.015      ;
; 0.770 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q         ; pc_reg:pcreg|dffg:\generateUpper:31:DFFGIU|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.496      ; 1.452      ;
; 0.776 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.043      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 54.69 MHz ; 54.69 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 1.699 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.298 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.639 ; 0.000                            ;
+-------+-------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.699 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.314     ; 7.986      ;
; 1.715 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.177     ; 18.107     ;
; 1.730 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.133     ; 18.136     ;
; 1.730 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                           ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.133     ; 18.136     ;
; 1.752 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.340     ; 7.907      ;
; 1.849 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 18.033     ;
; 1.864 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 18.062     ;
; 1.864 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 18.062     ;
; 1.898 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.322     ; 7.779      ;
; 1.907 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.063      ; 8.155      ;
; 1.907 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.063      ; 8.155      ;
; 1.907 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.063      ; 8.155      ;
; 1.907 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.063      ; 8.155      ;
; 1.907 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.063      ; 8.155      ;
; 1.907 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.063      ; 8.155      ;
; 1.907 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.063      ; 8.155      ;
; 1.912 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.317     ; 7.770      ;
; 1.935 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.007     ; 8.057      ;
; 1.935 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.007     ; 8.057      ;
; 1.935 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.007     ; 8.057      ;
; 1.935 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.007     ; 8.057      ;
; 1.935 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.007     ; 8.057      ;
; 1.935 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.007     ; 8.057      ;
; 1.935 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.007     ; 8.057      ;
; 1.935 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.007     ; 8.057      ;
; 1.938 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.037      ; 8.098      ;
; 1.938 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.037      ; 8.098      ;
; 1.938 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.037      ; 8.098      ;
; 1.938 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.037      ; 8.098      ;
; 1.938 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.037      ; 8.098      ;
; 1.938 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.037      ; 8.098      ;
; 1.938 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.037      ; 8.098      ;
; 1.943 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.082      ; 8.138      ;
; 1.943 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.082      ; 8.138      ;
; 1.943 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.082      ; 8.138      ;
; 1.943 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.082      ; 8.138      ;
; 1.943 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.082      ; 8.138      ;
; 1.943 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.343     ; 7.713      ;
; 1.944 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.001      ; 8.056      ;
; 1.944 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.001      ; 8.056      ;
; 1.944 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.001      ; 8.056      ;
; 1.944 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.001      ; 8.056      ;
; 1.944 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.001      ; 8.056      ;
; 1.951 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.348     ; 7.700      ;
; 1.963 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.032      ; 8.068      ;
; 1.963 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.032      ; 8.068      ;
; 1.963 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.032      ; 8.068      ;
; 1.963 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.032      ; 8.068      ;
; 1.963 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.032      ; 8.068      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.018      ; 8.051      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.018      ; 8.051      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.018      ; 8.051      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.018      ; 8.051      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.018      ; 8.051      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.018      ; 8.051      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.324     ; 7.709      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.324     ; 7.709      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.324     ; 7.709      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.324     ; 7.709      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.324     ; 7.709      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.324     ; 7.709      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.324     ; 7.709      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.324     ; 7.709      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.033     ; 8.000      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.033     ; 8.000      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.033     ; 8.000      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.033     ; 8.000      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.033     ; 8.000      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.033     ; 8.000      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.033     ; 8.000      ;
; 1.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.033     ; 8.000      ;
; 1.974 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.013      ; 8.038      ;
; 1.974 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.013      ; 8.038      ;
; 1.974 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.013      ; 8.038      ;
; 1.974 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.013      ; 8.038      ;
; 1.974 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.013      ; 8.038      ;
; 1.974 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.013      ; 8.038      ;
; 1.975 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.025     ; 7.999      ;
; 1.975 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.025     ; 7.999      ;
; 1.975 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.025     ; 7.999      ;
; 1.975 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.025     ; 7.999      ;
; 1.975 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.025     ; 7.999      ;
; 1.979 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.043      ; 8.063      ;
; 1.979 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.043      ; 8.063      ;
; 1.979 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.043      ; 8.063      ;
; 1.979 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.043      ; 8.063      ;
; 1.979 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.043      ; 8.063      ;
; 1.979 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.043      ; 8.063      ;
; 1.979 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.043      ; 8.063      ;
; 1.979 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.043      ; 8.063      ;
; 1.979 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.043      ; 8.063      ;
; 1.988 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.103      ; 8.114      ;
; 1.988 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.103      ; 8.114      ;
; 1.988 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.103      ; 8.114      ;
; 1.988 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.103      ; 8.114      ;
; 1.988 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.103      ; 8.114      ;
; 1.988 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.103      ; 8.114      ;
; 1.988 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.103      ; 8.114      ;
; 1.989 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.069      ; 8.079      ;
; 1.989 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.069      ; 8.079      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 0.895      ;
; 0.344 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.939      ;
; 0.346 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.941      ;
; 0.346 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.941      ;
; 0.346 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.942      ;
; 0.351 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.946      ;
; 0.356 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.411      ; 0.968      ;
; 0.366 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.955      ;
; 0.370 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.965      ;
; 0.370 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.965      ;
; 0.375 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.970      ;
; 0.376 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.970      ;
; 0.378 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 0.968      ;
; 0.378 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.973      ;
; 0.379 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.413      ; 0.993      ;
; 0.396 ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q         ; EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.399 ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.996      ;
; 0.407 ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.651      ;
; 0.408 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 0.998      ;
; 0.410 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.013      ;
; 0.434 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.676      ;
; 0.437 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.369      ; 1.007      ;
; 0.453 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.468      ; 1.092      ;
; 0.466 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.709      ;
; 0.500 ; pc_reg:pcreg|dffg:\generateUpper:26:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.743      ;
; 0.505 ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.748      ;
; 0.505 ; pc_reg:pcreg|dffg:\generateLower:13:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.748      ;
; 0.508 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.752      ;
; 0.514 ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.757      ;
; 0.520 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.762      ;
; 0.522 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 1.117      ;
; 0.526 ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.768      ;
; 0.527 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.769      ;
; 0.527 ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.769      ;
; 0.529 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.771      ;
; 0.548 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.790      ;
; 0.548 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q         ; EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.556 ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.797      ;
; 0.556 ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.797      ;
; 0.562 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.807      ;
; 0.563 ; pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.805      ;
; 0.575 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateLower:10:DFFGIL|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.478      ; 1.224      ;
; 0.580 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.823      ;
; 0.580 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.823      ;
; 0.581 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.178      ;
; 0.582 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.143      ;
; 0.584 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateLower:14:DFFGIL|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; pc_reg:pcreg|dffg:\generateLower:14:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.829      ;
; 0.589 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 1.164      ;
; 0.591 ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.833      ;
; 0.593 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.853      ;
; 0.593 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.836      ;
; 0.596 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.425      ; 1.222      ;
; 0.596 ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.839      ;
; 0.598 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.841      ;
; 0.605 ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.849      ;
; 0.609 ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.853      ;
; 0.610 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.425      ; 1.236      ;
; 0.610 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.852      ;
; 0.612 ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.854      ;
; 0.616 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.381      ; 1.198      ;
; 0.617 ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.860      ;
; 0.618 ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.861      ;
; 0.618 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.228      ;
; 0.620 ; pc_reg:pcreg|dffg:\generateLower:13:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.863      ;
; 0.631 ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.875      ;
; 0.635 ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q        ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.878      ;
; 0.641 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 1.257      ;
; 0.651 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 1.232      ;
; 0.651 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.381      ; 1.233      ;
; 0.654 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 1.250      ;
; 0.663 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 1.255      ;
; 0.666 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.467      ; 1.304      ;
; 0.668 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 1.283      ;
; 0.674 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.383      ; 1.258      ;
; 0.676 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.919      ;
; 0.679 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.425      ; 1.305      ;
; 0.688 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.244      ;
; 0.690 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.932      ;
; 0.691 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.425      ; 1.317      ;
; 0.693 ; pc_reg:pcreg|dffg:\generateLower:12:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.935      ;
; 0.706 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.349      ; 1.256      ;
; 0.707 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.371      ; 1.279      ;
; 0.712 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 1.327      ;
; 0.716 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q         ; pc_reg:pcreg|dffg:\generateUpper:31:DFFGIU|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.339      ;
; 0.720 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.963      ;
; 0.722 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.377      ; 1.300      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 5.383 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.107 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.363 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.383 ; regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.647     ; 3.957      ;
; 5.414 ; regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.666     ; 3.907      ;
; 5.441 ; regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.641     ; 3.905      ;
; 5.528 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.588     ; 3.871      ;
; 5.532 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.653     ; 3.802      ;
; 5.556 ; regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.634     ; 3.797      ;
; 5.563 ; regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.630     ; 3.794      ;
; 5.568 ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.630     ; 3.789      ;
; 5.570 ; regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.626     ; 3.791      ;
; 5.570 ; regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.692     ; 3.725      ;
; 5.579 ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.631     ; 3.777      ;
; 5.587 ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.602     ; 3.798      ;
; 5.599 ; regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.622     ; 3.766      ;
; 5.599 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.590     ; 3.798      ;
; 5.608 ; regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.602     ; 3.777      ;
; 5.620 ; regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.638     ; 3.729      ;
; 5.638 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.604     ; 3.745      ;
; 5.664 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.428     ; 3.895      ;
; 5.677 ; regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.613     ; 3.697      ;
; 5.686 ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.675     ; 3.626      ;
; 5.694 ; regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.622     ; 3.671      ;
; 5.696 ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.597     ; 3.694      ;
; 5.704 ; regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.618     ; 3.665      ;
; 5.718 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.579     ; 3.690      ;
; 5.720 ; regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.620     ; 3.647      ;
; 5.725 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.619     ; 3.643      ;
; 5.728 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.639     ; 3.620      ;
; 5.736 ; regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.637     ; 3.614      ;
; 5.760 ; regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.653     ; 3.574      ;
; 5.760 ; regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.624     ; 3.603      ;
; 5.762 ; regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.649     ; 3.576      ;
; 5.763 ; regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.598     ; 3.626      ;
; 5.764 ; regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.628     ; 3.595      ;
; 5.765 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.614     ; 3.608      ;
; 5.766 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.612     ; 3.609      ;
; 5.773 ; regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.611     ; 3.603      ;
; 5.773 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.615     ; 3.599      ;
; 5.776 ; regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.610     ; 3.601      ;
; 5.777 ; regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.585     ; 3.625      ;
; 5.790 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.635     ; 3.562      ;
; 5.796 ; regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.455     ; 3.736      ;
; 5.806 ; regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.628     ; 3.553      ;
; 5.808 ; regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.651     ; 3.528      ;
; 5.818 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.600     ; 3.569      ;
; 5.821 ; regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.448     ; 3.718      ;
; 5.826 ; regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.642     ; 3.519      ;
; 5.833 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.616     ; 3.538      ;
; 5.837 ; regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.652     ; 3.498      ;
; 5.853 ; regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.648     ; 3.486      ;
; 5.859 ; regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.588     ; 3.540      ;
; 5.865 ; regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.442     ; 3.680      ;
; 5.865 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.613     ; 3.509      ;
; 5.867 ; regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.604     ; 3.516      ;
; 5.867 ; regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.613     ; 3.507      ;
; 5.871 ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.630     ; 3.486      ;
; 5.882 ; regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.632     ; 3.473      ;
; 5.882 ; regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.630     ; 3.475      ;
; 5.884 ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.661     ; 3.442      ;
; 5.884 ; regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.653     ; 3.450      ;
; 5.885 ; regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.642     ; 3.460      ;
; 5.886 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.600     ; 3.501      ;
; 5.886 ; regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.391     ; 3.710      ;
; 5.889 ; regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.662     ; 3.436      ;
; 5.898 ; regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.656     ; 3.433      ;
; 5.898 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.601     ; 3.488      ;
; 5.898 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.619     ; 3.470      ;
; 5.900 ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.645     ; 3.442      ;
; 5.906 ; regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.627     ; 3.454      ;
; 5.907 ; regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.630     ; 3.450      ;
; 5.907 ; regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.391     ; 3.689      ;
; 5.908 ; regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.617     ; 3.462      ;
; 5.913 ; regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.659     ; 3.415      ;
; 5.917 ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.587     ; 3.483      ;
; 5.921 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.635     ; 3.431      ;
; 5.923 ; regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.642     ; 3.422      ;
; 5.925 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.600     ; 3.462      ;
; 5.926 ; regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.617     ; 3.444      ;
; 5.927 ; regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.635     ; 3.425      ;
; 5.929 ; regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.575     ; 3.483      ;
; 5.930 ; regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.640     ; 3.417      ;
; 5.932 ; regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.587     ; 3.468      ;
; 5.933 ; regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.626     ; 3.428      ;
; 5.933 ; regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.609     ; 3.445      ;
; 5.934 ; regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.613     ; 3.440      ;
; 5.935 ; regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.640     ; 3.412      ;
; 5.940 ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.631     ; 3.416      ;
; 5.944 ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.420     ; 3.623      ;
; 5.945 ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q   ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.639     ; 3.403      ;
; 5.948 ; regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.608     ; 3.431      ;
; 5.948 ; regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.651     ; 3.388      ;
; 5.953 ; regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.622     ; 3.412      ;
; 5.961 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.604     ; 3.422      ;
; 5.963 ; regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.657     ; 3.367      ;
; 5.963 ; regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.630     ; 3.394      ;
; 5.966 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.645     ; 3.376      ;
; 5.967 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.601     ; 3.419      ;
; 5.970 ; regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.622     ; 3.395      ;
; 5.972 ; regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.634     ; 3.381      ;
; 5.973 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI|s_Q  ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.600     ; 3.414      ;
; 5.973 ; regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.626     ; 3.388      ;
+-------+-----------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.107 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.438      ;
; 0.136 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.471      ;
; 0.139 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.483      ;
; 0.141 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.470      ;
; 0.142 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.470      ;
; 0.144 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.473      ;
; 0.146 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 0.492      ;
; 0.146 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.474      ;
; 0.147 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.471      ;
; 0.150 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.478      ;
; 0.151 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.480      ;
; 0.155 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.484      ;
; 0.157 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.487      ;
; 0.163 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.493      ;
; 0.165 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.491      ;
; 0.173 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.499      ;
; 0.177 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.511      ;
; 0.189 ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q         ; EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.192 ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 0.503      ;
; 0.206 ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.331      ;
; 0.212 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.337      ;
; 0.231 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.357      ;
; 0.231 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.548      ;
; 0.237 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.566      ;
; 0.248 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.375      ;
; 0.254 ; pc_reg:pcreg|dffg:\generateUpper:26:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.379      ;
; 0.256 ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; pc_reg:pcreg|dffg:\generateLower:13:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.381      ;
; 0.257 ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.382      ;
; 0.261 ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.592      ;
; 0.262 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q         ; EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.265 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.389      ;
; 0.267 ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.391      ;
; 0.268 ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.391      ;
; 0.268 ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.393      ;
; 0.269 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.396      ;
; 0.270 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.395      ;
; 0.272 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.624      ;
; 0.272 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.201      ; 0.577      ;
; 0.276 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateLower:10:DFFGIL|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.251      ; 0.611      ;
; 0.276 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.403      ;
; 0.277 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.629      ;
; 0.277 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.208      ; 0.589      ;
; 0.280 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.406      ;
; 0.280 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.406      ;
; 0.282 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.597      ;
; 0.287 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 0.610      ;
; 0.290 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateLower:14:DFFGIL|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; pc_reg:pcreg|dffg:\generateLower:14:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.630      ;
; 0.297 ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.421      ;
; 0.298 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.432      ;
; 0.299 ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.642      ;
; 0.305 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 0.627      ;
; 0.307 ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.636      ;
; 0.307 ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.433      ;
; 0.308 ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.433      ;
; 0.308 ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.433      ;
; 0.308 ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.433      ;
; 0.309 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.653      ;
; 0.310 ; pc_reg:pcreg|dffg:\generateLower:13:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.435      ;
; 0.314 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 0.641      ;
; 0.316 ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.441      ;
; 0.317 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.634      ;
; 0.317 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.252      ; 0.673      ;
; 0.319 ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q        ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.445      ;
; 0.320 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 0.642      ;
; 0.322 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.252      ; 0.678      ;
; 0.327 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.452      ;
; 0.330 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.674      ;
; 0.335 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.461      ;
; 0.337 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.461      ;
; 0.338 ; pc_reg:pcreg|dffg:\generateLower:12:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.462      ;
; 0.341 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.027      ; 0.472      ;
; 0.343 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.195      ; 0.642      ;
; 0.345 ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 0.467      ;
; 0.347 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.212      ; 0.663      ;
; 0.347 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.027      ; 0.478      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.153 ; 0.107 ; N/A      ; N/A     ; 9.363               ;
;  iCLK            ; 0.153 ; 0.107 ; N/A      ; N/A     ; 9.363               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1272853  ; 1984     ; 64480    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1272853  ; 1984     ; 64480    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1381  ; 1381 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 2784  ; 2784 ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                        ;
+--------------------------------------------------------------+-------+------+---------------+
; Target                                                       ; Clock ; Type ; Status        ;
+--------------------------------------------------------------+-------+------+---------------+
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q ;       ; Base ; Unconstrained ;
; iCLK                                                         ; iCLK  ; Base ; Constrained   ;
+--------------------------------------------------------------+-------+------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Dec  8 17:22:08 2024
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332060): Node: IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUCtrl|s_out[0] is being clocked by IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.622               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.153
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.153 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q
    Info (332115): To Node      : pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.106      3.106  R        clock network delay
    Info (332115):      3.338      0.232     uTco  IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q
    Info (332115):      3.338      0.000 FF  CELL  IDEX|ImmExt_Reg|\G_NBit_DFFG:0:DFFGI|s_Q|q
    Info (332115):      3.873      0.535 FF    IC  ALUSrc|\G_NBit_MUX:0:MUXI|o_O~0|datab
    Info (332115):      4.298      0.425 FF  CELL  ALUSrc|\G_NBit_MUX:0:MUXI|o_O~0|combout
    Info (332115):      4.568      0.270 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:0:adder|and2|o_F|datac
    Info (332115):      4.849      0.281 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:0:adder|and2|o_F|combout
    Info (332115):      5.277      0.428 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:1:adder|or1|o_F~0|datab
    Info (332115):      5.702      0.425 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:1:adder|or1|o_F~0|combout
    Info (332115):      5.958      0.256 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:2:adder|or1|o_F~0|datac
    Info (332115):      6.239      0.281 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:2:adder|or1|o_F~0|combout
    Info (332115):      6.489      0.250 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:3:adder|or1|o_F~0|datad
    Info (332115):      6.614      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:3:adder|or1|o_F~0|combout
    Info (332115):      6.865      0.251 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:4:adder|or1|o_F~0|datad
    Info (332115):      6.990      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:4:adder|or1|o_F~0|combout
    Info (332115):      7.239      0.249 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:5:adder|or1|o_F~0|datad
    Info (332115):      7.364      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:5:adder|or1|o_F~0|combout
    Info (332115):      7.615      0.251 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:6:adder|or1|o_F~0|datad
    Info (332115):      7.740      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:6:adder|or1|o_F~0|combout
    Info (332115):      7.999      0.259 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:7:adder|or1|o_F~0|datac
    Info (332115):      8.280      0.281 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:7:adder|or1|o_F~0|combout
    Info (332115):      8.529      0.249 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:8:adder|or1|o_F~0|datad
    Info (332115):      8.654      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:8:adder|or1|o_F~0|combout
    Info (332115):      8.905      0.251 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:9:adder|or1|o_F~0|datad
    Info (332115):      9.030      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:9:adder|or1|o_F~0|combout
    Info (332115):      9.283      0.253 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:10:adder|or1|o_F~0|datad
    Info (332115):      9.408      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:10:adder|or1|o_F~0|combout
    Info (332115):      9.658      0.250 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:11:adder|or1|o_F~0|datad
    Info (332115):      9.783      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:11:adder|or1|o_F~0|combout
    Info (332115):     10.033      0.250 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:12:adder|or1|o_F~0|datad
    Info (332115):     10.158      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:12:adder|or1|o_F~0|combout
    Info (332115):     10.414      0.256 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:13:adder|or1|o_F~0|datac
    Info (332115):     10.695      0.281 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:13:adder|or1|o_F~0|combout
    Info (332115):     10.944      0.249 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:14:adder|or1|o_F~0|datad
    Info (332115):     11.069      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:14:adder|or1|o_F~0|combout
    Info (332115):     11.447      0.378 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:15:adder|or1|o_F~0|datad
    Info (332115):     11.572      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:15:adder|or1|o_F~0|combout
    Info (332115):     11.821      0.249 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:16:adder|or1|o_F~0|datad
    Info (332115):     11.946      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:16:adder|or1|o_F~0|combout
    Info (332115):     12.202      0.256 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:17:adder|or1|o_F~0|datac
    Info (332115):     12.483      0.281 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:17:adder|or1|o_F~0|combout
    Info (332115):     12.738      0.255 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:18:adder|or1|o_F~0|datac
    Info (332115):     13.019      0.281 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:18:adder|or1|o_F~0|combout
    Info (332115):     13.268      0.249 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:19:adder|or1|o_F~0|datad
    Info (332115):     13.393      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:19:adder|or1|o_F~0|combout
    Info (332115):     13.650      0.257 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:20:adder|or1|o_F~0|datac
    Info (332115):     13.931      0.281 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:20:adder|or1|o_F~0|combout
    Info (332115):     14.186      0.255 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:21:adder|or1|o_F~0|datac
    Info (332115):     14.467      0.281 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:21:adder|or1|o_F~0|combout
    Info (332115):     14.718      0.251 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:22:adder|or1|o_F~0|datad
    Info (332115):     14.843      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:22:adder|or1|o_F~0|combout
    Info (332115):     15.094      0.251 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:23:adder|or1|o_F~0|datad
    Info (332115):     15.219      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:23:adder|or1|o_F~0|combout
    Info (332115):     15.468      0.249 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:24:adder|or1|o_F~0|datad
    Info (332115):     15.593      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:24:adder|or1|o_F~0|combout
    Info (332115):     15.843      0.250 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:25:adder|or1|o_F~0|datad
    Info (332115):     15.968      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:25:adder|or1|o_F~0|combout
    Info (332115):     16.218      0.250 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:26:adder|or1|o_F~0|datad
    Info (332115):     16.343      0.125 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:26:adder|or1|o_F~0|combout
    Info (332115):     16.599      0.256 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:27:adder|or1|o_F~0|datac
    Info (332115):     16.880      0.281 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:27:adder|or1|o_F~0|combout
    Info (332115):     17.589      0.709 FF    IC  ALU0|Mux43~4|datac
    Info (332115):     17.870      0.281 FF  CELL  ALU0|Mux43~4|combout
    Info (332115):     18.097      0.227 FF    IC  ALU0|Mux43~5|datad
    Info (332115):     18.222      0.125 FF  CELL  ALU0|Mux43~5|combout
    Info (332115):     18.450      0.228 FF    IC  ALU0|Mux43~6|datad
    Info (332115):     18.600      0.150 FR  CELL  ALU0|Mux43~6|combout
    Info (332115):     18.803      0.203 RR    IC  ALU0|Mux43~7|datad
    Info (332115):     18.958      0.155 RR  CELL  ALU0|Mux43~7|combout
    Info (332115):     19.710      0.752 RR    IC  ALU0|Equal0~16|dataa
    Info (332115):     20.070      0.360 RF  CELL  ALU0|Equal0~16|combout
    Info (332115):     20.303      0.233 FF    IC  ALU0|Equal0~17|datac
    Info (332115):     20.584      0.281 FF  CELL  ALU0|Equal0~17|combout
    Info (332115):     20.811      0.227 FF    IC  pcFetch|branchOr|o_F~0|datad
    Info (332115):     20.961      0.150 FR  CELL  pcFetch|branchOr|o_F~0|combout
    Info (332115):     22.070      1.109 RR    IC  pcreg|\generateUpper:30:DFFGIU|s_Q|sload
    Info (332115):     22.786      0.716 RF  CELL  pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.941      2.941  R        clock network delay
    Info (332115):     22.921     -0.020           clock uncertainty
    Info (332115):     22.939      0.018     uTsu  pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    22.786
    Info (332115): Data Required Time :    22.939
    Info (332115): Slack              :     0.153 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.300
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.300 
    Info (332115): ===================================================================
    Info (332115): From Node    : EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.996      2.996  R        clock network delay
    Info (332115):      3.228      0.232     uTco  EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q
    Info (332115):      3.228      0.000 RR  CELL  EXMEM|WriteData_Reg|\G_NBit_DFFG:16:DFFGI|s_Q|q
    Info (332115):      3.890      0.662 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[6]
    Info (332115):      3.962      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.472      3.472  R        clock network delay
    Info (332115):      3.440     -0.032           clock pessimism removed
    Info (332115):      3.440      0.000           clock uncertainty
    Info (332115):      3.662      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.962
    Info (332115): Data Required Time :     3.662
    Info (332115): Slack              :     0.300 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUCtrl|s_out[0] is being clocked by IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q
Info (332146): Worst-case setup slack is 1.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.699               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.639
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.639               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.699
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.699 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg
    Info (332115): To Node      : regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.085      3.085  R        clock network delay
    Info (332115):      3.321      0.236     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg
    Info (332115):      5.906      2.585 RF  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a1|portadataout[7]
    Info (332115):      6.340      0.434 FF    IC  IMem|ram~51|dataa
    Info (332115):      6.654      0.314 FF  CELL  IMem|ram~51|combout
    Info (332115):      6.889      0.235 FF    IC  CTRL|Equal10~2|datac
    Info (332115):      7.127      0.238 FR  CELL  CTRL|Equal10~2|combout
    Info (332115):      7.337      0.210 RR    IC  CTRL|Equal10~3|datad
    Info (332115):      7.481      0.144 RR  CELL  CTRL|Equal10~3|combout
    Info (332115):      7.758      0.277 RR    IC  muxRegWrite1|\G_NBit_MUX:3:MUXI|o_O|datad
    Info (332115):      7.902      0.144 RR  CELL  muxRegWrite1|\G_NBit_MUX:3:MUXI|o_O|combout
    Info (332115):      8.177      0.275 RR    IC  regFile0|decoder|Ram0~11|datab
    Info (332115):      8.490      0.313 RR  CELL  regFile0|decoder|Ram0~11|combout
    Info (332115):      8.686      0.196 RR    IC  regFile0|decoder|o_Out[30]~30|datad
    Info (332115):      8.830      0.144 RR  CELL  regFile0|decoder|o_Out[30]~30|combout
    Info (332115):     10.418      1.588 RR    IC  regFile0|\G_32_REG:30:reg_inst|\G_NBit_DFFG:25:DFFGI|s_Q|ena
    Info (332115):     11.071      0.653 RR  CELL  regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     12.743      2.743  F        clock network delay
    Info (332115):     12.771      0.028           clock pessimism removed
    Info (332115):     12.751     -0.020           clock uncertainty
    Info (332115):     12.770      0.019     uTsu  regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    11.071
    Info (332115): Data Required Time :    12.770
    Info (332115): Slack              :     1.699 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.298
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.298 
    Info (332115): ===================================================================
    Info (332115): From Node    : EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.719      2.719  R        clock network delay
    Info (332115):      2.932      0.213     uTco  EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q
    Info (332115):      2.932      0.000 FF  CELL  EXMEM|WriteData_Reg|\G_NBit_DFFG:16:DFFGI|s_Q|q
    Info (332115):      3.535      0.603 FF    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[6]
    Info (332115):      3.614      0.079 FF  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.143      3.143  R        clock network delay
    Info (332115):      3.115     -0.028           clock pessimism removed
    Info (332115):      3.115      0.000           clock uncertainty
    Info (332115):      3.316      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.614
    Info (332115): Data Required Time :     3.316
    Info (332115): Slack              :     0.298 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUCtrl|s_out[0] is being clocked by IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q
Info (332146): Worst-case setup slack is 5.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.383               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.107               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.363
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.363               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.383
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.383 
    Info (332115): ===================================================================
    Info (332115): From Node    : regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q
    Info (332115): To Node      : IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     12.251      2.251  F        clock network delay
    Info (332115):     12.356      0.105     uTco  regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q
    Info (332115):     12.356      0.000 FF  CELL  regFile0|\G_32_REG:27:reg_inst|\G_NBit_DFFG:7:DFFGI|s_Q|q
    Info (332115):     12.535      0.179 FF    IC  regFile0|muxB|Mux24~11|datab
    Info (332115):     12.742      0.207 FF  CELL  regFile0|muxB|Mux24~11|combout
    Info (332115):     13.222      0.480 FF    IC  regFile0|muxB|Mux24~12|dataa
    Info (332115):     13.415      0.193 FF  CELL  regFile0|muxB|Mux24~12|combout
    Info (332115):     14.230      0.815 FF    IC  regFile0|muxB|Mux24~15|dataa
    Info (332115):     14.423      0.193 FF  CELL  regFile0|muxB|Mux24~15|combout
    Info (332115):     14.560      0.137 FF    IC  regFile0|muxB|Mux24~18|dataa
    Info (332115):     14.753      0.193 FF  CELL  regFile0|muxB|Mux24~18|combout
    Info (332115):     14.863      0.110 FF    IC  regFile0|muxB|Mux24~19|datac
    Info (332115):     14.996      0.133 FF  CELL  regFile0|muxB|Mux24~19|combout
    Info (332115):     16.095      1.099 FF    IC  regFile0|muxB|Mux24~20|datad
    Info (332115):     16.158      0.063 FF  CELL  regFile0|muxB|Mux24~20|combout
    Info (332115):     16.158      0.000 FF    IC  IDEX|ReadB_Reg|\G_NBit_DFFG:7:DFFGI|s_Q|d
    Info (332115):     16.208      0.050 FF  CELL  IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.585      1.585  R        clock network delay
    Info (332115):     21.604      0.019           clock pessimism removed
    Info (332115):     21.584     -0.020           clock uncertainty
    Info (332115):     21.591      0.007     uTsu  IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.208
    Info (332115): Data Required Time :    21.591
    Info (332115): Slack              :     5.383 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.107
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.107 
    Info (332115): ===================================================================
    Info (332115): From Node    : EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.602      1.602  R        clock network delay
    Info (332115):      1.707      0.105     uTco  EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q
    Info (332115):      1.707      0.000 RR  CELL  EXMEM|WriteData_Reg|\G_NBit_DFFG:16:DFFGI|s_Q|q
    Info (332115):      2.004      0.297 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[6]
    Info (332115):      2.040      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.849      1.849  R        clock network delay
    Info (332115):      1.829     -0.020           clock pessimism removed
    Info (332115):      1.829      0.000           clock uncertainty
    Info (332115):      1.933      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.040
    Info (332115): Data Required Time :     1.933
    Info (332115): Slack              :     0.107 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 859 megabytes
    Info: Processing ended: Sun Dec  8 17:22:12 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


