Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.12-s027_1, built Wed Oct 05 2016
Options: -legacy_ui 
Date:    Sun May 19 00:07:25 2019
Host:    lab513-pc1 (x86_64 w/Linux 3.10.0-693.21.1.el7.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-4690 CPU @ 3.50GHz 6144KB) (7885488KB)
OS:      Scientific Linux release 7.4 (Nitrogen)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (9 seconds elapsed).

WARNING: This version of the tool is 956 days old.
legacy_genus:/> source setup.tcl
Sourcing './setup.tcl' (Sun May 19 00:07:49 +0200 2019)...
Sun May 19 00:07:49 +0200 2019
  Setting attribute of message 'LBR-30': 'max_print' = 0
  Setting attribute of message 'LBR-31': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-41': 'max_print' = 0
  Setting attribute of message 'LBR-72': 'max_print' = 0
  Setting attribute of message 'LBR-77': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
Info   : Enabled hdl_track_file_row_column attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
  Setting attribute of root '/': 'lp_power_unit' = mW
  Setting attribute of root '/': 'init_lib_search_path' = /tools/DesignKits/pssw/TIMING13 /tools/DesignKits/pssw/LEF
  Setting attribute of root '/': 'init_hdl_search_path' = /home/student/pssw115/Documents/elevator_sim/genus//RTL

  Message Summary for Library tt_g_1v20_25c.lib:
  **********************************************
  Could not find an attribute in the library. [LBR-436]: 710
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  **********************************************
 

  Message Summary for Library tt_hvt_1v20_25c.lib:
  ************************************************
  Could not find an attribute in the library. [LBR-436]: 710
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'tt_g_1v20_25c.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'tt_hvt_1v20_25c.lib'.
  Setting attribute of root '/': 'library' =   tt_g_1v20_25c.lib  tt_hvt_1v20_25c.lib  
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'TSM130NMMETROSITE' read already, this site in file '/tools/DesignKits/pssw/LEF/tsmc13hvt_m_macros.lef' is ignored.

  According to lef_library, there are total 8 routing layers [ V(4) / H(4) ]

  Setting attribute of root '/': 'lef_library' = /tools/DesignKits/pssw/LEF/tsmc13fsg_8lm_tech.lef /tools/DesignKits/pssw/LEF/tsmc13g_m_macros.lef /tools/DesignKits/pssw/LEF/tsmc13hvt_m_macros.lef

  According to cap_table_file, there are total 8 routing layers [ V(4) / H(4) ]

Warning : Wire parameter is missing. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M1' [line 8 in file /tools/DesignKits/pssw/tsmc13fsg.capTbl]
        : Check the parameter in technology section.
Warning : Wire parameter is missing. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M2' [line 14 in file /tools/DesignKits/pssw/tsmc13fsg.capTbl]
Warning : Wire parameter is missing. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M3' [line 20 in file /tools/DesignKits/pssw/tsmc13fsg.capTbl]
Warning : Wire parameter is missing. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M4' [line 26 in file /tools/DesignKits/pssw/tsmc13fsg.capTbl]
Warning : Wire parameter is missing. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M5' [line 32 in file /tools/DesignKits/pssw/tsmc13fsg.capTbl]
Warning : Wire parameter is missing. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M6' [line 38 in file /tools/DesignKits/pssw/tsmc13fsg.capTbl]
Warning : Wire parameter is missing. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M7' [line 44 in file /tools/DesignKits/pssw/tsmc13fsg.capTbl]
Warning : Wire parameter is missing. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M8' [line 50 in file /tools/DesignKits/pssw/tsmc13fsg.capTbl]
  Setting attribute of root '/': 'cap_table_file' = /tools/DesignKits/pssw/tsmc13fsg.capTbl
legacy_genus:/> read_hdl elevator.v
legacy_genus:/> elaborate elevator.v
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'elevator.v'.
        : Ensure that the design exists or the correct file was loaded.
1
legacy_genus:/> elaborate elevator
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'elevator' from file '/home/student/pssw115/Documents/elevator_sim/genus/RTL/elevator.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'elevator' with default parameters value.
Error   : Index out of range. [CDFG-220] [elaborate]
        : Index 'btn_down_out[0]' is not within the valid range of the declaration '[7:1] btn_down_out' in module 'buttons_res' in file '/home/student/pssw115/Documents/elevator_sim/genus/RTL/buttons_res.v' on line 79.
        : Correct the index or the range in the HDL.
Info    : Error in Elaborating Design. [ELAB-4]
        : Module 'elevator' contains errors and cannot be elaborated.
1
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> elaborate elevator
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'elevator' from file '/home/student/pssw115/Documents/elevator_sim/genus/RTL/elevator.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'elevator' with default parameters value.
Error   : Index out of range. [CDFG-220] [elaborate]
        : Index 'btn_down_out[0]' is not within the valid range of the declaration '[7:1] btn_down_out' in module 'buttons_res' in file '/home/student/pssw115/Documents/elevator_sim/genus/RTL/buttons_res.v' on line 79.
Info    : Error in Elaborating Design. [ELAB-4]
        : Module 'elevator' contains errors and cannot be elaborated.
1
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> elaborate elevator
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'elevator' from file '/home/student/pssw115/Documents/elevator_sim/genus/RTL/elevator.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'elevator' with default parameters value.
Error   : Index out of range. [CDFG-220] [elaborate]
        : Index 'btn_down_out[0]' is not within the valid range of the declaration '[7:1] btn_down_out' in module 'buttons_res' in file '/home/student/pssw115/Documents/elevator_sim/genus/RTL/buttons_res.v' on line 79.
Info    : Error in Elaborating Design. [ELAB-4]
        : Module 'elevator' contains errors and cannot be elaborated.
1
legacy_genus:/> quit
Normal exit.
