$date
	Sat Sep 30 10:39:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fix_point_adder $end
$var wire 16 ! a [15:0] $end
$var wire 16 " b [15:0] $end
$var wire 1 # clk $end
$var wire 1 $ rstn $end
$var wire 16 % sum [15:0] $end
$var reg 16 & r_sum [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
z$
1#
bz "
bz !
$end
#5000
0#
#10000
1#
#15000
0#
#20000
1#
#25000
0#
#30000
1#
#35000
0#
#40000
1#
#45000
0#
#50000
1#
#55000
0#
#60000
1#
#65000
0#
#70000
1#
#75000
0#
#80000
1#
#85000
0#
#90000
b0 %
b0 &
0$
1#
#95000
0#
#100000
1#
#105000
0#
#110000
1#
#115000
0#
#120000
1#
#125000
0#
#130000
1#
#135000
0#
#140000
1$
1#
#145000
0#
#150000
1#
#155000
0#
#160000
1#
#165000
0#
#170000
1#
#175000
0#
#180000
1#
#185000
0#
#190000
1#
#195000
0#
#200000
b10100000000000 "
b101000000000000 !
1#
#205000
0#
#210000
b111100000000000 %
b111100000000000 &
1#
#215000
0#
#220000
1#
#225000
0#
#230000
b1101000000000000 !
1#
#235000
0#
#240000
b1010100000000000 %
b1010100000000000 &
1#
#245000
0#
#250000
1#
#255000
0#
#260000
b1010100000000000 "
b101000000000000 !
1#
#265000
0#
#270000
b10100000000000 %
b10100000000000 &
1#
#275000
0#
#280000
1#
#285000
0#
#290000
b1101000000000000 !
1#
#295000
0#
#300000
b1111100000000000 %
b1111100000000000 &
1#
#305000
0#
#310000
1#
#310001
