"use strict";(self.webpackChunkwiznet_document=self.webpackChunkwiznet_document||[]).push([[47096],{64432:(e,t,i)=>{i.r(t),i.d(t,{assets:()=>c,contentTitle:()=>o,default:()=>u,frontMatter:()=>a,metadata:()=>n,toc:()=>l});const n=JSON.parse('{"id":"Product/iMCU/W7500/Peripherals-internal/systick","title":"System tick timer","description":"Introduction","source":"@site/docs/Product/iMCU/W7500/Peripherals-internal/systick.md","sourceDirName":"Product/iMCU/W7500/Peripherals-internal","slug":"/Product/iMCU/W7500/Peripherals-internal/systick","permalink":"/Product/iMCU/W7500/Peripherals-internal/systick","draft":false,"unlisted":false,"editUrl":"https://github.com/Wiznet/document_framework/tree/master/docs/Product/iMCU/W7500/Peripherals-internal/systick.md","tags":[],"version":"current","frontMatter":{"id":"systick","title":"System tick timer","date":"2020-04-03T00:00:00.000Z"},"sidebar":"docs","previous":{"title":"Random number generator (RNG)","permalink":"/Product/iMCU/W7500/Peripherals-internal/ssp"},"next":{"title":"W7500 TCP Function","permalink":"/Product/iMCU/W7500/Peripherals-internal/tcp-function"}}');var r=i(74848),s=i(28453);const a={id:"systick",title:"System tick timer",date:new Date("2020-04-03T00:00:00.000Z")},o=void 0,c={},l=[{value:"Introduction",id:"introduction",level:2},{value:"Features",id:"features",level:2},{value:"Functional description",id:"functional-description",level:2},{value:"Peripheral_Examples",id:"peripheral_examples",level:2}];function d(e){const t={a:"a",h2:"h2",hr:"hr",li:"li",p:"p",ul:"ul",...(0,s.R)(),...e.components};return(0,r.jsxs)(r.Fragment,{children:[(0,r.jsx)(t.h2,{id:"introduction",children:"Introduction"}),"\n",(0,r.jsx)(t.p,{children:"system tick timer(SysTick) is part of the ARM Cortex-M0 core"}),"\n",(0,r.jsx)(t.h2,{id:"features",children:"Features"}),"\n",(0,r.jsx)(t.p,{children:"Simple 24bit timer.\nClocked internally by the system clock"}),"\n",(0,r.jsx)(t.h2,{id:"functional-description",children:"Functional description"}),"\n",(0,r.jsx)(t.p,{children:"The SysTick timer is an integral part of Cortex-M0. The SysTick timer is intended to generated a fixed 10 millisecond interrupt for use by an operating system or other system management software.\nSince the SysTick timer is a part of the Cortex-M0, it facilitates porting of software by\nproviding a standard timer that is available on Cortex-M0 based devices. The SysTick\ntimer can be used for :"}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"An RTOS tick timer which fires at a programmable rate (for example 100 Hz) and invokes a SysTick routine."}),"\n",(0,r.jsx)(t.li,{children:"A high-speed alarm timer using the core clock."}),"\n",(0,r.jsx)(t.li,{children:"A simple counter. Software can use this to measure time to completion and time used."}),"\n",(0,r.jsx)(t.li,{children:"An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop."}),"\n"]}),"\n",(0,r.jsx)(t.hr,{}),"\n",(0,r.jsx)(t.h2,{id:"peripheral_examples",children:"Peripheral_Examples"}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:(0,r.jsx)(t.a,{href:"/Product/iMCU/W7500/Peripherals-internal/delay",children:"Delay example"})}),"\n"]})]})}function u(e={}){const{wrapper:t}={...(0,s.R)(),...e.components};return t?(0,r.jsx)(t,{...e,children:(0,r.jsx)(d,{...e})}):d(e)}},28453:(e,t,i)=>{i.d(t,{R:()=>a,x:()=>o});var n=i(96540);const r={},s=n.createContext(r);function a(e){const t=n.useContext(s);return n.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function o(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:a(e.components),n.createElement(s.Provider,{value:t},e.children)}}}]);