read_verilog ../top.v
synth_intel -family cyclonev
write_verilog synth.v 
