-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=4096;

ADDRESS_RADIX=BIN;
DATA_RADIX=HEX;

CONTENT BEGIN
	0000000000000  :   200AFFFE;
	0000000000001  :   214AFFFE;
	0000000000010  :   20080008;
	0000000000011  :   AC080400;
	0000000000100  :   21290001;
	0000000000101  :   152A0005;
	0000000000110  :   20090000;
	0000000000111  :   AC000400;
	0000000001000  :   21290001;
	0000000001001  :   152A0002;
	0000000001010  :   08000001;
	0000000001011  :   08000004;
	0000000001100  :   08000008;
	[0000000001101..0111111111111]  :   00000000;
END;
