$comment
	File created using the following command:
		vcd file part4.msim.vcd -direction
$end
$date
	Fri Aug 24 17:23:59 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module part4_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 1 " D $end
$var wire 1 # Qa $end
$var wire 1 $ Qb $end
$var wire 1 % Qc $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - D~combout $end
$var wire 1 . Clock~combout $end
$var wire 1 / Clock~clkctrl_outclk $end
$var wire 1 0 STAGE0|Q~combout $end
$var wire 1 1 STAGE1|stage0|Q~combout $end
$var wire 1 2 STAGE1|stage1|Q~combout $end
$var wire 1 3 STAGE2|stage1|Q~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
x$
x%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
x0
01
x2
x3
$end
#20000
1!
1.
1/
0&
02
00
0$
0#
#40000
0!
0.
0/
1&
03
0%
#70000
1"
1-
0&
11
#90000
1!
1.
1/
1&
12
10
1$
1#
#110000
0"
0-
0&
00
0#
#130000
1"
1-
1&
10
1#
#150000
0"
0-
0&
00
0#
#180000
0!
0.
0/
1&
01
#190000
1"
1-
0&
11
#210000
0"
0-
1&
01
#230000
1"
1-
0&
11
#240000
0"
0-
1&
01
#260000
1!
1.
1/
0&
02
0$
#280000
1"
1-
1&
10
1#
#300000
0"
0-
0&
00
0#
#330000
1"
1-
1&
10
1#
#360000
0!
0.
0/
0&
13
11
1%
#370000
0"
0-
1&
01
#400000
