#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Feb 10 18:18:15 2019
# Process ID: 22140
# Current directory: C:/Users/luisg/Desktop/Winter 2018/CPE-233/assignments/rat_3_Reg_File
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22968 C:\Users\luisg\Desktop\Winter 2018\CPE-233\assignments\rat_3_Reg_File\rat3_a.xpr
# Log file: C:/Users/luisg/Desktop/Winter 2018/CPE-233/assignments/rat_3_Reg_File/vivado.log
# Journal file: C:/Users/luisg/Desktop/Winter 2018/CPE-233/assignments/rat_3_Reg_File\vivado.jou
#-----------------------------------------------------------start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 10 18:36:33 2019...
_3_Reg_File/rat3_a.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Ye/Desktop/school/FPGA Projects/rat3_a' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/luisg/Desktop/Winter 2018/CPE-233/assignments/rat_3_Reg_File/rat3_a.srcs/sources_1/new/register_file.sv', nor could it be found using path 'C:/Users/Ye/Desktop/school/FPGA Projects/rat3_a/rat3_a.srcs/sources_1/new/register_file.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/luisg/Desktop/Winter 2018/CPE-233/assignments/rat_3_Reg_File/rat3_a.srcs/sources_1/new/scratch_ram.sv', nor could it be found using path 'C:/Users/Ye/Desktop/school/FPGA Projects/rat3_a/rat3_a.srcs/sources_1/new/scratch_ram.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/luisg/Desktop/Winter 2018/CPE-233/assignments/rat_3_Reg_File/rat3_a.srcs/sim_1/new/register_file_tb.sv', nor could it be found using path 'C:/Users/Ye/Desktop/school/FPGA Projects/rat3_a/rat3_a.srcs/sim_1/new/register_file_tb.sv'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/luisg/Desktop/Winter 2018/CPE-233/assignments/rat_3_Reg_File/rat3_a.ip_user_files', nor could it be found using path 'C:/Users/Ye/Desktop/school/FPGA Projects/rat3_a/rat3_a.ip_user_files'.
WARNING: [Project 1-231] Project 'rat3_a.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 780.816 ; gain = 52.723
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_project_as Reg_File {C:/Users/luisg/Desktop/Winter 2018/RatComputer/Reg_File} -force
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 10 18:35:45 2019...
