#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Dec 20 13:59:18 2025
# Process ID: 5880
# Current directory: E:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.runs/synth_1
# Command line: vivado.exe -log zynq_mpsoc_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_mpsoc_wrapper.tcl
# Log file: E:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.runs/synth_1/zynq_mpsoc_wrapper.vds
# Journal file: E:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.runs/synth_1\vivado.jou
# Running On: DESKTOP-Q79VJS4, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 12, Host memory: 34267 MB
#-----------------------------------------------------------
source zynq_mpsoc_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 519.277 ; gain = 178.500
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top zynq_mpsoc_wrapper -part xczu1cg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Device 21-403] Loading part xczu1cg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1816
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1502.059 ; gain = 438.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zynq_mpsoc_wrapper' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/hdl/zynq_mpsoc_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'zynq_mpsoc' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:13]
INFO: [Synth 8-6157] synthesizing module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' [E:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.runs/synth_1/.Xil/Vivado-5880-DESKTOP-Q79VJS4/realtime/zynq_mpsoc_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' (0#1) [E:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.runs/synth_1/.Xil/Vivado-5880-DESKTOP-Q79VJS4/realtime/zynq_mpsoc_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awid' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awaddr' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awlen' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awsize' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awburst' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awlock' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awcache' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awprot' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awvalid' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_wdata' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_wstrb' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_wlast' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_wvalid' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_bready' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arid' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_araddr' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arlen' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arsize' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arburst' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arlock' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arcache' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arprot' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arvalid' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_rready' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awqos' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arqos' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awid' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awaddr' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awlen' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awsize' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awburst' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awlock' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awcache' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awprot' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awvalid' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_wdata' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_wstrb' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_wlast' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_wvalid' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_bready' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arid' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_araddr' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arlen' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arsize' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arburst' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arlock' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arcache' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arprot' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arvalid' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_rready' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awqos' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arqos' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7071] port 'pl_resetn0' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'zynq_mpsoc_zynq_ultra_ps_e_0_0' has 82 connections declared, but only 25 given [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:19]
INFO: [Synth 8-6155] done synthesizing module 'zynq_mpsoc' (0#1) [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/synth/zynq_mpsoc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zynq_mpsoc_wrapper' (0#1) [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/hdl/zynq_mpsoc_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1609.188 ; gain = 546.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1609.188 ; gain = 546.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1609.188 ; gain = 546.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1609.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/ip/zynq_mpsoc_zynq_ultra_ps_e_0_0/zynq_mpsoc_zynq_ultra_ps_e_0_0/zynq_mpsoc_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zynq_mpsoc_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [e:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.gen/sources_1/bd/zynq_mpsoc/ip/zynq_mpsoc_zynq_ultra_ps_e_0_0/zynq_mpsoc_zynq_ultra_ps_e_0_0/zynq_mpsoc_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zynq_mpsoc_i/zynq_ultra_ps_e_0'
Parsing XDC File [E:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1620.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1620.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1620.824 ; gain = 557.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu1cg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1620.824 ; gain = 557.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for zynq_mpsoc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_mpsoc_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1620.824 ; gain = 557.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1620.824 ; gain = 557.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 216 (col length:72)
BRAMs: 216 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1620.824 ; gain = 557.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1720.871 ; gain = 657.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1720.871 ; gain = 657.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1730.660 ; gain = 667.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.461 ; gain = 683.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.461 ; gain = 683.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.461 ; gain = 683.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.461 ; gain = 683.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.461 ; gain = 683.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.461 ; gain = 683.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |zynq_mpsoc_zynq_ultra_ps_e_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |zynq_mpsoc_zynq_ultra_ps_e_0 |     1|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.461 ; gain = 683.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1746.461 ; gain = 671.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.461 ; gain = 683.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1746.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bbb61bb2
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1784.676 ; gain = 1202.602
INFO: [Common 17-1381] The checkpoint 'E:/x/shef/shef_stage1_handoff_proof/shef_stage1_handoff_proof.runs/synth_1/zynq_mpsoc_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_mpsoc_wrapper_utilization_synth.rpt -pb zynq_mpsoc_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 20 13:59:56 2025...
