vhdl xil_defaultlib  \
"../../../bd/project_design_1/sim/project_design_1.vhd" \

nosort
