{"vcs1":{"timestamp_begin":1681615274.439547429, "rt":0.67, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681615275.147829470, "rt":0.92, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681615276.096241382, "rt":0.70, "ut":0.07, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681615274.146437413}
{"VCS_COMP_START_TIME": 1681615274.146437413}
{"VCS_COMP_END_TIME": 1681615277.313823941}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222680}}
