Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: elevator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "elevator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "elevator"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : elevator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\ssd.vhd" into library work
Parsing entity <ssd>.
Parsing architecture <behavioral> of entity <ssd>.
Parsing VHDL file "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\registeer.vhd" into library work
Parsing entity <registru>.
Parsing architecture <behavioral> of entity <registru>.
Parsing VHDL file "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\raam.vhd" into library work
Parsing entity <memram>.
Parsing architecture <Behavioral> of entity <memram>.
Parsing VHDL file "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\nice_display.vhd" into library work
Parsing entity <nice_display>.
Parsing architecture <behavioral> of entity <nice_display>.
Parsing VHDL file "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\divizor.vhd" into library work
Parsing entity <divizor>.
Parsing architecture <behavioral> of entity <divizor>.
Parsing VHDL file "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\debounceer.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <behavioral> of entity <debouncer>.
Parsing VHDL file "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\counteer.vhd" into library work
Parsing entity <counter>.
Parsing architecture <behavioral> of entity <counter>.
Parsing VHDL file "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\elevator_final_bun.vhd" into library work
Parsing entity <elevator>.
Parsing architecture <behavioral> of entity <elevator>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <elevator> (architecture <behavioral>) from library <work>.

Elaborating entity <memram> (architecture <Behavioral>) from library <work>.

Elaborating entity <debouncer> (architecture <behavioral>) from library <work>.

Elaborating entity <counter> (architecture <behavioral>) from library <work>.

Elaborating entity <registru> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\registeer.vhd" Line 30. Case statement is complete. others clause is never selected

Elaborating entity <divizor> (architecture <behavioral>) from library <work>.

Elaborating entity <nice_display> (architecture <behavioral>) from library <work>.

Elaborating entity <ssd> (architecture <behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <elevator>.
    Related source file is "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\elevator_final_bun.vhd".
    Summary:
	no macro.
Unit <elevator> synthesized.

Synthesizing Unit <memram>.
    Related source file is "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\raam.vhd".
    Found 16x4-bit single-port RAM <Mram_stocare> for signal <stocare>.
    Found 4-bit register for signal <date_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
Unit <memram> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\debounceer.vhd".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q3>.
    Found 16-bit register for signal <contor>.
    Found 16-bit subtractor for signal <GND_7_o_GND_7_o_sub_1_OUT<15:0>> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\counteer.vhd".
    Found 4-bit register for signal <etajj>.
    Found 4-bit adder for signal <etajj[3]_GND_8_o_add_0_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <registru>.
    Related source file is "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\registeer.vhd".
    Found 4-bit register for signal <iesire>.
    Found 4-bit adder for signal <iesire[3]_GND_9_o_add_4_OUT> created at line 29.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_2_OUT<3:0>> created at line 28.
    Found 4-bit comparator lessequal for signal <etajdemers[3]_iesire[3]_LessThan_1_o> created at line 28
    Found 4-bit comparator lessequal for signal <iesire[3]_etajdemers[3]_LessThan_4_o> created at line 29
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <registru> synthesized.

Synthesizing Unit <divizor>.
    Related source file is "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\divizor.vhd".
    Found 32-bit register for signal <counter>.
    Found 1-bit register for signal <semnal_divizat>.
    Found 32-bit adder for signal <counter[31]_GND_10_o_add_1_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <divizor> synthesized.

Synthesizing Unit <nice_display>.
    Related source file is "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\nice_display.vhd".
    Found 16x4-bit Read Only RAM for signal <floor1>
    Found 16x4-bit Read Only RAM for signal <semnal1>
    Found 16x4-bit Read Only RAM for signal <date_scoase1>
    Summary:
	inferred   3 RAM(s).
	inferred  15 Multiplexer(s).
Unit <nice_display> synthesized.

Synthesizing Unit <ssd>.
    Related source file is "C:\Users\ANDREEA\Downloads\elevator_final_bun\elevator_final_bun\ssd.vhd".
    Found 16-bit register for signal <contor>.
    Found 16-bit adder for signal <contor[15]_GND_12_o_add_0_OUT> created at line 27.
    Found 16x7-bit Read Only RAM for signal <catod>
    Found 8x7-bit Read Only RAM for signal <_n0033>
    Found 1-bit 6-to-1 multiplexer for signal <contor[15]_y_temp[3]_Mux_4_o> created at line 46.
    Found 1-bit 6-to-1 multiplexer for signal <contor[15]_y_temp[2]_Mux_6_o> created at line 46.
    Found 1-bit 6-to-1 multiplexer for signal <contor[15]_y_temp[1]_Mux_8_o> created at line 46.
    Found 1-bit 6-to-1 multiplexer for signal <contor[15]_y_temp[0]_Mux_10_o> created at line 46.
WARNING:Xst:737 - Found 1-bit latch for signal <y_temp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_temp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_temp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_temp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   4 Multiplexer(s).
Unit <ssd> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x4-bit single-port RAM                              : 1
 16x4-bit single-port Read Only RAM                    : 3
 16x7-bit single-port Read Only RAM                    : 1
 8x7-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit addsub                                          : 1
# Registers                                            : 10
 1-bit register                                        : 4
 16-bit register                                       : 2
 32-bit register                                       : 1
 4-bit register                                        : 3
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 2
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 21
 1-bit 6-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <etajj>: 1 register on signal <etajj>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <contor>: 1 register on signal <contor>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <divizor>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <divizor> synthesized (advanced).

Synthesizing (advanced) Unit <memram>.
INFO:Xst:3231 - The small RAM <Mram_stocare> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <adresa>        |          |
    |     diA            | connected to signal <date_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memram> synthesized (advanced).

Synthesizing (advanced) Unit <nice_display>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_floor1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <floor>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <floor1>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_semnal1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <semnal>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <semnal1>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_date_scoase1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <date_scoase>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <date_scoase1>  |          |
    -----------------------------------------------------------------------
Unit <nice_display> synthesized (advanced).

Synthesizing (advanced) Unit <registru>.
The following registers are absorbed into counter <iesire>: 1 register on signal <iesire>.
Unit <registru> synthesized (advanced).

Synthesizing (advanced) Unit <ssd>.
The following registers are absorbed into counter <contor>: 1 register on signal <contor>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0033> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <contor>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_catod> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <y_temp>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <catod>         |          |
    -----------------------------------------------------------------------
Unit <ssd> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x4-bit single-port distributed RAM                  : 1
 16x4-bit single-port distributed Read Only RAM        : 3
 16x7-bit single-port distributed Read Only RAM        : 1
 8x7-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 5
 16-bit down counter                                   : 1
 16-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 2
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 19
 1-bit 6-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <elevator> ...

Optimizing unit <ssd> ...

Optimizing unit <registru> ...
WARNING:Xst:1293 - FF/Latch <step5/counter_27> has a constant value of 0 in block <elevator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <step5/counter_28> has a constant value of 0 in block <elevator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <step5/counter_29> has a constant value of 0 in block <elevator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <step5/counter_30> has a constant value of 0 in block <elevator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <step5/counter_31> has a constant value of 0 in block <elevator>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <step2/contor_0> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_0> 
INFO:Xst:3203 - The FF/Latch <step2/contor_1> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_1> 
INFO:Xst:3203 - The FF/Latch <step2/contor_2> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_2> 
INFO:Xst:3203 - The FF/Latch <step2/contor_3> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_3> 
INFO:Xst:3203 - The FF/Latch <step2/contor_4> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_4> 
INFO:Xst:3203 - The FF/Latch <step2/contor_5> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_5> 
INFO:Xst:3203 - The FF/Latch <step2/contor_6> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_6> 
INFO:Xst:3203 - The FF/Latch <step2/contor_7> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_7> 
INFO:Xst:3203 - The FF/Latch <step2/contor_8> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_8> 
INFO:Xst:3203 - The FF/Latch <step2/contor_9> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_9> 
INFO:Xst:3203 - The FF/Latch <step2/contor_10> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_10> 
INFO:Xst:3203 - The FF/Latch <step2/contor_11> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_11> 
INFO:Xst:3203 - The FF/Latch <step2/contor_12> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_12> 
INFO:Xst:3203 - The FF/Latch <step2/contor_13> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_13> 
INFO:Xst:3203 - The FF/Latch <step2/contor_14> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_14> 
INFO:Xst:3203 - The FF/Latch <step2/contor_15> in Unit <elevator> is the opposite to the following FF/Latch, which will be removed : <step7/contor_15> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block elevator, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : elevator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 215
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 27
#      LUT2                        : 4
#      LUT3                        : 9
#      LUT4                        : 20
#      LUT5                        : 3
#      LUT6                        : 43
#      MUXCY                       : 41
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 43
# FlipFlops/Latches                : 63
#      FD                          : 18
#      FDC                         : 27
#      FDCE                        : 8
#      FDE                         : 6
#      LD                          : 4
# RAMS                             : 4
#      RAM32X1S                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 10
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              63  out of  126800     0%  
 Number of Slice LUTs:                  132  out of  63400     0%  
    Number used as Logic:               128  out of  63400     0%  
    Number used as Memory:                4  out of  19000     0%  
       Number used as RAM:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    133
   Number with an unused Flip Flop:      70  out of    133    52%  
   Number with an unused LUT:             1  out of    133     0%  
   Number of fully used LUT-FF pairs:    62  out of    133    46%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    210    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------+-------+
Clock Signal                             | Clock buffer(FF name)  | Load  |
-----------------------------------------+------------------------+-------+
clk                                      | BUFGP                  | 59    |
step7/Mram__n00336(step7/Mram__n003361:O)| NONE(*)(step7/y_temp_0)| 4     |
step5/semnal_divizat                     | NONE(step4/iesire_3)   | 4     |
-----------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.317ns (Maximum Frequency: 301.455MHz)
   Minimum input arrival time before clock: 2.522ns
   Maximum output required time after clock: 1.964ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.317ns (frequency: 301.455MHz)
  Total number of paths / destination ports: 1311 / 60
-------------------------------------------------------------------------
Delay:               3.317ns (Levels of Logic = 29)
  Source:            step5/counter_0 (FF)
  Destination:       step5/counter_26 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: step5/counter_0 to step5/counter_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.478   0.405  step5/counter_0 (step5/counter_0)
     INV:I->O              1   0.146   0.000  step5/Mcount_counter_lut<0>_INV_0 (step5/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.472   0.000  step5/Mcount_counter_cy<0> (step5/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<1> (step5/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<2> (step5/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<3> (step5/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<4> (step5/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<5> (step5/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<6> (step5/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<7> (step5/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<8> (step5/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<9> (step5/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<10> (step5/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<11> (step5/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<12> (step5/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<13> (step5/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<14> (step5/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<15> (step5/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<16> (step5/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<17> (step5/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<18> (step5/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<19> (step5/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<20> (step5/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<21> (step5/Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<22> (step5/Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<23> (step5/Mcount_counter_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  step5/Mcount_counter_cy<24> (step5/Mcount_counter_cy<24>)
     MUXCY:CI->O           0   0.029   0.000  step5/Mcount_counter_cy<25> (step5/Mcount_counter_cy<25>)
     XORCY:CI->O           1   0.510   0.421  step5/Mcount_counter_xor<26> (Result<26>)
     LUT6:I5->O            1   0.124   0.000  step5/Mcount_counter_eqn_261 (step5/Mcount_counter_eqn_26)
     FDC:D                     0.030          step5/counter_26
    ----------------------------------------
    Total                      3.317ns (2.491ns logic, 0.826ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'step5/semnal_divizat'
  Clock period: 2.730ns (frequency: 366.300MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               2.730ns (Levels of Logic = 3)
  Source:            step4/iesire_0 (FF)
  Destination:       step4/iesire_3 (FF)
  Source Clock:      step5/semnal_divizat rising
  Destination Clock: step5/semnal_divizat rising

  Data Path: step4/iesire_0 to step4/iesire_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.478   0.480  step4/iesire_0 (step4/iesire_0)
     LUT3:I2->O            1   0.124   0.421  step4/_n0036_inv5_SW0_SW0 (N11)
     LUT6:I5->O            1   0.124   0.421  step4/_n0036_inv5_SW0 (N9)
     LUT6:I5->O            4   0.124   0.419  step4/_n0036_inv5 (step4/_n0036_inv)
     FDCE:CE                   0.139          step4/iesire_0
    ----------------------------------------
    Total                      2.730ns (0.989ns logic, 1.741ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 77 / 65
-------------------------------------------------------------------------
Offset:              1.755ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       step5/semnal_divizat (FF)
  Destination Clock: clk rising

  Data Path: reset to step5/semnal_divizat
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.001   1.092  reset_IBUF (reset_IBUF)
     LUT6:I0->O            1   0.124   0.399  step5/_n0028_inv1 (step5/_n0028_inv)
     FDE:CE                    0.139          step5/semnal_divizat
    ----------------------------------------
    Total                      1.755ns (0.264ns logic, 1.491ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'step7/Mram__n00336'
  Total number of paths / destination ports: 17 / 4
-------------------------------------------------------------------------
Offset:              2.018ns (Levels of Logic = 4)
  Source:            floor<3> (PAD)
  Destination:       step7/y_temp_0 (LATCH)
  Destination Clock: step7/Mram__n00336 falling

  Data Path: floor<3> to step7/y_temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.972  floor_3_IBUF (floor_3_IBUF)
     LUT6:I1->O            1   0.124   0.421  step7/Mmux_contor[15]_y_temp[0]_Mux_10_o13 (step7/Mmux_contor[15]_y_temp[0]_Mux_10_o12)
     LUT5:I4->O            1   0.124   0.000  step7/Mmux_contor[15]_y_temp[0]_Mux_10_o15_F (N13)
     MUXF7:I0->O           1   0.365   0.000  step7/Mmux_contor[15]_y_temp[0]_Mux_10_o15 (step7/contor[15]_y_temp[0]_Mux_10_o)
     LD:D                      0.011          step7/y_temp_0
    ----------------------------------------
    Total                      2.018ns (0.625ns logic, 1.393ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'step5/semnal_divizat'
  Total number of paths / destination ports: 35 / 12
-------------------------------------------------------------------------
Offset:              2.522ns (Levels of Logic = 4)
  Source:            dir (PAD)
  Destination:       step4/iesire_3 (FF)
  Destination Clock: step5/semnal_divizat rising

  Data Path: dir to step4/iesire_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.749  dir_IBUF (dir_IBUF)
     LUT3:I0->O            1   0.124   0.421  step4/_n0036_inv5_SW0_SW0 (N11)
     LUT6:I5->O            1   0.124   0.421  step4/_n0036_inv5_SW0 (N9)
     LUT6:I5->O            4   0.124   0.419  step4/_n0036_inv5 (step4/_n0036_inv)
     FDCE:CE                   0.139          step4/iesire_0
    ----------------------------------------
    Total                      2.522ns (0.512ns logic, 2.010ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              1.802ns (Levels of Logic = 2)
  Source:            step2/contor_14 (FF)
  Destination:       date_out<5> (PAD)
  Source Clock:      clk rising

  Data Path: step2/contor_14 to date_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.478   0.801  step2/contor_14 (step2/contor_14)
     LUT3:I0->O            1   0.124   0.399  step7/Mram__n003351 (date_out_5_OBUF)
     OBUF:I->O                 0.000          date_out_5_OBUF (date_out<5>)
    ----------------------------------------
    Total                      1.802ns (0.602ns logic, 1.200ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'step7/Mram__n00336'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              1.964ns (Levels of Logic = 2)
  Source:            step7/y_temp_0 (LATCH)
  Destination:       cathode<6> (PAD)
  Source Clock:      step7/Mram__n00336 falling

  Data Path: step7/y_temp_0 to cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.625   0.816  step7/y_temp_0 (step7/y_temp_0)
     LUT4:I0->O            1   0.124   0.399  step7/Mram_catod41 (cathode_4_OBUF)
     OBUF:I->O                 0.000          cathode_4_OBUF (cathode<4>)
    ----------------------------------------
    Total                      1.964ns (0.749ns logic, 1.215ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.317|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock step5/semnal_divizat
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk                 |    2.786|         |         |         |
step5/semnal_divizat|    2.730|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock step7/Mram__n00336
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk                 |         |         |    2.547|         |
step5/semnal_divizat|         |         |    2.877|         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.50 secs
 
--> 

Total memory usage is 4617600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :   23 (   0 filtered)

