

================================================================
== Vitis HLS Report for 'linear_combination'
================================================================
* Date:           Tue Jun 28 01:00:42 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     2646|    19311|  26.460 us|  0.193 ms|  2646|  19311|     none|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1      |       60|       60|         1|          -|          -|      60|        no|
        |- LOOP_LC1    |      303|    16968|       303|          -|          -|  1 ~ 56|        no|
        | + LOOP_LC12  |      300|      300|         5|          -|          -|      60|        no|
        |- LOOP_LC2    |     2280|     2280|        38|          -|          -|      60|        no|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    158|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     394|    238|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    279|    -|
|Register         |        -|    -|     156|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    1|     550|    675|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |urem_32ns_6ns_5_36_seq_1_U1  |urem_32ns_6ns_5_36_seq_1  |        0|   0|  394|  238|    0|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                        |                          |        0|   0|  394|  238|    0|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_32ns_32_4_1_U2  |mac_muladd_8ns_8ns_32ns_32_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |accumulators_U  |linear_combination_accumulators  |        1|  0|   0|    0|    60|   32|     1|         1920|
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                 |        1|  0|   0|    0|    60|   32|     1|         1920|
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln101_fu_276_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln103_3_fu_302_p2  |         +|   0|  0|  17|          17|          17|
    |add_ln103_fu_297_p2    |         +|   0|  0|  17|          17|          17|
    |add_ln107_fu_316_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln97_fu_213_p2     |         +|   0|  0|  14|           6|           1|
    |empty_32_fu_196_p2     |         +|   0|  0|  14|           6|           1|
    |empty_36_fu_228_p2     |         +|   0|  0|  14|           9|           9|
    |empty_35_fu_262_p2     |         -|   0|  0|  14|          13|          13|
    |exitcond136_fu_207_p2  |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln101_fu_291_p2   |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln107_fu_327_p2   |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln97_fu_223_p2    |      icmp|   0|  0|  10|           6|           6|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 158|         104|          78|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |accumulators_address0  |   20|          4|    6|         24|
    |accumulators_d0        |   14|          3|   32|         96|
    |ap_NS_fsm              |  209|         48|    1|         48|
    |empty_reg_147          |    9|          2|    6|         12|
    |i_3_reg_181            |    9|          2|    6|         12|
    |i_reg_158              |    9|          2|    6|         12|
    |j_reg_170              |    9|          2|    6|         12|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  279|         63|   63|        216|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |accumulators_addr_6_reg_411  |   6|   0|    6|          0|
    |add_ln101_reg_398            |   6|   0|    6|          0|
    |add_ln107_reg_421            |   6|   0|    6|          0|
    |add_ln97_reg_375             |   6|   0|    6|          0|
    |ap_CS_fsm                    |  47|   0|   47|          0|
    |empty_reg_147                |   6|   0|    6|          0|
    |i_3_reg_181                  |   6|   0|    6|          0|
    |i_reg_158                    |   6|   0|    6|          0|
    |j_reg_170                    |   6|   0|    6|          0|
    |p_cast_reg_388               |  15|   0|   17|          2|
    |reg_192                      |  32|   0|   32|          0|
    |zext_ln101_reg_393           |   8|   0|   16|          8|
    |zext_ln107_reg_426           |   6|   0|   64|         58|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 156|   0|  224|         68|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  linear_combination|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  linear_combination|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  linear_combination|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  linear_combination|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  linear_combination|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  linear_combination|  return value|
|P1_address0         |  out|   17|   ap_memory|                  P1|         array|
|P1_ce0              |  out|    1|   ap_memory|                  P1|         array|
|P1_q0               |   in|    8|   ap_memory|                  P1|         array|
|oil_space_address0  |  out|    9|   ap_memory|           oil_space|         array|
|oil_space_ce0       |  out|    1|   ap_memory|           oil_space|         array|
|oil_space_q0        |   in|    8|   ap_memory|           oil_space|         array|
|vecs                |   in|   17|     ap_none|                vecs|        scalar|
|coeffs              |   in|    9|     ap_none|              coeffs|        scalar|
|len                 |   in|    6|     ap_none|                 len|        scalar|
|out_r_address0      |  out|    6|   ap_memory|               out_r|         array|
|out_r_ce0           |  out|    1|   ap_memory|               out_r|         array|
|out_r_we0           |  out|    1|   ap_memory|               out_r|         array|
|out_r_d0            |  out|    5|   ap_memory|               out_r|         array|
+--------------------+-----+-----+------------+--------------------+--------------+

