Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Aug 27 10:43:40 2025
| Host         : LAPTOP-PPEH9OE5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MemorySequency_control_sets_placed.rpt
| Design       : MemorySequency
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   100 |
|    Minimum number of control sets                        |   100 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   689 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   100 |
| >= 0 to < 4        |    97 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |              64 |           64 |
| No           | Yes                   | No                     |              59 |           39 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              31 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+-----------------------------+------------------+----------------+--------------+
|         Clock Signal         | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------+-----------------------------+------------------+----------------+--------------+
|  counter_reg[12]_LDC_i_1_n_0 |               | counter_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[13]_LDC_i_1_n_0 |               | counter_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[8]_LDC_i_1_n_0  |               | counter_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[12]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[13]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[10]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[14]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[15]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[11]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[14]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[21]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[23]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[19]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[20]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[20]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[24]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[24]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[15]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[16]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[18]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[17]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[18]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[21]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[22]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[16]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[19]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[23]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[22]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[17]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[26]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[28]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[28]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[31]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[25]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[27]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[27]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[31]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[29]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[26]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[29]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[30]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[30]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[25]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               | counter_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  counter_reg[10]_LDC_i_1_n_0 |               | counter_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |               |                             |                1 |              1 |         1.00 |
|  counter_reg[15]_LDC_i_1_n_0 |               | counter_reg[15]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[11]_LDC_i_1_n_0 |               | counter_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[0]_LDC_i_1_n_0  |               | counter_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  counter_reg[14]_LDC_i_1_n_0 |               | counter_reg[14]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[21]_LDC_i_1_n_0 |               | counter_reg[21]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[23]_LDC_i_1_n_0 |               | counter_reg[23]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[19]_LDC_i_1_n_0 |               | counter_reg[19]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[20]_LDC_i_1_n_0 |               | counter_reg[20]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[24]_LDC_i_1_n_0 |               | counter_reg[24]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[17]_LDC_i_1_n_0 |               | counter_reg[17]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[18]_LDC_i_1_n_0 |               | counter_reg[18]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[22]_LDC_i_1_n_0 |               | counter_reg[22]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[1]_LDC_i_1_n_0  |               | counter_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  counter_reg[16]_LDC_i_1_n_0 |               | counter_reg[16]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[4]_LDC_i_1_n_0  |               | counter_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  counter_reg[5]_LDC_i_1_n_0  |               | counter_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  counter_reg[28]_LDC_i_1_n_0 |               | counter_reg[28]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[27]_LDC_i_1_n_0 |               | counter_reg[27]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[3]_LDC_i_1_n_0  |               | counter_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  counter_reg[6]_LDC_i_1_n_0  |               | counter_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  counter_reg[2]_LDC_i_1_n_0  |               | counter_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  counter_reg[31]_LDC_i_1_n_0 |               | counter_reg[31]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[26]_LDC_i_1_n_0 |               | counter_reg[26]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[29]_LDC_i_1_n_0 |               | counter_reg[29]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[30]_LDC_i_1_n_0 |               | counter_reg[30]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[25]_LDC_i_1_n_0 |               | counter_reg[25]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[7]_LDC_i_1_n_0  |               | counter_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  counter_reg[9]_LDC_i_1_n_0  |               | counter_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_out_BUFG                |               |                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               |               | u_ClkDiv/clear              |                7 |             27 |         3.86 |
|  clk_out_BUFG                | freq_ctrl     | freq_ctrl[31]_i_3_n_0       |                7 |             31 |         4.43 |
+------------------------------+---------------+-----------------------------+------------------+----------------+--------------+


