{
  'attributes' => {
    'HDLCodeGenStatus' => 0.0,
    'HDL_PATH' => '/home/heystek/heystek_thesis/thesis',
    'TEMP' => '/tmp',
    'TMP' => '/tmp',
    'Temp' => '/tmp',
    'Tmp' => '/tmp',
    'base_system_period_hardware' => 6.25,
    'base_system_period_simulink' => 1.0,
    'block_icon_display' => 'Default',
    'ce_clr' => 0.0,
    'clock_domain' => 'default',
    'clock_loc' => 'd7hack',
    'clock_wrapper' => 'Clock Enables',
    'compilation' => 'NGC Netlist',
    'compilation_lut' => {
      'keys' => [
        'HDL Netlist',
        'NGC Netlist',
      ],
      'values' => [
        'target1',
        'target2',
      ],
    },
    'compilation_target' => 'NGC Netlist',
    'core_generation' => 1.0,
    'core_is_deployed' => 0.0,
    'coregen_core_generation_tmpdir' => '/tmp/sysgentmp-heystek/cg_wk/c6a6c87cf59a574a0',
    'coregen_part_family' => 'virtex6',
    'createTestbench' => 0,
    'create_interface_document' => 'off',
    'dbl_ovrd' => -1.0,
    'dcm_info' => {},
    'dcm_input_clock_period' => 100.0,
    'deprecated_control' => 'off',
    'design' => 'window_design',
    'design_full_path' => '/home/heystek/heystek_thesis/thesis/window_design.slx',
    'device' => 'xc6vsx475t-1ff1759',
    'device_speed' => '-1',
    'directory' => '/home/heystek/heystek_thesis/thesis/window_design/sysgen',
    'disregard_subsystem_handles' => [
      76639.00036621094,
      76840.00012207031,
      77041.00012207031,
      77242.00012207031,
    ],
    'dsp_cache_root_path' => '/tmp/sysgentmp-heystek',
    'entityNamingInstrs' => {
      'nameMap' => undef,
      'namesAlreadyUsed' => undef,
    },
    'fileAttributes' => {
      'addsb_11_0_41035397f321bdbe.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_41035397f321bdbe.vhd' => { 'producer' => 'coregen', },
      'addsb_11_0_eef67c1cc12cdbba.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_eef67c1cc12cdbba.vhd' => { 'producer' => 'coregen', },
      'addsb_11_0_f454c284b642f5dc.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_f454c284b642f5dc.vhd' => { 'producer' => 'coregen', },
      'cntr_11_0_194d0b827fc4f25b.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_194d0b827fc4f25b.vhd' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72d.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72d.ngc' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72d.vhd' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_0.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_1.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_10.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_11.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_12.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_13.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_14.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_15.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_16.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_17.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_18.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_19.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_2.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_20.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_21.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_22.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_23.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_24.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_25.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_26.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_3.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_4.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_5.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_6.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_7.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_8.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_9.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_46baa3903c43d72dfilt_decode_rom.mif' => { 'producer' => 'coregen', },
      'mult_11_2_91a8474c05889d6d.ngc' => { 'producer' => 'coregen', },
      'mult_11_2_91a8474c05889d6d.vhd' => { 'producer' => 'coregen', },
      'nonleaf_results.vhd' => { 'producer' => 'nonleafNetlister', },
      'producer' => 'coregen',
    },
    'files' => [
      'xlpersistentdff.ngc',
      '/home/heystek/heystek_thesis/thesis/window_design/sysgen/sysgen/perl_results.vhd',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_16.mif',
      'cntr_11_0_194d0b827fc4f25b.vhd',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_21.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_19.mif',
      'addsb_11_0_41035397f321bdbe.ngc',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_24.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_13.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dfilt_decode_rom.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_14.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_6.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_2.mif',
      'fr_cmplr_v5_0_46baa3903c43d72d.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_7.mif',
      'addsb_11_0_f454c284b642f5dc.ngc',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_23.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_22.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_3.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_11.mif',
      'mult_11_2_91a8474c05889d6d.ngc',
      'cntr_11_0_194d0b827fc4f25b.ngc',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_10.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_25.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_17.mif',
      'fr_cmplr_v5_0_46baa3903c43d72d.ngc',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_8.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_5.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_18.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_4.mif',
      'addsb_11_0_eef67c1cc12cdbba.ngc',
      'mult_11_2_91a8474c05889d6d.vhd',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_20.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_9.mif',
      'addsb_11_0_f454c284b642f5dc.vhd',
      'addsb_11_0_41035397f321bdbe.vhd',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_0.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_12.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_26.mif',
      'addsb_11_0_eef67c1cc12cdbba.vhd',
      'fr_cmplr_v5_0_46baa3903c43d72d.vhd',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_1.mif',
      'fr_cmplr_v5_0_46baa3903c43d72dCOEFF_auto0_15.mif',
      'nonleaf_results.vhd',
      'synopsis',
    ],
    'fxdptinstalled' => 0.0,
    'generateUsing71FrontEnd' => 1,
    'generating_island_subsystem_handle' => 74718.00024414062,
    'generating_subsystem_handle' => 74718.00024414062,
    'generation_directory' => './window_design/sysgen',
    'hdlDir' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen/hdl',
    'hdlKind' => 'vhdl',
    'hdl_path' => '/home/heystek/heystek_thesis/thesis',
    'impl_file' => 'ISE Defaults*',
    'incr_netlist' => 'off',
    'isdeployed' => 0,
    'ise_version' => '14.7i',
    'master_sysgen_token_handle' => 74719.00012207031,
    'matlab' => '/opt/Matlab',
    'matlab_fixedpoint' => 0.0,
    'mdlHandle' => 74718.00024414062,
    'mdlPath' => '/home/heystek/heystek_thesis/thesis/window_design.mdl',
    'modelDiagnostics' => [
      {
        'count' => 1603.0,
        'isMask' => 0.0,
        'type' => 'window_design Total blocks',
      },
      {
        'count' => 2.0,
        'isMask' => 0.0,
        'type' => 'Bias',
      },
      {
        'count' => 18.0,
        'isMask' => 0.0,
        'type' => 'Constant',
      },
      {
        'count' => 12.0,
        'isMask' => 0.0,
        'type' => 'Delay',
      },
      {
        'count' => 3.0,
        'isMask' => 0.0,
        'type' => 'DiscretePulseGenerator',
      },
      {
        'count' => 37.0,
        'isMask' => 0.0,
        'type' => 'From',
      },
      {
        'count' => 3.0,
        'isMask' => 0.0,
        'type' => 'Gain',
      },
      {
        'count' => 38.0,
        'isMask' => 0.0,
        'type' => 'Goto',
      },
      {
        'count' => 345.0,
        'isMask' => 0.0,
        'type' => 'Inport',
      },
      {
        'count' => 4.0,
        'isMask' => 0.0,
        'type' => 'Logic',
      },
      {
        'count' => 351.0,
        'isMask' => 0.0,
        'type' => 'Outport',
      },
      {
        'count' => 1.0,
        'isMask' => 0.0,
        'type' => 'RandomNumber',
      },
      {
        'count' => 16.0,
        'isMask' => 0.0,
        'type' => 'RelationalOperator',
      },
      {
        'count' => 609.0,
        'isMask' => 0.0,
        'type' => 'S-Function',
      },
      {
        'count' => 4.0,
        'isMask' => 0.0,
        'type' => 'Scope',
      },
      {
        'count' => 1.0,
        'isMask' => 0.0,
        'type' => 'Sin',
      },
      {
        'count' => 135.0,
        'isMask' => 0.0,
        'type' => 'SubSystem',
      },
      {
        'count' => 1.0,
        'isMask' => 0.0,
        'type' => 'Sum',
      },
      {
        'count' => 23.0,
        'isMask' => 0.0,
        'type' => 'Terminator',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Band-Limited White Noise.',
      },
      {
        'count' => 16.0,
        'isMask' => 1.0,
        'type' => 'Compare To Constant',
      },
      {
        'count' => 12.0,
        'isMask' => 1.0,
        'type' => 'Downsample',
      },
      {
        'count' => 68.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Adder/Subtracter Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Arithmetic Relational Operator Block',
      },
      {
        'count' => 4.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Assert Block',
      },
      {
        'count' => 4.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Binary Shift Operator Block',
      },
      {
        'count' => 42.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Bit Slice Extractor Block',
      },
      {
        'count' => 18.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Bus Concatenator Block',
      },
      {
        'count' => 8.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Bus Multiplexer Block',
      },
      {
        'count' => 72.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Constant Block Block',
      },
      {
        'count' => 2.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Counter Block',
      },
      {
        'count' => 79.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Delay Block',
      },
      {
        'count' => 4.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Disregard Subsystem For Generation Block',
      },
      {
        'count' => 2.0,
        'isMask' => 1.0,
        'type' => 'Xilinx FIR Compiler 5.0 Block',
      },
      {
        'count' => 34.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Gateway In Block',
      },
      {
        'count' => 28.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Gateway Out Block',
      },
      {
        'count' => 10.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Inverter Block',
      },
      {
        'count' => 4.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Logical Block Block',
      },
      {
        'count' => 80.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Multiplier Block',
      },
      {
        'count' => 64.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Register Block',
      },
      {
        'count' => 4.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Single Port Random Access Memory Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx System Generator Block',
      },
      {
        'count' => 28.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Type Converter Block',
      },
      {
        'count' => 41.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Type Reinterpreter Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'adc',
      },
      {
        'count' => 20.0,
        'isMask' => 1.0,
        'type' => 'adder_tree',
      },
      {
        'count' => 2.0,
        'isMask' => 1.0,
        'type' => 'dec_fir',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'edge_detect',
      },
      {
        'count' => 8.0,
        'isMask' => 1.0,
        'type' => 'fir_col',
      },
      {
        'count' => 32.0,
        'isMask' => 1.0,
        'type' => 'fir_tap',
      },
      {
        'count' => 16.0,
        'isMask' => 1.0,
        'type' => 'munge',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'posedge',
      },
      {
        'count' => 2.0,
        'isMask' => 1.0,
        'type' => 'ri_to_c',
      },
      {
        'count' => 5.0,
        'isMask' => 1.0,
        'type' => 'swreg',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'xsg core config',
      },
    ],
    'model_globals_initialized' => 1.0,
    'model_path' => '/home/heystek/heystek_thesis/thesis/window_design.mdl',
    'myxilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'netlistingWrapupScript' => 'java:com.xilinx.sysgen.netlister.DefaultWrapupNetlister',
    'ngc_config' => {
      'include_cf' => 0.0,
      'include_clockwrapper' => 1.0,
    },
    'ngc_files' => [ 'xlpersistentdff.ngc', ],
    'num_sim_cycles' => '10',
    'package' => 'ff1759',
    'part' => 'xc6vsx475t',
    'partFamily' => 'virtex6',
    'port_data_types_enabled' => 1.0,
    'preserve_hierarchy' => 0.0,
    'proj_type' => 'Project Navigator',
    'run_coregen' => '0',
    'sample_time_colors_enabled' => 0.0,
    'sampletimecolors' => 0.0,
    'sg_version' => '',
    'simulation_island_subsystem_handle' => 74718.00024414062,
    'simulinkName' => 'parking_lot',
    'simulink_accelerator_running' => 0.0,
    'simulink_debugger_running' => 0.0,
    'simulink_period' => 1.0,
    'speed' => '-1',
    'synth_file' => 'XST Defaults*',
    'synthesisTool' => 'XST',
    'synthesis_language' => 'vhdl',
    'synthesis_tool' => 'XST',
    'sysclk_period' => 6.25,
    'sysgen' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenRoot' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenTokenSettings' => {
      'base_system_period_hardware' => 6.25,
      'base_system_period_simulink' => 1.0,
      'block_icon_display' => 'Default',
      'ce_clr' => 0.0,
      'clock_loc' => 'd7hack',
      'clock_wrapper' => 'Clock Enables',
      'compilation' => 'NGC Netlist',
      'compilation_lut' => {
        'keys' => [
          'HDL Netlist',
          'NGC Netlist',
        ],
        'values' => [
          'target1',
          'target2',
        ],
      },
      'core_generation' => 1.0,
      'coregen_part_family' => 'virtex6',
      'create_interface_document' => 'off',
      'dbl_ovrd' => -1.0,
      'dcm_input_clock_period' => 100.0,
      'deprecated_control' => 'off',
      'directory' => './window_design/sysgen',
      'impl_file' => 'ISE Defaults*',
      'incr_netlist' => 'off',
      'master_sysgen_token_handle' => 74719.00012207031,
      'ngc_config' => {
        'include_cf' => 0.0,
        'include_clockwrapper' => 1.0,
      },
      'package' => 'ff1759',
      'part' => 'xc6vsx475t',
      'preserve_hierarchy' => 0.0,
      'proj_type' => 'Project Navigator',
      'simulation_island_subsystem_handle' => 74718.00024414062,
      'simulink_period' => 1.0,
      'speed' => '-1',
      'synth_file' => 'XST Defaults*',
      'synthesis_language' => 'vhdl',
      'synthesis_tool' => 'XST',
      'sysclk_period' => 6.25,
      'testbench' => 0,
      'trim_vbits' => 1.0,
      'xilinx_device' => 'xc6vsx475t-1ff1759',
      'xilinxfamily' => 'virtex6',
    },
    'sysgen_Root' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'systemClockPeriod' => 6.25,
    'tempdir' => '/tmp',
    'testbench' => 0,
    'tmpDir' => '/home/heystek/heystek_thesis/thesis/window_design/sysgen/sysgen',
    'trim_vbits' => 1.0,
    'use_strict_names' => 1,
    'user_tips_enabled' => 0.0,
    'usertemp' => '/tmp/sysgentmp-heystek',
    'using71Netlister' => 1,
    'verilog_files' => [
      'conv_pkg.v',
      'synth_reg.v',
      'synth_reg_w_init.v',
      'convert_type.v',
    ],
    'version' => '',
    'vhdl_files' => [
      'conv_pkg.vhd',
      'synth_reg.vhd',
      'synth_reg_w_init.vhd',
    ],
    'vsimtime' => '344.500000 ns',
    'xilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'xilinx_device' => 'xc6vsx475t-1ff1759',
    'xilinx_family' => 'virtex6',
    'xilinx_package' => 'ff1759',
    'xilinx_part' => 'xc6vsx475t',
    'xilinxdevice' => 'xc6vsx475t-1ff1759',
    'xilinxfamily' => 'virtex6',
    'xilinxpart' => 'xc6vsx475t',
  },
  'entityName' => '',
  'nets' => {
    'ce_1_sg_x84' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'ce_200_sg_x2' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'ce_logic_1_sg_x0' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'clk_1_sg_x84' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'clk_200_sg_x2' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'gateway_out1_net' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'gateway_out1_x0_net' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'gateway_out1_x1_net' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'gateway_out1_x2_net' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'gateway_out_net' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'gateway_out_x0_net' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'gateway_out_x1_net' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'gateway_out_x2_net' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'window_design_adc_user_data_valid_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_adc_user_datai0_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'window_design_adc_user_datai1_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'window_design_adc_user_datai2_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'window_design_adc_user_datai3_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'window_design_adc_user_dataq0_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'window_design_adc_user_dataq1_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'window_design_adc_user_dataq2_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'window_design_adc_user_dataq3_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'window_design_adc_user_outofrangei0_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_adc_user_outofrangei1_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_adc_user_outofrangeq0_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_adc_user_outofrangeq1_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_adc_user_sync0_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_adc_user_sync1_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_adc_user_sync2_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_adc_user_sync3_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_lo_0_shared_bram_addr_net' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'window_design_lo_0_shared_bram_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'window_design_lo_0_shared_bram_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'window_design_lo_0_shared_bram_we_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_lo_1_shared_bram_addr_net' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'window_design_lo_1_shared_bram_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'window_design_lo_1_shared_bram_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'window_design_lo_1_shared_bram_we_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_lo_2_shared_bram_addr_net' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'window_design_lo_2_shared_bram_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'window_design_lo_2_shared_bram_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'window_design_lo_2_shared_bram_we_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_lo_3_shared_bram_addr_net' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'window_design_lo_3_shared_bram_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'window_design_lo_3_shared_bram_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'window_design_lo_3_shared_bram_we_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'window_design_mixer_cnt_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'window_design_pol1_window1_dout_user_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'window_design_pol1_window1_sync_user_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'window_design_pol2_window1_dout_user_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'window_design_pol2_window1_sync_user_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
  },
  'subblocks' => {
    'default_clock_driver_window_design' => {
      'connections' => {
        'ce_1' => 'ce_1_sg_x84',
        'ce_200' => 'ce_200_sg_x2',
        'ce_logic_1' => 'ce_logic_1_sg_x0',
        'clk_1' => 'clk_1_sg_x84',
        'clk_200' => 'clk_200_sg_x2',
      },
      'entity' => {
        'attributes' => {
          'domain' => 'default',
          'isClkDriver' => 1,
        },
        'entityName' => 'default_clock_driver_window_design',
        'ports' => {
          'ce_1' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isCe' => 1,
              'period' => 1.0,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'ce_200' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isCe' => 1,
              'period' => 200.0,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'ce_logic_1' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isCeLogic' => 1,
              'period' => 1.0,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isClk' => 1,
              'period' => 1.0,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_200' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isClk' => 1,
              'period' => 200.0,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'default_clock_driver_window_design',
    },
    'gateway_out' => {
      'connections' => { 'gateway_out' => 'gateway_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out',
        'ports' => {
          'gateway_out' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_0_gateway_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_0/Gateway Out/Gateway Out',
              'source_block' => 'window_design/lo_0/Gateway Out',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out',
    },
    'gateway_out1' => {
      'connections' => { 'gateway_out1' => 'gateway_out1_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out1',
        'ports' => {
          'gateway_out1' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_0_gateway_out1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_0/Gateway Out1/Gateway Out1',
              'source_block' => 'window_design/lo_0/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out1',
    },
    'gateway_out1_x0' => {
      'connections' => { 'gateway_out1_x0' => 'gateway_out1_x0_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out1_x0',
        'ports' => {
          'gateway_out1_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_1_gateway_out1_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_1/Gateway Out1/Gateway Out1',
              'source_block' => 'window_design/lo_1/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out1_x0',
    },
    'gateway_out1_x1' => {
      'connections' => { 'gateway_out1_x1' => 'gateway_out1_x1_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out1_x1',
        'ports' => {
          'gateway_out1_x1' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_2_gateway_out1_x1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_2/Gateway Out1/Gateway Out1',
              'source_block' => 'window_design/lo_2/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out1_x1',
    },
    'gateway_out1_x2' => {
      'connections' => { 'gateway_out1_x2' => 'gateway_out1_x2_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out1_x2',
        'ports' => {
          'gateway_out1_x2' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_3_gateway_out1_x2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_3/Gateway Out1/Gateway Out1',
              'source_block' => 'window_design/lo_3/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out1_x2',
    },
    'gateway_out_x0' => {
      'connections' => { 'gateway_out_x0' => 'gateway_out_x0_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out_x0',
        'ports' => {
          'gateway_out_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_1_gateway_out_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_1/Gateway Out/Gateway Out',
              'source_block' => 'window_design/lo_1/Gateway Out',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out_x0',
    },
    'gateway_out_x1' => {
      'connections' => { 'gateway_out_x1' => 'gateway_out_x1_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out_x1',
        'ports' => {
          'gateway_out_x1' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_2_gateway_out_x1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_2/Gateway Out/Gateway Out',
              'source_block' => 'window_design/lo_2/Gateway Out',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out_x1',
    },
    'gateway_out_x2' => {
      'connections' => { 'gateway_out_x2' => 'gateway_out_x2_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out_x2',
        'ports' => {
          'gateway_out_x2' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_3_gateway_out_x2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_3/Gateway Out/Gateway Out',
              'source_block' => 'window_design/lo_3/Gateway Out',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out_x2',
    },
    'window_design' => {
      'connections' => {
        'ce_1' => 'ce_1_sg_x84',
        'ce_200' => 'ce_200_sg_x2',
        'ce_logic_1' => 'ce_logic_1_sg_x0',
        'clk_1' => 'clk_1_sg_x84',
        'clk_200' => 'clk_200_sg_x2',
        'gateway_out' => 'gateway_out_net',
        'gateway_out1' => 'gateway_out1_net',
        'gateway_out1_x0' => 'gateway_out1_x0_net',
        'gateway_out1_x1' => 'gateway_out1_x1_net',
        'gateway_out1_x2' => 'gateway_out1_x2_net',
        'gateway_out_x0' => 'gateway_out_x0_net',
        'gateway_out_x1' => 'gateway_out_x1_net',
        'gateway_out_x2' => 'gateway_out_x2_net',
        'window_design_adc_user_data_valid' => 'window_design_adc_user_data_valid_net',
        'window_design_adc_user_datai0' => 'window_design_adc_user_datai0_net',
        'window_design_adc_user_datai1' => 'window_design_adc_user_datai1_net',
        'window_design_adc_user_datai2' => 'window_design_adc_user_datai2_net',
        'window_design_adc_user_datai3' => 'window_design_adc_user_datai3_net',
        'window_design_adc_user_dataq0' => 'window_design_adc_user_dataq0_net',
        'window_design_adc_user_dataq1' => 'window_design_adc_user_dataq1_net',
        'window_design_adc_user_dataq2' => 'window_design_adc_user_dataq2_net',
        'window_design_adc_user_dataq3' => 'window_design_adc_user_dataq3_net',
        'window_design_adc_user_outofrangei0' => 'window_design_adc_user_outofrangei0_net',
        'window_design_adc_user_outofrangei1' => 'window_design_adc_user_outofrangei1_net',
        'window_design_adc_user_outofrangeq0' => 'window_design_adc_user_outofrangeq0_net',
        'window_design_adc_user_outofrangeq1' => 'window_design_adc_user_outofrangeq1_net',
        'window_design_adc_user_sync0' => 'window_design_adc_user_sync0_net',
        'window_design_adc_user_sync1' => 'window_design_adc_user_sync1_net',
        'window_design_adc_user_sync2' => 'window_design_adc_user_sync2_net',
        'window_design_adc_user_sync3' => 'window_design_adc_user_sync3_net',
        'window_design_lo_0_shared_bram_addr' => 'window_design_lo_0_shared_bram_addr_net',
        'window_design_lo_0_shared_bram_data_in' => 'window_design_lo_0_shared_bram_data_in_net',
        'window_design_lo_0_shared_bram_data_out' => 'window_design_lo_0_shared_bram_data_out_net',
        'window_design_lo_0_shared_bram_we' => 'window_design_lo_0_shared_bram_we_net',
        'window_design_lo_1_shared_bram_addr' => 'window_design_lo_1_shared_bram_addr_net',
        'window_design_lo_1_shared_bram_data_in' => 'window_design_lo_1_shared_bram_data_in_net',
        'window_design_lo_1_shared_bram_data_out' => 'window_design_lo_1_shared_bram_data_out_net',
        'window_design_lo_1_shared_bram_we' => 'window_design_lo_1_shared_bram_we_net',
        'window_design_lo_2_shared_bram_addr' => 'window_design_lo_2_shared_bram_addr_net',
        'window_design_lo_2_shared_bram_data_in' => 'window_design_lo_2_shared_bram_data_in_net',
        'window_design_lo_2_shared_bram_data_out' => 'window_design_lo_2_shared_bram_data_out_net',
        'window_design_lo_2_shared_bram_we' => 'window_design_lo_2_shared_bram_we_net',
        'window_design_lo_3_shared_bram_addr' => 'window_design_lo_3_shared_bram_addr_net',
        'window_design_lo_3_shared_bram_data_in' => 'window_design_lo_3_shared_bram_data_in_net',
        'window_design_lo_3_shared_bram_data_out' => 'window_design_lo_3_shared_bram_data_out_net',
        'window_design_lo_3_shared_bram_we' => 'window_design_lo_3_shared_bram_we_net',
        'window_design_mixer_cnt_user_data_out' => 'window_design_mixer_cnt_user_data_out_net',
        'window_design_pol1_window1_dout_user_data_in' => 'window_design_pol1_window1_dout_user_data_in_net',
        'window_design_pol1_window1_sync_user_data_in' => 'window_design_pol1_window1_sync_user_data_in_net',
        'window_design_pol2_window1_dout_user_data_in' => 'window_design_pol2_window1_dout_user_data_in_net',
        'window_design_pol2_window1_sync_user_data_in' => 'window_design_pol2_window1_sync_user_data_in_net',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'hdlKind' => 'vhdl',
          'isDesign' => 1,
          'simulinkName' => 'window_design',
        },
        'entityName' => 'window_design',
        'ports' => {
          'ce_1' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isCe' => 1,
              'is_subsys_port' => 1,
              'period' => 1.0,
              'subsys_port_index' => '0',
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'ce_200' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isCe' => 1,
              'is_subsys_port' => 1,
              'period' => 200.0,
              'subsys_port_index' => '1',
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'ce_logic_1' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isCe' => 1,
              'is_subsys_port' => 1,
              'period' => 1.0,
              'subsys_port_index' => '0',
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isClk' => 1,
              'is_subsys_port' => 1,
              'period' => 1.0,
              'subsys_port_index' => '0',
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_200' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isClk' => 1,
              'is_subsys_port' => 1,
              'period' => 200.0,
              'subsys_port_index' => '1',
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'gateway_out' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_0_gateway_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/Gateway Out',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out1' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_0_gateway_out1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '1',
              'simulinkName' => 'window_design/Gateway Out1',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out1_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_1_gateway_out1_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '6',
              'simulinkName' => 'window_design/Gateway Out1',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out1_x1' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_2_gateway_out1_x1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '11',
              'simulinkName' => 'window_design/Gateway Out1',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out1_x2' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_3_gateway_out1_x2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '16',
              'simulinkName' => 'window_design/Gateway Out1',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_1_gateway_out_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '5',
              'simulinkName' => 'window_design/Gateway Out',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out_x1' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_2_gateway_out_x1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '10',
              'simulinkName' => 'window_design/Gateway Out',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out_x2' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_design_lo_3_gateway_out_x2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '15',
              'simulinkName' => 'window_design/Gateway Out',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'window_design_adc_user_data_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_data_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_data_valid',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_adc_user_datai0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_datai0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/window_design_adc_user_datai0',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_design_adc_user_datai1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_datai1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '1',
              'simulinkName' => 'window_design/window_design_adc_user_datai1',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_design_adc_user_datai2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_datai2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '2',
              'simulinkName' => 'window_design/window_design_adc_user_datai2',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_design_adc_user_datai3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_datai3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '3',
              'simulinkName' => 'window_design/window_design_adc_user_datai3',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_design_adc_user_dataq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_dataq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '4',
              'simulinkName' => 'window_design/window_design_adc_user_dataq0',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_design_adc_user_dataq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_dataq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_dataq1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_design_adc_user_dataq2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_dataq2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '5',
              'simulinkName' => 'window_design/window_design_adc_user_dataq2',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_design_adc_user_dataq3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_dataq3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_dataq3',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_design_adc_user_outofrangei0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_outofrangei0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_outofrangei0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_adc_user_outofrangei1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_outofrangei1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_outofrangei1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_adc_user_outofrangeq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_outofrangeq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_outofrangeq0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_adc_user_outofrangeq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_outofrangeq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_outofrangeq1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_adc_user_sync0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_sync0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '6',
              'simulinkName' => 'window_design/window_design_adc_user_sync0',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_adc_user_sync1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_sync1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '7',
              'simulinkName' => 'window_design/window_design_adc_user_sync1',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_adc_user_sync2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_sync2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '8',
              'simulinkName' => 'window_design/window_design_adc_user_sync2',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_adc_user_sync3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_sync3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '9',
              'simulinkName' => 'window_design/window_design_adc_user_sync3',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_lo_0_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_0_shared_bram_window_design_lo_0_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '2',
              'simulinkName' => 'window_design/window_design_lo_0_Shared_BRAM_addr',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_design_lo_0_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_0_shared_bram_window_design_lo_0_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '3',
              'simulinkName' => 'window_design/window_design_lo_0_Shared_BRAM_data_in',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_design_lo_0_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_0_shared_bram_window_design_lo_0_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '10',
              'simulinkName' => 'window_design/window_design_lo_0_Shared_BRAM_data_out',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_design_lo_0_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_0_shared_bram_window_design_lo_0_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '4',
              'simulinkName' => 'window_design/window_design_lo_0_Shared_BRAM_we',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_lo_1_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_1_shared_bram_window_design_lo_1_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '7',
              'simulinkName' => 'window_design/window_design_lo_1_Shared_BRAM_addr',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_design_lo_1_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_1_shared_bram_window_design_lo_1_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '8',
              'simulinkName' => 'window_design/window_design_lo_1_Shared_BRAM_data_in',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_design_lo_1_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_1_shared_bram_window_design_lo_1_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '11',
              'simulinkName' => 'window_design/window_design_lo_1_Shared_BRAM_data_out',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_design_lo_1_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_1_shared_bram_window_design_lo_1_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '9',
              'simulinkName' => 'window_design/window_design_lo_1_Shared_BRAM_we',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_lo_2_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_2_shared_bram_window_design_lo_2_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '12',
              'simulinkName' => 'window_design/window_design_lo_2_Shared_BRAM_addr',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_design_lo_2_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_2_shared_bram_window_design_lo_2_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '13',
              'simulinkName' => 'window_design/window_design_lo_2_Shared_BRAM_data_in',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_design_lo_2_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_2_shared_bram_window_design_lo_2_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '12',
              'simulinkName' => 'window_design/window_design_lo_2_Shared_BRAM_data_out',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_design_lo_2_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_2_shared_bram_window_design_lo_2_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '14',
              'simulinkName' => 'window_design/window_design_lo_2_Shared_BRAM_we',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_lo_3_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_3_shared_bram_window_design_lo_3_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '17',
              'simulinkName' => 'window_design/window_design_lo_3_Shared_BRAM_addr',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_design_lo_3_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_3_shared_bram_window_design_lo_3_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '18',
              'simulinkName' => 'window_design/window_design_lo_3_Shared_BRAM_data_in',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_design_lo_3_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_3_shared_bram_window_design_lo_3_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '13',
              'simulinkName' => 'window_design/window_design_lo_3_Shared_BRAM_data_out',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_design_lo_3_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_3_shared_bram_window_design_lo_3_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '19',
              'simulinkName' => 'window_design/window_design_lo_3_Shared_BRAM_we',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_design_mixer_cnt_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_mixer_cnt_window_design_mixer_cnt_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '14',
              'simulinkName' => 'window_design/window_design_mixer_cnt_user_data_out',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_design_pol1_window1_dout_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_pol1_window1_dout_window_design_pol1_window1_dout_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 200.0,
              'port_id' => '20',
              'simulinkName' => 'window_design/window_design_pol1_window1_dout_user_data_in',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_design_pol1_window1_sync_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_pol1_window1_sync_window_design_pol1_window1_sync_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '21',
              'simulinkName' => 'window_design/window_design_pol1_window1_sync_user_data_in',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_design_pol2_window1_dout_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_pol2_window1_dout_window_design_pol2_window1_dout_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 200.0,
              'port_id' => '22',
              'simulinkName' => 'window_design/window_design_pol2_window1_dout_user_data_in',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_design_pol2_window1_sync_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_pol2_window1_sync_window_design_pol2_window1_sync_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '23',
              'simulinkName' => 'window_design/window_design_pol2_window1_sync_user_data_in',
              'source_block' => 'window_design',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design',
    },
    'window_design_adc_user_data_valid' => {
      'connections' => { 'window_design_adc_user_data_valid' => 'window_design_adc_user_data_valid_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_data_valid',
        'ports' => {
          'window_design_adc_user_data_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_data_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_data_valid',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_adc_user_data_valid',
    },
    'window_design_adc_user_datai0' => {
      'connections' => { 'window_design_adc_user_datai0' => 'window_design_adc_user_datai0_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_datai0',
        'ports' => {
          'window_design_adc_user_datai0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_datai0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/adc/window_design_adc_user_datai0/window_design_adc_user_datai0',
              'source_block' => 'window_design/adc/window_design_adc_user_datai0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_design_adc_user_datai0',
    },
    'window_design_adc_user_datai1' => {
      'connections' => { 'window_design_adc_user_datai1' => 'window_design_adc_user_datai1_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_datai1',
        'ports' => {
          'window_design_adc_user_datai1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_datai1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/adc/window_design_adc_user_datai1/window_design_adc_user_datai1',
              'source_block' => 'window_design/adc/window_design_adc_user_datai1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_design_adc_user_datai1',
    },
    'window_design_adc_user_datai2' => {
      'connections' => { 'window_design_adc_user_datai2' => 'window_design_adc_user_datai2_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_datai2',
        'ports' => {
          'window_design_adc_user_datai2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_datai2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/adc/window_design_adc_user_datai2/window_design_adc_user_datai2',
              'source_block' => 'window_design/adc/window_design_adc_user_datai2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_design_adc_user_datai2',
    },
    'window_design_adc_user_datai3' => {
      'connections' => { 'window_design_adc_user_datai3' => 'window_design_adc_user_datai3_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_datai3',
        'ports' => {
          'window_design_adc_user_datai3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_datai3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/adc/window_design_adc_user_datai3/window_design_adc_user_datai3',
              'source_block' => 'window_design/adc/window_design_adc_user_datai3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_design_adc_user_datai3',
    },
    'window_design_adc_user_dataq0' => {
      'connections' => { 'window_design_adc_user_dataq0' => 'window_design_adc_user_dataq0_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_dataq0',
        'ports' => {
          'window_design_adc_user_dataq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_dataq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/adc/window_design_adc_user_dataq0/window_design_adc_user_dataq0',
              'source_block' => 'window_design/adc/window_design_adc_user_dataq0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_design_adc_user_dataq0',
    },
    'window_design_adc_user_dataq1' => {
      'connections' => { 'window_design_adc_user_dataq1' => 'window_design_adc_user_dataq1_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_dataq1',
        'ports' => {
          'window_design_adc_user_dataq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_dataq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_dataq1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_design_adc_user_dataq1',
    },
    'window_design_adc_user_dataq2' => {
      'connections' => { 'window_design_adc_user_dataq2' => 'window_design_adc_user_dataq2_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_dataq2',
        'ports' => {
          'window_design_adc_user_dataq2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_dataq2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/adc/window_design_adc_user_dataq2/window_design_adc_user_dataq2',
              'source_block' => 'window_design/adc/window_design_adc_user_dataq2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_design_adc_user_dataq2',
    },
    'window_design_adc_user_dataq3' => {
      'connections' => { 'window_design_adc_user_dataq3' => 'window_design_adc_user_dataq3_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_dataq3',
        'ports' => {
          'window_design_adc_user_dataq3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_dataq3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_dataq3',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_design_adc_user_dataq3',
    },
    'window_design_adc_user_outofrangei0' => {
      'connections' => { 'window_design_adc_user_outofrangei0' => 'window_design_adc_user_outofrangei0_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_outofrangei0',
        'ports' => {
          'window_design_adc_user_outofrangei0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_outofrangei0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_outofrangei0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_adc_user_outofrangei0',
    },
    'window_design_adc_user_outofrangei1' => {
      'connections' => { 'window_design_adc_user_outofrangei1' => 'window_design_adc_user_outofrangei1_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_outofrangei1',
        'ports' => {
          'window_design_adc_user_outofrangei1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_outofrangei1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_outofrangei1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_adc_user_outofrangei1',
    },
    'window_design_adc_user_outofrangeq0' => {
      'connections' => { 'window_design_adc_user_outofrangeq0' => 'window_design_adc_user_outofrangeq0_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_outofrangeq0',
        'ports' => {
          'window_design_adc_user_outofrangeq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_outofrangeq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_outofrangeq0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_adc_user_outofrangeq0',
    },
    'window_design_adc_user_outofrangeq1' => {
      'connections' => { 'window_design_adc_user_outofrangeq1' => 'window_design_adc_user_outofrangeq1_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_outofrangeq1',
        'ports' => {
          'window_design_adc_user_outofrangeq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_outofrangeq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design_adc_user_outofrangeq1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_adc_user_outofrangeq1',
    },
    'window_design_adc_user_sync0' => {
      'connections' => { 'window_design_adc_user_sync0' => 'window_design_adc_user_sync0_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_sync0',
        'ports' => {
          'window_design_adc_user_sync0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_sync0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/adc/window_design_adc_user_sync0/window_design_adc_user_sync0',
              'source_block' => 'window_design/adc/window_design_adc_user_sync0',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_adc_user_sync0',
    },
    'window_design_adc_user_sync1' => {
      'connections' => { 'window_design_adc_user_sync1' => 'window_design_adc_user_sync1_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_sync1',
        'ports' => {
          'window_design_adc_user_sync1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_sync1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/adc/window_design_adc_user_sync1/window_design_adc_user_sync1',
              'source_block' => 'window_design/adc/window_design_adc_user_sync1',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_adc_user_sync1',
    },
    'window_design_adc_user_sync2' => {
      'connections' => { 'window_design_adc_user_sync2' => 'window_design_adc_user_sync2_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_sync2',
        'ports' => {
          'window_design_adc_user_sync2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_sync2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/adc/window_design_adc_user_sync2/window_design_adc_user_sync2',
              'source_block' => 'window_design/adc/window_design_adc_user_sync2',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_adc_user_sync2',
    },
    'window_design_adc_user_sync3' => {
      'connections' => { 'window_design_adc_user_sync3' => 'window_design_adc_user_sync3_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_adc_user_sync3',
        'ports' => {
          'window_design_adc_user_sync3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_adc_window_design_adc_user_sync3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/adc/window_design_adc_user_sync3/window_design_adc_user_sync3',
              'source_block' => 'window_design/adc/window_design_adc_user_sync3',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_adc_user_sync3',
    },
    'window_design_lo_0_shared_bram_addr' => {
      'connections' => { 'window_design_lo_0_shared_bram_addr' => 'window_design_lo_0_shared_bram_addr_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_0_shared_bram_addr',
        'ports' => {
          'window_design_lo_0_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_0_shared_bram_window_design_lo_0_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_0/Shared_BRAM/window_design_lo_0_Shared_BRAM_addr/window_design_lo_0_Shared_BRAM_addr',
              'source_block' => 'window_design/lo_0/Shared_BRAM/window_design_lo_0_Shared_BRAM_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_design_lo_0_shared_bram_addr',
    },
    'window_design_lo_0_shared_bram_data_in' => {
      'connections' => { 'window_design_lo_0_shared_bram_data_in' => 'window_design_lo_0_shared_bram_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_0_shared_bram_data_in',
        'ports' => {
          'window_design_lo_0_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_0_shared_bram_window_design_lo_0_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_0/Shared_BRAM/window_design_lo_0_Shared_BRAM_data_in/window_design_lo_0_Shared_BRAM_data_in',
              'source_block' => 'window_design/lo_0/Shared_BRAM/window_design_lo_0_Shared_BRAM_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_lo_0_shared_bram_data_in',
    },
    'window_design_lo_0_shared_bram_data_out' => {
      'connections' => { 'window_design_lo_0_shared_bram_data_out' => 'window_design_lo_0_shared_bram_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_0_shared_bram_data_out',
        'ports' => {
          'window_design_lo_0_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_0_shared_bram_window_design_lo_0_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_0/Shared_BRAM/window_design_lo_0_Shared_BRAM_data_out/window_design_lo_0_Shared_BRAM_data_out',
              'source_block' => 'window_design/lo_0/Shared_BRAM/window_design_lo_0_Shared_BRAM_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_lo_0_shared_bram_data_out',
    },
    'window_design_lo_0_shared_bram_we' => {
      'connections' => { 'window_design_lo_0_shared_bram_we' => 'window_design_lo_0_shared_bram_we_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_0_shared_bram_we',
        'ports' => {
          'window_design_lo_0_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_0_shared_bram_window_design_lo_0_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_0/Shared_BRAM/window_design_lo_0_Shared_BRAM_we/window_design_lo_0_Shared_BRAM_we',
              'source_block' => 'window_design/lo_0/Shared_BRAM/window_design_lo_0_Shared_BRAM_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_lo_0_shared_bram_we',
    },
    'window_design_lo_1_shared_bram_addr' => {
      'connections' => { 'window_design_lo_1_shared_bram_addr' => 'window_design_lo_1_shared_bram_addr_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_1_shared_bram_addr',
        'ports' => {
          'window_design_lo_1_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_1_shared_bram_window_design_lo_1_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_1/Shared_BRAM/window_design_lo_1_Shared_BRAM_addr/window_design_lo_1_Shared_BRAM_addr',
              'source_block' => 'window_design/lo_1/Shared_BRAM/window_design_lo_1_Shared_BRAM_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_design_lo_1_shared_bram_addr',
    },
    'window_design_lo_1_shared_bram_data_in' => {
      'connections' => { 'window_design_lo_1_shared_bram_data_in' => 'window_design_lo_1_shared_bram_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_1_shared_bram_data_in',
        'ports' => {
          'window_design_lo_1_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_1_shared_bram_window_design_lo_1_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_1/Shared_BRAM/window_design_lo_1_Shared_BRAM_data_in/window_design_lo_1_Shared_BRAM_data_in',
              'source_block' => 'window_design/lo_1/Shared_BRAM/window_design_lo_1_Shared_BRAM_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_lo_1_shared_bram_data_in',
    },
    'window_design_lo_1_shared_bram_data_out' => {
      'connections' => { 'window_design_lo_1_shared_bram_data_out' => 'window_design_lo_1_shared_bram_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_1_shared_bram_data_out',
        'ports' => {
          'window_design_lo_1_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_1_shared_bram_window_design_lo_1_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_1/Shared_BRAM/window_design_lo_1_Shared_BRAM_data_out/window_design_lo_1_Shared_BRAM_data_out',
              'source_block' => 'window_design/lo_1/Shared_BRAM/window_design_lo_1_Shared_BRAM_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_lo_1_shared_bram_data_out',
    },
    'window_design_lo_1_shared_bram_we' => {
      'connections' => { 'window_design_lo_1_shared_bram_we' => 'window_design_lo_1_shared_bram_we_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_1_shared_bram_we',
        'ports' => {
          'window_design_lo_1_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_1_shared_bram_window_design_lo_1_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_1/Shared_BRAM/window_design_lo_1_Shared_BRAM_we/window_design_lo_1_Shared_BRAM_we',
              'source_block' => 'window_design/lo_1/Shared_BRAM/window_design_lo_1_Shared_BRAM_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_lo_1_shared_bram_we',
    },
    'window_design_lo_2_shared_bram_addr' => {
      'connections' => { 'window_design_lo_2_shared_bram_addr' => 'window_design_lo_2_shared_bram_addr_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_2_shared_bram_addr',
        'ports' => {
          'window_design_lo_2_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_2_shared_bram_window_design_lo_2_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_2/Shared_BRAM/window_design_lo_2_Shared_BRAM_addr/window_design_lo_2_Shared_BRAM_addr',
              'source_block' => 'window_design/lo_2/Shared_BRAM/window_design_lo_2_Shared_BRAM_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_design_lo_2_shared_bram_addr',
    },
    'window_design_lo_2_shared_bram_data_in' => {
      'connections' => { 'window_design_lo_2_shared_bram_data_in' => 'window_design_lo_2_shared_bram_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_2_shared_bram_data_in',
        'ports' => {
          'window_design_lo_2_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_2_shared_bram_window_design_lo_2_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_2/Shared_BRAM/window_design_lo_2_Shared_BRAM_data_in/window_design_lo_2_Shared_BRAM_data_in',
              'source_block' => 'window_design/lo_2/Shared_BRAM/window_design_lo_2_Shared_BRAM_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_lo_2_shared_bram_data_in',
    },
    'window_design_lo_2_shared_bram_data_out' => {
      'connections' => { 'window_design_lo_2_shared_bram_data_out' => 'window_design_lo_2_shared_bram_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_2_shared_bram_data_out',
        'ports' => {
          'window_design_lo_2_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_2_shared_bram_window_design_lo_2_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_2/Shared_BRAM/window_design_lo_2_Shared_BRAM_data_out/window_design_lo_2_Shared_BRAM_data_out',
              'source_block' => 'window_design/lo_2/Shared_BRAM/window_design_lo_2_Shared_BRAM_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_lo_2_shared_bram_data_out',
    },
    'window_design_lo_2_shared_bram_we' => {
      'connections' => { 'window_design_lo_2_shared_bram_we' => 'window_design_lo_2_shared_bram_we_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_2_shared_bram_we',
        'ports' => {
          'window_design_lo_2_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_2_shared_bram_window_design_lo_2_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_2/Shared_BRAM/window_design_lo_2_Shared_BRAM_we/window_design_lo_2_Shared_BRAM_we',
              'source_block' => 'window_design/lo_2/Shared_BRAM/window_design_lo_2_Shared_BRAM_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_lo_2_shared_bram_we',
    },
    'window_design_lo_3_shared_bram_addr' => {
      'connections' => { 'window_design_lo_3_shared_bram_addr' => 'window_design_lo_3_shared_bram_addr_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_3_shared_bram_addr',
        'ports' => {
          'window_design_lo_3_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_3_shared_bram_window_design_lo_3_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_3/Shared_BRAM/window_design_lo_3_Shared_BRAM_addr/window_design_lo_3_Shared_BRAM_addr',
              'source_block' => 'window_design/lo_3/Shared_BRAM/window_design_lo_3_Shared_BRAM_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_design_lo_3_shared_bram_addr',
    },
    'window_design_lo_3_shared_bram_data_in' => {
      'connections' => { 'window_design_lo_3_shared_bram_data_in' => 'window_design_lo_3_shared_bram_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_3_shared_bram_data_in',
        'ports' => {
          'window_design_lo_3_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_3_shared_bram_window_design_lo_3_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_3/Shared_BRAM/window_design_lo_3_Shared_BRAM_data_in/window_design_lo_3_Shared_BRAM_data_in',
              'source_block' => 'window_design/lo_3/Shared_BRAM/window_design_lo_3_Shared_BRAM_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_lo_3_shared_bram_data_in',
    },
    'window_design_lo_3_shared_bram_data_out' => {
      'connections' => { 'window_design_lo_3_shared_bram_data_out' => 'window_design_lo_3_shared_bram_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_3_shared_bram_data_out',
        'ports' => {
          'window_design_lo_3_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_3_shared_bram_window_design_lo_3_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_3/Shared_BRAM/window_design_lo_3_Shared_BRAM_data_out/window_design_lo_3_Shared_BRAM_data_out',
              'source_block' => 'window_design/lo_3/Shared_BRAM/window_design_lo_3_Shared_BRAM_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_lo_3_shared_bram_data_out',
    },
    'window_design_lo_3_shared_bram_we' => {
      'connections' => { 'window_design_lo_3_shared_bram_we' => 'window_design_lo_3_shared_bram_we_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_lo_3_shared_bram_we',
        'ports' => {
          'window_design_lo_3_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_lo_3_shared_bram_window_design_lo_3_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/lo_3/Shared_BRAM/window_design_lo_3_Shared_BRAM_we/window_design_lo_3_Shared_BRAM_we',
              'source_block' => 'window_design/lo_3/Shared_BRAM/window_design_lo_3_Shared_BRAM_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_design_lo_3_shared_bram_we',
    },
    'window_design_mixer_cnt_user_data_out' => {
      'connections' => { 'window_design_mixer_cnt_user_data_out' => 'window_design_mixer_cnt_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_mixer_cnt_user_data_out',
        'ports' => {
          'window_design_mixer_cnt_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_mixer_cnt_window_design_mixer_cnt_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/mixer_cnt/window_design_mixer_cnt_user_data_out/window_design_mixer_cnt_user_data_out',
              'source_block' => 'window_design/mixer_cnt/window_design_mixer_cnt_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_mixer_cnt_user_data_out',
    },
    'window_design_pol1_window1_dout_user_data_in' => {
      'connections' => { 'window_design_pol1_window1_dout_user_data_in' => 'window_design_pol1_window1_dout_user_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_pol1_window1_dout_user_data_in',
        'ports' => {
          'window_design_pol1_window1_dout_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_pol1_window1_dout_window_design_pol1_window1_dout_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 200.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/pol1_window1_dout/window_design_pol1_window1_dout_user_data_in/window_design_pol1_window1_dout_user_data_in',
              'source_block' => 'window_design/pol1_window1_dout/window_design_pol1_window1_dout_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_pol1_window1_dout_user_data_in',
    },
    'window_design_pol1_window1_sync_user_data_in' => {
      'connections' => { 'window_design_pol1_window1_sync_user_data_in' => 'window_design_pol1_window1_sync_user_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_pol1_window1_sync_user_data_in',
        'ports' => {
          'window_design_pol1_window1_sync_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_pol1_window1_sync_window_design_pol1_window1_sync_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/pol1_window1_sync/window_design_pol1_window1_sync_user_data_in/window_design_pol1_window1_sync_user_data_in',
              'source_block' => 'window_design/pol1_window1_sync/window_design_pol1_window1_sync_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_pol1_window1_sync_user_data_in',
    },
    'window_design_pol2_window1_dout_user_data_in' => {
      'connections' => { 'window_design_pol2_window1_dout_user_data_in' => 'window_design_pol2_window1_dout_user_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_pol2_window1_dout_user_data_in',
        'ports' => {
          'window_design_pol2_window1_dout_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_pol2_window1_dout_window_design_pol2_window1_dout_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 200.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/pol2_window1_dout/window_design_pol2_window1_dout_user_data_in/window_design_pol2_window1_dout_user_data_in',
              'source_block' => 'window_design/pol2_window1_dout/window_design_pol2_window1_dout_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_pol2_window1_dout_user_data_in',
    },
    'window_design_pol2_window1_sync_user_data_in' => {
      'connections' => { 'window_design_pol2_window1_sync_user_data_in' => 'window_design_pol2_window1_sync_user_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_design_pol2_window1_sync_user_data_in',
        'ports' => {
          'window_design_pol2_window1_sync_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_design_pol2_window1_sync_window_design_pol2_window1_sync_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'window_design/pol2_window1_sync/window_design_pol2_window1_sync_user_data_in/window_design_pol2_window1_sync_user_data_in',
              'source_block' => 'window_design/pol2_window1_sync/window_design_pol2_window1_sync_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_design_pol2_window1_sync_user_data_in',
    },
  },
}
