// Seed: 1597298768
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_26;
  assign id_5  = id_5 ? 1 : 1;
  assign id_19 = id_25;
  always @(negedge id_21) begin
    wait (1);
  end
  id_27(
      .id_0(1), .id_1(1)
  );
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output wand id_3,
    output wire id_4,
    input tri1 id_5,
    output wire id_6,
    output tri1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    input wire id_10,
    output tri1 id_11
    , id_22,
    input uwire id_12
    , id_23,
    input wand id_13,
    input tri1 id_14,
    input wand id_15,
    input wor id_16,
    output tri1 id_17,
    input supply0 id_18,
    input tri0 id_19,
    output supply0 id_20
);
  wire id_24;
  module_0(
      id_23,
      id_24,
      id_22,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_22,
      id_23,
      id_22,
      id_23,
      id_24,
      id_23,
      id_23,
      id_23,
      id_22,
      id_22,
      id_24,
      id_22,
      id_22,
      id_24,
      id_22,
      id_24
  );
endmodule
