# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Memory_unit.srcs/sources_1/new/bit_MEM.vhd" \
"../../../../Memory_unit.srcs/sources_1/new/int_MEM.vhd" \
"../../../../Memory_unit.srcs/sources_1/new/memory_unit_testbench.vhd" \
"../../../../Memory_unit.srcs/sources_1/new/TLE.vhd" \

# Do not sort compile order
nosort
