

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Jun  1 17:10:04 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3         |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 4         |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 5         |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 6         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 6.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 6.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    678|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     144|    232|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    311|
|Register         |        -|      -|    1043|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      1|    1187|   1221|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|   ~0  |       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |matrixmul_AXILiteS_s_axi_U  |matrixmul_AXILiteS_s_axi  |        0|      0|  144|  232|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        0|      0|  144|  232|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+-------------+---------+---+----+-------+-----+------+-------------+
    | Memory|    Module   | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------+---------+---+----+-------+-----+------+-------------+
    |A_U    |matrixmul_A  |        8|  0|   0|  16384|    8|     1|       131072|
    |B_U    |matrixmul_A  |        8|  0|   0|  16384|    8|     1|       131072|
    +-------+-------------+---------+---+----+-------+-----+------+-------------+
    |Total  |             |       16|  0|   0|  32768|   16|     2|       262144|
    +-------+-------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_296_p2             |     +    |      0|  0|  38|          31|           1|
    |i_2_fu_351_p2             |     +    |      0|  0|  38|          31|           1|
    |i_3_fu_406_p2             |     +    |      0|  0|  38|          31|           1|
    |i_4_fu_427_p2             |     +    |      0|  0|  38|          31|           1|
    |i_5_fu_448_p2             |     +    |      0|  0|  38|          31|           1|
    |i_6_fu_470_p2             |     +    |      0|  0|  38|          31|           1|
    |j_1_fu_323_p2             |     +    |      0|  0|  38|          31|           1|
    |j_2_fu_378_p2             |     +    |      0|  0|  38|          31|           1|
    |j_3_fu_498_p2             |     +    |      0|  0|  38|          31|           1|
    |k_1_fu_518_p2             |     +    |      0|  0|  38|          31|           1|
    |tmp_13_fu_388_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp_15_fu_528_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp_17_fu_550_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp_6_fu_333_p2           |     +    |      0|  0|  23|          16|          16|
    |AB_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |AB_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |Input_r_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |Input_r_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io       |    and   |      0|  0|   2|           1|           1|
    |AB_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |Input_r_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_10_fu_464_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_12_fu_492_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_14_fu_512_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_318_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_346_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_fu_401_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_7_fu_422_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_443_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_291_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_373_p2           |   icmp   |      0|  0|  18|          32|          32|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 678|         703|         401|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |AB_1_data_out        |   9|          2|   32|         64|
    |AB_1_state           |  15|          3|    2|          6|
    |AB_TDATA_blk_n       |   9|          2|    1|          2|
    |A_address0           |  15|          3|   14|         42|
    |B_address0           |  15|          3|   14|         42|
    |Input_r_0_data_out   |   9|          2|    8|         16|
    |Input_r_0_state      |  15|          3|    2|          6|
    |Input_r_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm            |  89|         18|    1|         18|
    |i1_reg_149           |   9|          2|   31|         62|
    |i3_reg_171           |   9|          2|   31|         62|
    |i4_reg_194           |   9|          2|   31|         62|
    |i5_reg_229           |   9|          2|   31|         62|
    |i6_reg_240           |   9|          2|   31|         62|
    |i_reg_127            |   9|          2|   31|         62|
    |j2_reg_160           |   9|          2|   31|         62|
    |j7_reg_251           |   9|          2|   31|         62|
    |j_reg_138            |   9|          2|   31|         62|
    |k_reg_276            |   9|          2|   31|         62|
    |m_reg_182            |   9|          2|   32|         64|
    |n_reg_205            |   9|          2|   32|         64|
    |p_reg_217            |   9|          2|   32|         64|
    |sum_reg_262          |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 311|         66|  513|       1074|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |AB_1_payload_A        |  32|   0|   32|          0|
    |AB_1_payload_B        |  32|   0|   32|          0|
    |AB_1_sel_rd           |   1|   0|    1|          0|
    |AB_1_sel_wr           |   1|   0|    1|          0|
    |AB_1_state            |   2|   0|    2|          0|
    |A_load_reg_728        |   8|   0|    8|          0|
    |B_load_reg_733        |   8|   0|    8|          0|
    |Input_r_0_payload_A   |   8|   0|    8|          0|
    |Input_r_0_payload_B   |   8|   0|    8|          0|
    |Input_r_0_sel_rd      |   1|   0|    1|          0|
    |Input_r_0_sel_wr      |   1|   0|    1|          0|
    |Input_r_0_state       |   2|   0|    2|          0|
    |ap_CS_fsm             |  17|   0|   17|          0|
    |i1_reg_149            |  31|   0|   31|          0|
    |i3_reg_171            |  31|   0|   31|          0|
    |i4_reg_194            |  31|   0|   31|          0|
    |i5_reg_229            |  31|   0|   31|          0|
    |i6_reg_240            |  31|   0|   31|          0|
    |i_1_reg_596           |  31|   0|   31|          0|
    |i_2_reg_622           |  31|   0|   31|          0|
    |i_6_reg_687           |  31|   0|   31|          0|
    |i_reg_127             |  31|   0|   31|          0|
    |j2_reg_160            |  31|   0|   31|          0|
    |j7_reg_251            |  31|   0|   31|          0|
    |j_1_reg_609           |  31|   0|   31|          0|
    |j_2_reg_635           |  31|   0|   31|          0|
    |j_3_reg_700           |  31|   0|   31|          0|
    |j_reg_138             |  31|   0|   31|          0|
    |k_1_reg_713           |  31|   0|   31|          0|
    |k_reg_276             |  31|   0|   31|          0|
    |lm_0_data_reg         |  32|   0|   32|          0|
    |lm_0_vld_reg          |   0|   0|    1|          1|
    |lm_read_reg_587       |  32|   0|   32|          0|
    |ln_0_data_reg         |  32|   0|   32|          0|
    |ln_0_vld_reg          |   0|   0|    1|          1|
    |ln_read_reg_580       |  32|   0|   32|          0|
    |lp_0_data_reg         |  32|   0|   32|          0|
    |lp_0_vld_reg          |   0|   0|    1|          1|
    |lp_read_reg_574       |  32|   0|   32|          0|
    |m_reg_182             |  32|   0|   32|          0|
    |n_reg_205             |  32|   0|   32|          0|
    |p_reg_217             |  32|   0|   32|          0|
    |sum_reg_262           |  32|   0|   32|          0|
    |tmp_13_reg_640        |  16|   0|   16|          0|
    |tmp_18_cast1_reg_627  |   9|   0|   16|          7|
    |tmp_20_reg_705        |  16|   0|   16|          0|
    |tmp_24_cast_reg_692   |   9|   0|   16|          7|
    |tmp_6_reg_614         |  16|   0|   16|          0|
    |tmp_9_cast_reg_601    |   9|   0|   16|          7|
    +----------------------+----+----+-----+-----------+
    |Total                 |1043|   0| 1067|         24|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|Input_r_TDATA           |  in |    8|    axis    |    Input_r   |    pointer   |
|Input_r_TVALID          |  in |    1|    axis    |    Input_r   |    pointer   |
|Input_r_TREADY          | out |    1|    axis    |    Input_r   |    pointer   |
|AB_TDATA                | out |   32|    axis    |      AB      |    pointer   |
|AB_TVALID               | out |    1|    axis    |      AB      |    pointer   |
|AB_TREADY               |  in |    1|    axis    |      AB      |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp)
	6  / (!tmp)
4 --> 
	5  / (tmp_2)
	3  / (!tmp_2)
5 --> 
	4  / true
6 --> 
	7  / (tmp_3)
	9  / (!tmp_3)
7 --> 
	8  / (tmp_s)
	6  / (!tmp_s)
8 --> 
	7  / true
9 --> 
	9  / (tmp_5)
	10  / (!tmp_5)
10 --> 
	10  / (tmp_7)
	11  / (!tmp_7)
11 --> 
	11  / (tmp_8)
	12  / (!tmp_8)
12 --> 
	13  / (tmp_10)
13 --> 
	14  / (tmp_12)
	12  / (!tmp_12)
14 --> 
	15  / (tmp_14)
	17  / (!tmp_14)
15 --> 
	16  / true
16 --> 
	14  / true
17 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 18 [2/2] (1.00ns)   --->   "%lp_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lp) nounwind"   --->   Operation 18 'read' 'lp_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [2/2] (1.00ns)   --->   "%ln_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ln) nounwind"   --->   Operation 19 'read' 'ln_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [2/2] (1.00ns)   --->   "%lm_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lm) nounwind"   --->   Operation 20 'read' 'lm_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%A = alloca [16384 x i8], align 1" [HW2_2_HLS/matrixMull.cpp:15]   --->   Operation 21 'alloca' 'A' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%B = alloca [16384 x i8], align 1" [HW2_2_HLS/matrixMull.cpp:16]   --->   Operation 22 'alloca' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lm) nounwind, !map !7"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ln) nounwind, !map !13"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lp) nounwind, !map !17"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Input_r) nounwind, !map !21"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %AB) nounwind, !map !28"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.00ns)   --->   "%lp_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lp) nounwind"   --->   Operation 29 'read' 'lp_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 30 [1/2] (1.00ns)   --->   "%ln_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ln) nounwind"   --->   Operation 30 'read' 'ln_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/2] (1.00ns)   --->   "%lm_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lm) nounwind"   --->   Operation 31 'read' 'lm_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %Input_r, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %AB, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lp, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_2_HLS/matrixMull.cpp:10]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ln, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_2_HLS/matrixMull.cpp:11]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lm, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_2_HLS/matrixMull.cpp:12]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.loopexit" [HW2_2_HLS/matrixMull.cpp:18]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [HW2_2_HLS/matrixMull.cpp:18]   --->   Operation 39 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %i_cast, %lm_read" [HW2_2_HLS/matrixMull.cpp:18]   --->   Operation 40 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (2.52ns)   --->   "%i_1 = add i31 %i, 1" [HW2_2_HLS/matrixMull.cpp:18]   --->   Operation 41 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader7.preheader, label %.preheader6.preheader" [HW2_2_HLS/matrixMull.cpp:18]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i31 %i to i9" [HW2_2_HLS/matrixMull.cpp:18]   --->   Operation 43 'trunc' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9_cast = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_1, i7 0)" [HW2_2_HLS/matrixMull.cpp:19]   --->   Operation 44 'bitconcatenate' 'tmp_9_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader7" [HW2_2_HLS/matrixMull.cpp:19]   --->   Operation 45 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader6" [HW2_2_HLS/matrixMull.cpp:23]   --->   Operation 46 'br' <Predicate = (!tmp)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%j = phi i31 [ %j_1, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 47 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [HW2_2_HLS/matrixMull.cpp:19]   --->   Operation 48 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %j_cast, %ln_read" [HW2_2_HLS/matrixMull.cpp:19]   --->   Operation 49 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.52ns)   --->   "%j_1 = add i31 %j, 1" [HW2_2_HLS/matrixMull.cpp:19]   --->   Operation 50 'add' 'j_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %.loopexit.loopexit" [HW2_2_HLS/matrixMull.cpp:19]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i31 %j to i16" [HW2_2_HLS/matrixMull.cpp:20]   --->   Operation 52 'trunc' 'tmp_4' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.07ns)   --->   "%tmp_6 = add i16 %tmp_9_cast, %tmp_4" [HW2_2_HLS/matrixMull.cpp:20]   --->   Operation 53 'add' 'tmp_6' <Predicate = (tmp_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [2/2] (0.00ns)   --->   "%Input_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %Input_r) nounwind" [HW2_2_HLS/matrixMull.cpp:20]   --->   Operation 54 'read' 'Input_read' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 55 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i16 %tmp_6 to i64" [HW2_2_HLS/matrixMull.cpp:20]   --->   Operation 56 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [16384 x i8]* %A, i64 0, i64 %tmp_11_cast" [HW2_2_HLS/matrixMull.cpp:20]   --->   Operation 57 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/2] (0.00ns)   --->   "%Input_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %Input_r) nounwind" [HW2_2_HLS/matrixMull.cpp:20]   --->   Operation 58 'read' 'Input_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 59 [1/1] (3.25ns)   --->   "store i8 %Input_read, i8* %A_addr, align 1" [HW2_2_HLS/matrixMull.cpp:20]   --->   Operation 59 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader7" [HW2_2_HLS/matrixMull.cpp:19]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.52>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ %i_2, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 61 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [HW2_2_HLS/matrixMull.cpp:23]   --->   Operation 62 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.47ns)   --->   "%tmp_3 = icmp slt i32 %i1_cast, %ln_read" [HW2_2_HLS/matrixMull.cpp:23]   --->   Operation 63 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (2.52ns)   --->   "%i_2 = add i31 %i1, 1" [HW2_2_HLS/matrixMull.cpp:23]   --->   Operation 64 'add' 'i_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader5.preheader, label %.preheader4.preheader" [HW2_2_HLS/matrixMull.cpp:23]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i31 %i1 to i9" [HW2_2_HLS/matrixMull.cpp:23]   --->   Operation 66 'trunc' 'tmp_9' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_18_cast1 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_9, i7 0)" [HW2_2_HLS/matrixMull.cpp:24]   --->   Operation 67 'bitconcatenate' 'tmp_18_cast1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader5" [HW2_2_HLS/matrixMull.cpp:24]   --->   Operation 68 'br' <Predicate = (tmp_3)> <Delay = 1.76>
ST_6 : Operation 69 [1/1] (1.76ns)   --->   "br label %.preheader4" [HW2_2_HLS/matrixMull.cpp:30]   --->   Operation 69 'br' <Predicate = (!tmp_3)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 2.52>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%j2 = phi i31 [ %j_2, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 70 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%j2_cast = zext i31 %j2 to i32" [HW2_2_HLS/matrixMull.cpp:24]   --->   Operation 71 'zext' 'j2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %j2_cast, %lp_read" [HW2_2_HLS/matrixMull.cpp:24]   --->   Operation 72 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (2.52ns)   --->   "%j_2 = add i31 %j2, 1" [HW2_2_HLS/matrixMull.cpp:24]   --->   Operation 73 'add' 'j_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %.preheader6.loopexit" [HW2_2_HLS/matrixMull.cpp:24]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i31 %j2 to i16" [HW2_2_HLS/matrixMull.cpp:25]   --->   Operation 75 'trunc' 'tmp_11' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.07ns)   --->   "%tmp_13 = add i16 %tmp_18_cast1, %tmp_11" [HW2_2_HLS/matrixMull.cpp:25]   --->   Operation 76 'add' 'tmp_13' <Predicate = (tmp_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [2/2] (0.00ns)   --->   "%Input_read_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %Input_r) nounwind" [HW2_2_HLS/matrixMull.cpp:25]   --->   Operation 77 'read' 'Input_read_1' <Predicate = (tmp_s)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 78 'br' <Predicate = (!tmp_s)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 3.25>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i16 %tmp_13 to i64" [HW2_2_HLS/matrixMull.cpp:25]   --->   Operation 79 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [16384 x i8]* %B, i64 0, i64 %tmp_19_cast" [HW2_2_HLS/matrixMull.cpp:25]   --->   Operation 80 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (0.00ns)   --->   "%Input_read_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %Input_r) nounwind" [HW2_2_HLS/matrixMull.cpp:25]   --->   Operation 81 'read' 'Input_read_1' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 82 [1/1] (3.25ns)   --->   "store i8 %Input_read_1, i8* %B_addr, align 1" [HW2_2_HLS/matrixMull.cpp:25]   --->   Operation 82 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader5" [HW2_2_HLS/matrixMull.cpp:24]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.52>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%i3 = phi i31 [ %i_3, %3 ], [ 0, %.preheader4.preheader ]"   --->   Operation 84 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%m = phi i32 [ %m_1, %3 ], [ 1, %.preheader4.preheader ]"   --->   Operation 85 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%i3_cast = zext i31 %i3 to i32" [HW2_2_HLS/matrixMull.cpp:30]   --->   Operation 86 'zext' 'i3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (2.47ns)   --->   "%tmp_5 = icmp slt i32 %i3_cast, %lm_read" [HW2_2_HLS/matrixMull.cpp:30]   --->   Operation 87 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (2.52ns)   --->   "%i_3 = add i31 %i3, 1" [HW2_2_HLS/matrixMull.cpp:30]   --->   Operation 88 'add' 'i_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %3, label %.preheader3.preheader" [HW2_2_HLS/matrixMull.cpp:30]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%m_1 = shl i32 %m, 1" [HW2_2_HLS/matrixMull.cpp:31]   --->   Operation 90 'shl' 'm_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader4" [HW2_2_HLS/matrixMull.cpp:30]   --->   Operation 91 'br' <Predicate = (tmp_5)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.76ns)   --->   "br label %.preheader3" [HW2_2_HLS/matrixMull.cpp:34]   --->   Operation 92 'br' <Predicate = (!tmp_5)> <Delay = 1.76>

State 10 <SV = 5> <Delay = 2.52>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%i4 = phi i31 [ %i_4, %4 ], [ 0, %.preheader3.preheader ]"   --->   Operation 93 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%n = phi i32 [ %n_1, %4 ], [ 1, %.preheader3.preheader ]"   --->   Operation 94 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%i4_cast = zext i31 %i4 to i32" [HW2_2_HLS/matrixMull.cpp:34]   --->   Operation 95 'zext' 'i4_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (2.47ns)   --->   "%tmp_7 = icmp slt i32 %i4_cast, %ln_read" [HW2_2_HLS/matrixMull.cpp:34]   --->   Operation 96 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (2.52ns)   --->   "%i_4 = add i31 %i4, 1" [HW2_2_HLS/matrixMull.cpp:34]   --->   Operation 97 'add' 'i_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %4, label %.preheader2.preheader" [HW2_2_HLS/matrixMull.cpp:34]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%n_1 = shl i32 %n, 1" [HW2_2_HLS/matrixMull.cpp:35]   --->   Operation 99 'shl' 'n_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader3" [HW2_2_HLS/matrixMull.cpp:34]   --->   Operation 100 'br' <Predicate = (tmp_7)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.76ns)   --->   "br label %.preheader2" [HW2_2_HLS/matrixMull.cpp:38]   --->   Operation 101 'br' <Predicate = (!tmp_7)> <Delay = 1.76>

State 11 <SV = 6> <Delay = 2.52>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%p = phi i32 [ %p_1, %5 ], [ 1, %.preheader2.preheader ]"   --->   Operation 102 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%i5 = phi i31 [ %i_5, %5 ], [ 0, %.preheader2.preheader ]"   --->   Operation 103 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%i5_cast = zext i31 %i5 to i32" [HW2_2_HLS/matrixMull.cpp:38]   --->   Operation 104 'zext' 'i5_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (2.47ns)   --->   "%tmp_8 = icmp slt i32 %i5_cast, %lp_read" [HW2_2_HLS/matrixMull.cpp:38]   --->   Operation 105 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (2.52ns)   --->   "%i_5 = add i31 %i5, 1" [HW2_2_HLS/matrixMull.cpp:38]   --->   Operation 106 'add' 'i_5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %5, label %.preheader1.preheader" [HW2_2_HLS/matrixMull.cpp:38]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%p_1 = shl i32 %p, 1" [HW2_2_HLS/matrixMull.cpp:39]   --->   Operation 108 'shl' 'p_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader2" [HW2_2_HLS/matrixMull.cpp:38]   --->   Operation 109 'br' <Predicate = (tmp_8)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (1.76ns)   --->   "br label %.preheader1" [HW2_2_HLS/matrixMull.cpp:43]   --->   Operation 110 'br' <Predicate = (!tmp_8)> <Delay = 1.76>

State 12 <SV = 7> <Delay = 2.52>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%i6 = phi i31 [ %i_6, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 111 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%i6_cast = zext i31 %i6 to i32" [HW2_2_HLS/matrixMull.cpp:43]   --->   Operation 112 'zext' 'i6_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (2.47ns)   --->   "%tmp_10 = icmp slt i32 %i6_cast, %m" [HW2_2_HLS/matrixMull.cpp:43]   --->   Operation 113 'icmp' 'tmp_10' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (2.52ns)   --->   "%i_6 = add i31 %i6, 1" [HW2_2_HLS/matrixMull.cpp:43]   --->   Operation 114 'add' 'i_6' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %.preheader.preheader, label %10" [HW2_2_HLS/matrixMull.cpp:43]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i31 %i6 to i9" [HW2_2_HLS/matrixMull.cpp:43]   --->   Operation 116 'trunc' 'tmp_19' <Predicate = (tmp_10)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_24_cast = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_19, i7 0)" [HW2_2_HLS/matrixMull.cpp:44]   --->   Operation 117 'bitconcatenate' 'tmp_24_cast' <Predicate = (tmp_10)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (1.76ns)   --->   "br label %.preheader" [HW2_2_HLS/matrixMull.cpp:44]   --->   Operation 118 'br' <Predicate = (tmp_10)> <Delay = 1.76>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "ret void" [HW2_2_HLS/matrixMull.cpp:54]   --->   Operation 119 'ret' <Predicate = (!tmp_10)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 2.52>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%j7 = phi i31 [ %j_3, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 120 'phi' 'j7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%j7_cast = zext i31 %j7 to i32" [HW2_2_HLS/matrixMull.cpp:44]   --->   Operation 121 'zext' 'j7_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (2.47ns)   --->   "%tmp_12 = icmp slt i32 %j7_cast, %p" [HW2_2_HLS/matrixMull.cpp:44]   --->   Operation 122 'icmp' 'tmp_12' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (2.52ns)   --->   "%j_3 = add i31 %j7, 1" [HW2_2_HLS/matrixMull.cpp:44]   --->   Operation 123 'add' 'j_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %6, label %.preheader1.loopexit" [HW2_2_HLS/matrixMull.cpp:44]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i31 %j7 to i16" [HW2_2_HLS/matrixMull.cpp:47]   --->   Operation 125 'trunc' 'tmp_20' <Predicate = (tmp_12)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (1.76ns)   --->   "br label %7" [HW2_2_HLS/matrixMull.cpp:47]   --->   Operation 126 'br' <Predicate = (tmp_12)> <Delay = 1.76>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 127 'br' <Predicate = (!tmp_12)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 5.33>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%sum = phi i32 [ 0, %6 ], [ %sum_1, %8 ]"   --->   Operation 128 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%k = phi i31 [ 0, %6 ], [ %k_1, %8 ]"   --->   Operation 129 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k to i32" [HW2_2_HLS/matrixMull.cpp:47]   --->   Operation 130 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (2.47ns)   --->   "%tmp_14 = icmp slt i32 %k_cast, %n" [HW2_2_HLS/matrixMull.cpp:47]   --->   Operation 131 'icmp' 'tmp_14' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (2.52ns)   --->   "%k_1 = add i31 %k, 1" [HW2_2_HLS/matrixMull.cpp:47]   --->   Operation 132 'add' 'k_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %8, label %9" [HW2_2_HLS/matrixMull.cpp:47]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i31 %k to i16" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 134 'trunc' 'tmp_21' <Predicate = (tmp_14)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (2.07ns)   --->   "%tmp_15 = add i16 %tmp_24_cast, %tmp_21" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 135 'add' 'tmp_15' <Predicate = (tmp_14)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i16 %tmp_15 to i64" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 136 'zext' 'tmp_25_cast' <Predicate = (tmp_14)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [16384 x i8]* %A, i64 0, i64 %tmp_25_cast" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 137 'getelementptr' 'A_addr_1' <Predicate = (tmp_14)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i31 %k to i9" [HW2_2_HLS/matrixMull.cpp:47]   --->   Operation 138 'trunc' 'tmp_22' <Predicate = (tmp_14)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_27_cast = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_22, i7 0)" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 139 'bitconcatenate' 'tmp_27_cast' <Predicate = (tmp_14)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (2.07ns)   --->   "%tmp_17 = add i16 %tmp_27_cast, %tmp_20" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 140 'add' 'tmp_17' <Predicate = (tmp_14)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i16 %tmp_17 to i64" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 141 'zext' 'tmp_28_cast' <Predicate = (tmp_14)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [16384 x i8]* %B, i64 0, i64 %tmp_28_cast" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 142 'getelementptr' 'B_addr_1' <Predicate = (tmp_14)> <Delay = 0.00>
ST_14 : Operation 143 [2/2] (3.25ns)   --->   "%A_load = load i8* %A_addr_1, align 1" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 143 'load' 'A_load' <Predicate = (tmp_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_14 : Operation 144 [2/2] (3.25ns)   --->   "%B_load = load i8* %B_addr_1, align 1" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 144 'load' 'B_load' <Predicate = (tmp_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_14 : Operation 145 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %AB, i32 %sum) nounwind" [HW2_2_HLS/matrixMull.cpp:51]   --->   Operation 145 'write' <Predicate = (!tmp_14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 10> <Delay = 3.25>
ST_15 : Operation 146 [1/2] (3.25ns)   --->   "%A_load = load i8* %A_addr_1, align 1" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 146 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_15 : Operation 147 [1/2] (3.25ns)   --->   "%B_load = load i8* %B_addr_1, align 1" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 147 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 16 <SV = 11> <Delay = 6.38>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i8 %A_load to i16" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 148 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i8 %B_load to i16" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 149 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (3.36ns)   --->   "%tmp_16 = mul i16 %tmp_17_cast, %tmp_16_cast" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 150 'mul' 'tmp_16' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i16 %tmp_16 to i32" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 151 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (3.02ns)   --->   "%sum_1 = add i32 %sum, %tmp_18_cast" [HW2_2_HLS/matrixMull.cpp:48]   --->   Operation 152 'add' 'sum_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "br label %7" [HW2_2_HLS/matrixMull.cpp:47]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 10> <Delay = 0.00>
ST_17 : Operation 154 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %AB, i32 %sum) nounwind" [HW2_2_HLS/matrixMull.cpp:51]   --->   Operation 154 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader" [HW2_2_HLS/matrixMull.cpp:44]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A            (alloca        ) [ 001111111111111111]
B            (alloca        ) [ 001111111111111111]
StgValue_23  (specbitsmap   ) [ 000000000000000000]
StgValue_24  (specbitsmap   ) [ 000000000000000000]
StgValue_25  (specbitsmap   ) [ 000000000000000000]
StgValue_26  (specbitsmap   ) [ 000000000000000000]
StgValue_27  (specbitsmap   ) [ 000000000000000000]
StgValue_28  (spectopmodule ) [ 000000000000000000]
lp_read      (read          ) [ 000111111111000000]
ln_read      (read          ) [ 000111111110000000]
lm_read      (read          ) [ 000111111100000000]
StgValue_32  (specinterface ) [ 000000000000000000]
StgValue_33  (specinterface ) [ 000000000000000000]
StgValue_34  (specinterface ) [ 000000000000000000]
StgValue_35  (specinterface ) [ 000000000000000000]
StgValue_36  (specinterface ) [ 000000000000000000]
StgValue_37  (br            ) [ 001111000000000000]
i            (phi           ) [ 000100000000000000]
i_cast       (zext          ) [ 000000000000000000]
tmp          (icmp          ) [ 000111000000000000]
i_1          (add           ) [ 001111000000000000]
StgValue_42  (br            ) [ 000000000000000000]
tmp_1        (trunc         ) [ 000000000000000000]
tmp_9_cast   (bitconcatenate) [ 000011000000000000]
StgValue_45  (br            ) [ 000111000000000000]
StgValue_46  (br            ) [ 000111111000000000]
j            (phi           ) [ 000010000000000000]
j_cast       (zext          ) [ 000000000000000000]
tmp_2        (icmp          ) [ 000111000000000000]
j_1          (add           ) [ 000111000000000000]
StgValue_51  (br            ) [ 000000000000000000]
tmp_4        (trunc         ) [ 000000000000000000]
tmp_6        (add           ) [ 000001000000000000]
StgValue_55  (br            ) [ 001111000000000000]
tmp_11_cast  (zext          ) [ 000000000000000000]
A_addr       (getelementptr ) [ 000000000000000000]
Input_read   (read          ) [ 000000000000000000]
StgValue_59  (store         ) [ 000000000000000000]
StgValue_60  (br            ) [ 000111000000000000]
i1           (phi           ) [ 000000100000000000]
i1_cast      (zext          ) [ 000000000000000000]
tmp_3        (icmp          ) [ 000000111000000000]
i_2          (add           ) [ 000100111000000000]
StgValue_65  (br            ) [ 000000000000000000]
tmp_9        (trunc         ) [ 000000000000000000]
tmp_18_cast1 (bitconcatenate) [ 000000011000000000]
StgValue_68  (br            ) [ 000000111000000000]
StgValue_69  (br            ) [ 000000111100000000]
j2           (phi           ) [ 000000010000000000]
j2_cast      (zext          ) [ 000000000000000000]
tmp_s        (icmp          ) [ 000000111000000000]
j_2          (add           ) [ 000000111000000000]
StgValue_74  (br            ) [ 000000000000000000]
tmp_11       (trunc         ) [ 000000000000000000]
tmp_13       (add           ) [ 000000001000000000]
StgValue_78  (br            ) [ 000100111000000000]
tmp_19_cast  (zext          ) [ 000000000000000000]
B_addr       (getelementptr ) [ 000000000000000000]
Input_read_1 (read          ) [ 000000000000000000]
StgValue_82  (store         ) [ 000000000000000000]
StgValue_83  (br            ) [ 000000111000000000]
i3           (phi           ) [ 000000000100000000]
m            (phi           ) [ 000000000111111111]
i3_cast      (zext          ) [ 000000000000000000]
tmp_5        (icmp          ) [ 000000000100000000]
i_3          (add           ) [ 000000100100000000]
StgValue_89  (br            ) [ 000000000000000000]
m_1          (shl           ) [ 000000100100000000]
StgValue_91  (br            ) [ 000000100100000000]
StgValue_92  (br            ) [ 000000000110000000]
i4           (phi           ) [ 000000000010000000]
n            (phi           ) [ 000000000011111111]
i4_cast      (zext          ) [ 000000000000000000]
tmp_7        (icmp          ) [ 000000000010000000]
i_4          (add           ) [ 000000000110000000]
StgValue_98  (br            ) [ 000000000000000000]
n_1          (shl           ) [ 000000000110000000]
StgValue_100 (br            ) [ 000000000110000000]
StgValue_101 (br            ) [ 000000000011000000]
p            (phi           ) [ 000000000001111111]
i5           (phi           ) [ 000000000001000000]
i5_cast      (zext          ) [ 000000000000000000]
tmp_8        (icmp          ) [ 000000000001000000]
i_5          (add           ) [ 000000000011000000]
StgValue_107 (br            ) [ 000000000000000000]
p_1          (shl           ) [ 000000000011000000]
StgValue_109 (br            ) [ 000000000011000000]
StgValue_110 (br            ) [ 000000000001111111]
i6           (phi           ) [ 000000000000100000]
i6_cast      (zext          ) [ 000000000000000000]
tmp_10       (icmp          ) [ 000000000000111111]
i_6          (add           ) [ 000000000001111111]
StgValue_115 (br            ) [ 000000000000000000]
tmp_19       (trunc         ) [ 000000000000000000]
tmp_24_cast  (bitconcatenate) [ 000000000000011111]
StgValue_118 (br            ) [ 000000000000111111]
StgValue_119 (ret           ) [ 000000000000000000]
j7           (phi           ) [ 000000000000010000]
j7_cast      (zext          ) [ 000000000000000000]
tmp_12       (icmp          ) [ 000000000000111111]
j_3          (add           ) [ 000000000000111111]
StgValue_124 (br            ) [ 000000000000000000]
tmp_20       (trunc         ) [ 000000000000001110]
StgValue_126 (br            ) [ 000000000000111111]
StgValue_127 (br            ) [ 000000000001111111]
sum          (phi           ) [ 000000000000001111]
k            (phi           ) [ 000000000000001000]
k_cast       (zext          ) [ 000000000000000000]
tmp_14       (icmp          ) [ 000000000000111111]
k_1          (add           ) [ 000000000000111111]
StgValue_133 (br            ) [ 000000000000000000]
tmp_21       (trunc         ) [ 000000000000000000]
tmp_15       (add           ) [ 000000000000000000]
tmp_25_cast  (zext          ) [ 000000000000000000]
A_addr_1     (getelementptr ) [ 000000000000000100]
tmp_22       (trunc         ) [ 000000000000000000]
tmp_27_cast  (bitconcatenate) [ 000000000000000000]
tmp_17       (add           ) [ 000000000000000000]
tmp_28_cast  (zext          ) [ 000000000000000000]
B_addr_1     (getelementptr ) [ 000000000000000100]
A_load       (load          ) [ 000000000000000010]
B_load       (load          ) [ 000000000000000010]
tmp_16_cast  (zext          ) [ 000000000000000000]
tmp_17_cast  (zext          ) [ 000000000000000000]
tmp_16       (mul           ) [ 000000000000000000]
tmp_18_cast  (zext          ) [ 000000000000000000]
sum_1        (add           ) [ 000000000000111111]
StgValue_153 (br            ) [ 000000000000111111]
StgValue_154 (write         ) [ 000000000000000000]
StgValue_155 (br            ) [ 000000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AB">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="A_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="B_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lp_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ln_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lm_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Input_read/4 Input_read_1/7 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_145/14 "/>
</bind>
</comp>

<comp id="87" class="1004" name="A_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="16" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_59/5 A_load/14 "/>
</bind>
</comp>

<comp id="100" class="1004" name="B_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_82/8 B_load/14 "/>
</bind>
</comp>

<comp id="113" class="1004" name="A_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="16" slack="0"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/14 "/>
</bind>
</comp>

<comp id="119" class="1004" name="B_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="16" slack="0"/>
<pin id="123" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/14 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="1"/>
<pin id="129" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="31" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="j_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="1"/>
<pin id="140" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="1"/>
<pin id="151" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i1_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/6 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j2_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="1"/>
<pin id="162" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j2_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/7 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i3_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="31" slack="1"/>
<pin id="173" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i3_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="31" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/9 "/>
</bind>
</comp>

<comp id="182" class="1005" name="m_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="m_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/9 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i4_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="1"/>
<pin id="196" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="i4_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/10 "/>
</bind>
</comp>

<comp id="205" class="1005" name="n_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="n_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/10 "/>
</bind>
</comp>

<comp id="217" class="1005" name="p_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/11 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i5_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="31" slack="1"/>
<pin id="231" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="i5_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/11 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i6_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="1"/>
<pin id="242" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="i6_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/12 "/>
</bind>
</comp>

<comp id="251" class="1005" name="j7_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="1"/>
<pin id="253" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j7 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="j7_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j7/13 "/>
</bind>
</comp>

<comp id="262" class="1005" name="sum_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="sum_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="32" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/14 "/>
</bind>
</comp>

<comp id="276" class="1005" name="k_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="31" slack="1"/>
<pin id="278" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="k_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="31" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/14 "/>
</bind>
</comp>

<comp id="287" class="1004" name="i_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="31" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="1"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="i_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="31" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="0"/>
<pin id="304" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_9_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="j_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="31" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="j_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="31" slack="0"/>
<pin id="331" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_6_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="1"/>
<pin id="335" dir="0" index="1" bw="16" slack="0"/>
<pin id="336" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_11_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="i1_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="31" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="2"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="i_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="31" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_9_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="0"/>
<pin id="359" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_18_cast1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="9" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18_cast1/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="j2_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j2_cast/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_s_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="3"/>
<pin id="376" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="j_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="31" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_11_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_13_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="1"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_19_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="i3_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="31" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i3_cast/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_5_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="3"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="i_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="412" class="1004" name="m_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m_1/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="i4_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i4_cast/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_7_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="4"/>
<pin id="425" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="427" class="1004" name="i_4_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="31" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="n_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="n_1/10 "/>
</bind>
</comp>

<comp id="439" class="1004" name="i5_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i5_cast/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_8_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="5"/>
<pin id="446" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="448" class="1004" name="i_5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="31" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/11 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_1/11 "/>
</bind>
</comp>

<comp id="460" class="1004" name="i6_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="31" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i6_cast/12 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_10_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="3"/>
<pin id="467" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="470" class="1004" name="i_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="31" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/12 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_19_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="31" slack="0"/>
<pin id="478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/12 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_24_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="0" index="1" bw="9" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24_cast/12 "/>
</bind>
</comp>

<comp id="488" class="1004" name="j7_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="31" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j7_cast/13 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_12_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="2"/>
<pin id="495" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/13 "/>
</bind>
</comp>

<comp id="498" class="1004" name="j_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/13 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_20_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="31" slack="0"/>
<pin id="506" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/13 "/>
</bind>
</comp>

<comp id="508" class="1004" name="k_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="31" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/14 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_14_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="4"/>
<pin id="515" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="518" class="1004" name="k_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="31" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/14 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_21_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="31" slack="0"/>
<pin id="526" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_15_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="2"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_25_cast_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/14 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_22_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="31" slack="0"/>
<pin id="540" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_27_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="0"/>
<pin id="544" dir="0" index="1" bw="9" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27_cast/14 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_17_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="1"/>
<pin id="553" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_28_cast_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/14 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_16_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="1"/>
<pin id="562" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/16 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_17_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="1"/>
<pin id="565" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/16 "/>
</bind>
</comp>

<comp id="566" class="1007" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="2"/>
<pin id="570" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_16/16 tmp_18_cast/16 sum_1/16 "/>
</bind>
</comp>

<comp id="574" class="1005" name="lp_read_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="3"/>
<pin id="576" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="lp_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="ln_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="2"/>
<pin id="582" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ln_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="lm_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lm_read "/>
</bind>
</comp>

<comp id="596" class="1005" name="i_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="31" slack="0"/>
<pin id="598" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_9_cast_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="1"/>
<pin id="603" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="609" class="1005" name="j_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="31" slack="0"/>
<pin id="611" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_6_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="1"/>
<pin id="616" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="622" class="1005" name="i_2_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="31" slack="0"/>
<pin id="624" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_18_cast1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="1"/>
<pin id="629" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_cast1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="j_2_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="31" slack="0"/>
<pin id="637" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_13_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="1"/>
<pin id="642" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="648" class="1005" name="i_3_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="31" slack="0"/>
<pin id="650" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="653" class="1005" name="m_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="i_4_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="31" slack="0"/>
<pin id="663" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="666" class="1005" name="n_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="i_5_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="31" slack="0"/>
<pin id="676" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="679" class="1005" name="p_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="i_6_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="31" slack="0"/>
<pin id="689" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="692" class="1005" name="tmp_24_cast_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="2"/>
<pin id="694" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24_cast "/>
</bind>
</comp>

<comp id="700" class="1005" name="j_3_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="31" slack="0"/>
<pin id="702" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp_20_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="1"/>
<pin id="707" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="713" class="1005" name="k_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="31" slack="0"/>
<pin id="715" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="A_addr_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="14" slack="1"/>
<pin id="720" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="B_addr_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="14" slack="1"/>
<pin id="725" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="A_load_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="1"/>
<pin id="730" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="733" class="1005" name="B_load_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="1"/>
<pin id="735" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="738" class="1005" name="sum_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="74" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="74" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="273"><net_src comp="262" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="80" pin=2"/></net>

<net id="275"><net_src comp="267" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="131" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="131" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="131" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="142" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="142" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="142" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="345"><net_src comp="153" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="153" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="153" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="38" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="164" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="164" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="36" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="164" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="400"><net_src comp="175" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="175" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="36" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="186" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="24" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="198" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="198" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="36" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="209" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="24" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="233" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="233" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="36" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="221" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="24" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="244" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="182" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="244" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="36" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="244" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="38" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="40" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="255" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="217" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="255" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="36" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="255" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="280" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="205" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="280" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="36" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="280" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="528" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="541"><net_src comp="280" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="38" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="40" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="571"><net_src comp="563" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="560" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="262" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="56" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="583"><net_src comp="62" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="590"><net_src comp="68" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="599"><net_src comp="296" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="604"><net_src comp="306" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="612"><net_src comp="323" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="617"><net_src comp="333" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="625"><net_src comp="351" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="630"><net_src comp="361" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="638"><net_src comp="378" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="643"><net_src comp="388" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="651"><net_src comp="406" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="656"><net_src comp="412" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="664"><net_src comp="427" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="669"><net_src comp="433" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="677"><net_src comp="448" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="682"><net_src comp="454" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="690"><net_src comp="470" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="695"><net_src comp="480" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="703"><net_src comp="498" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="708"><net_src comp="504" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="716"><net_src comp="518" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="721"><net_src comp="113" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="726"><net_src comp="119" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="731"><net_src comp="93" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="736"><net_src comp="106" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="741"><net_src comp="566" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="267" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {17 }
 - Input state : 
	Port: matrixmul : lm | {1 }
	Port: matrixmul : ln | {1 }
	Port: matrixmul : lp | {1 }
	Port: matrixmul : Input_r | {4 7 }
  - Chain level:
	State 1
	State 2
	State 3
		i_cast : 1
		tmp : 2
		i_1 : 1
		StgValue_42 : 3
		tmp_1 : 1
		tmp_9_cast : 2
	State 4
		j_cast : 1
		tmp_2 : 2
		j_1 : 1
		StgValue_51 : 3
		tmp_4 : 1
		tmp_6 : 2
	State 5
		A_addr : 1
		StgValue_59 : 2
	State 6
		i1_cast : 1
		tmp_3 : 2
		i_2 : 1
		StgValue_65 : 3
		tmp_9 : 1
		tmp_18_cast1 : 2
	State 7
		j2_cast : 1
		tmp_s : 2
		j_2 : 1
		StgValue_74 : 3
		tmp_11 : 1
		tmp_13 : 2
	State 8
		B_addr : 1
		StgValue_82 : 2
	State 9
		i3_cast : 1
		tmp_5 : 2
		i_3 : 1
		StgValue_89 : 3
		m_1 : 1
	State 10
		i4_cast : 1
		tmp_7 : 2
		i_4 : 1
		StgValue_98 : 3
		n_1 : 1
	State 11
		i5_cast : 1
		tmp_8 : 2
		i_5 : 1
		StgValue_107 : 3
		p_1 : 1
	State 12
		i6_cast : 1
		tmp_10 : 2
		i_6 : 1
		StgValue_115 : 3
		tmp_19 : 1
		tmp_24_cast : 2
	State 13
		j7_cast : 1
		tmp_12 : 2
		j_3 : 1
		StgValue_124 : 3
		tmp_20 : 1
	State 14
		k_cast : 1
		tmp_14 : 2
		k_1 : 1
		StgValue_133 : 3
		tmp_21 : 1
		tmp_15 : 2
		tmp_25_cast : 3
		A_addr_1 : 4
		tmp_22 : 1
		tmp_27_cast : 2
		tmp_17 : 3
		tmp_28_cast : 4
		B_addr_1 : 5
		A_load : 5
		B_load : 6
		StgValue_145 : 1
	State 15
	State 16
		tmp_16 : 1
		tmp_18_cast : 2
		sum_1 : 3
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      i_1_fu_296     |    0    |    0    |    38   |
|          |      j_1_fu_323     |    0    |    0    |    38   |
|          |     tmp_6_fu_333    |    0    |    0    |    23   |
|          |      i_2_fu_351     |    0    |    0    |    38   |
|          |      j_2_fu_378     |    0    |    0    |    38   |
|          |    tmp_13_fu_388    |    0    |    0    |    23   |
|    add   |      i_3_fu_406     |    0    |    0    |    38   |
|          |      i_4_fu_427     |    0    |    0    |    38   |
|          |      i_5_fu_448     |    0    |    0    |    38   |
|          |      i_6_fu_470     |    0    |    0    |    38   |
|          |      j_3_fu_498     |    0    |    0    |    38   |
|          |      k_1_fu_518     |    0    |    0    |    38   |
|          |    tmp_15_fu_528    |    0    |    0    |    23   |
|          |    tmp_17_fu_550    |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_291     |    0    |    0    |    18   |
|          |     tmp_2_fu_318    |    0    |    0    |    18   |
|          |     tmp_3_fu_346    |    0    |    0    |    18   |
|          |     tmp_s_fu_373    |    0    |    0    |    18   |
|   icmp   |     tmp_5_fu_401    |    0    |    0    |    18   |
|          |     tmp_7_fu_422    |    0    |    0    |    18   |
|          |     tmp_8_fu_443    |    0    |    0    |    18   |
|          |    tmp_10_fu_464    |    0    |    0    |    18   |
|          |    tmp_12_fu_492    |    0    |    0    |    18   |
|          |    tmp_14_fu_512    |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_566     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    grp_read_fu_56   |    0    |    0    |    0    |
|   read   |    grp_read_fu_62   |    0    |    0    |    0    |
|          |    grp_read_fu_68   |    0    |    0    |    0    |
|          |    grp_read_fu_74   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  |   grp_write_fu_80   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    i_cast_fu_287    |    0    |    0    |    0    |
|          |    j_cast_fu_314    |    0    |    0    |    0    |
|          |  tmp_11_cast_fu_338 |    0    |    0    |    0    |
|          |    i1_cast_fu_342   |    0    |    0    |    0    |
|          |    j2_cast_fu_369   |    0    |    0    |    0    |
|          |  tmp_19_cast_fu_393 |    0    |    0    |    0    |
|          |    i3_cast_fu_397   |    0    |    0    |    0    |
|   zext   |    i4_cast_fu_418   |    0    |    0    |    0    |
|          |    i5_cast_fu_439   |    0    |    0    |    0    |
|          |    i6_cast_fu_460   |    0    |    0    |    0    |
|          |    j7_cast_fu_488   |    0    |    0    |    0    |
|          |    k_cast_fu_508    |    0    |    0    |    0    |
|          |  tmp_25_cast_fu_533 |    0    |    0    |    0    |
|          |  tmp_28_cast_fu_555 |    0    |    0    |    0    |
|          |  tmp_16_cast_fu_560 |    0    |    0    |    0    |
|          |  tmp_17_cast_fu_563 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_1_fu_302    |    0    |    0    |    0    |
|          |     tmp_4_fu_329    |    0    |    0    |    0    |
|          |     tmp_9_fu_357    |    0    |    0    |    0    |
|   trunc  |    tmp_11_fu_384    |    0    |    0    |    0    |
|          |    tmp_19_fu_476    |    0    |    0    |    0    |
|          |    tmp_20_fu_504    |    0    |    0    |    0    |
|          |    tmp_21_fu_524    |    0    |    0    |    0    |
|          |    tmp_22_fu_538    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_9_cast_fu_306  |    0    |    0    |    0    |
|bitconcatenate| tmp_18_cast1_fu_361 |    0    |    0    |    0    |
|          |  tmp_24_cast_fu_480 |    0    |    0    |    0    |
|          |  tmp_27_cast_fu_542 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      m_1_fu_412     |    0    |    0    |    0    |
|    shl   |      n_1_fu_433     |    0    |    0    |    0    |
|          |      p_1_fu_454     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   652   |
|----------|---------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  A |    8   |    0   |    0   |
|  B |    8   |    0   |    0   |
+----+--------+--------+--------+
|Total|   16   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_addr_1_reg_718  |   14   |
|   A_load_reg_728   |    8   |
|  B_addr_1_reg_723  |   14   |
|   B_load_reg_733   |    8   |
|     i1_reg_149     |   31   |
|     i3_reg_171     |   31   |
|     i4_reg_194     |   31   |
|     i5_reg_229     |   31   |
|     i6_reg_240     |   31   |
|     i_1_reg_596    |   31   |
|     i_2_reg_622    |   31   |
|     i_3_reg_648    |   31   |
|     i_4_reg_661    |   31   |
|     i_5_reg_674    |   31   |
|     i_6_reg_687    |   31   |
|      i_reg_127     |   31   |
|     j2_reg_160     |   31   |
|     j7_reg_251     |   31   |
|     j_1_reg_609    |   31   |
|     j_2_reg_635    |   31   |
|     j_3_reg_700    |   31   |
|      j_reg_138     |   31   |
|     k_1_reg_713    |   31   |
|      k_reg_276     |   31   |
|   lm_read_reg_587  |   32   |
|   ln_read_reg_580  |   32   |
|   lp_read_reg_574  |   32   |
|     m_1_reg_653    |   32   |
|      m_reg_182     |   32   |
|     n_1_reg_666    |   32   |
|      n_reg_205     |   32   |
|     p_1_reg_679    |   32   |
|      p_reg_217     |   32   |
|    sum_1_reg_738   |   32   |
|     sum_reg_262    |   32   |
|   tmp_13_reg_640   |   16   |
|tmp_18_cast1_reg_627|   16   |
|   tmp_20_reg_705   |   16   |
| tmp_24_cast_reg_692|   16   |
|    tmp_6_reg_614   |   16   |
| tmp_9_cast_reg_601 |   16   |
+--------------------+--------+
|        Total       |  1112  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_80  |  p2  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_93 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_106 |  p0  |   3  |  14  |   42   ||    15   |
|     m_reg_182     |  p0  |   2  |  32  |   64   ||    9    |
|     n_reg_205     |  p0  |   2  |  32  |   64   ||    9    |
|     p_reg_217     |  p0  |   2  |  32  |   64   ||    9    |
|    sum_reg_262    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   404  || 12.4745 ||    75   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   652  |
|   Memory  |   16   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   75   |
|  Register |    -   |    -   |    -   |  1112  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    1   |   12   |  1112  |   727  |
+-----------+--------+--------+--------+--------+--------+
