
*** Running vivado
    with args -log SpaceInv.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SpaceInv.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SpaceInv.tcl -notrace
Command: synth_design -top SpaceInv -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4540 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 471.117 ; gain = 168.660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SpaceInv' [D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.srcs/sources_1/new/SpaceInv.vhd:45]
INFO: [Synth 8-3491] module 'vga' declared at 'D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.srcs/sources_1/new/vga.vhd:35' bound to instance 'cvga' of component 'vga' [D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.srcs/sources_1/new/SpaceInv.vhd:73]
INFO: [Synth 8-638] synthesizing module 'vga' [D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.srcs/sources_1/new/vga.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'vga' (1#1) [D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.srcs/sources_1/new/vga.vhd:49]
INFO: [Synth 8-3491] module 'formatoVGA' declared at 'D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.srcs/sources_1/new/formatoVGA.vhd:35' bound to instance 'cformVga' of component 'formatoVga' [D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.srcs/sources_1/new/SpaceInv.vhd:74]
INFO: [Synth 8-638] synthesizing module 'formatoVGA' [D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.srcs/sources_1/new/formatoVGA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'formatoVGA' (2#1) [D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.srcs/sources_1/new/formatoVGA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SpaceInv' (3#1) [D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.srcs/sources_1/new/SpaceInv.vhd:45]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port X[9]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port X[8]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port X[7]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port X[6]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port X[4]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port X[3]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port X[2]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port X[1]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port X[0]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port Y[9]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port Y[8]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port Y[7]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port Y[6]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port Y[4]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port Y[3]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port Y[2]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port Y[1]
WARNING: [Synth 8-3331] design formatoVGA has unconnected port Y[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 535.121 ; gain = 232.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 535.121 ; gain = 232.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 535.121 ; gain = 232.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.srcs/sources_1/new/vga.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 'Color_reg' [D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.srcs/sources_1/new/formatoVGA.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 535.121 ; gain = 232.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module formatoVGA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'cformVga/Color_reg[1]' (LDCP) to 'cformVga/Color_reg[2]'
INFO: [Synth 8-3886] merging instance 'cformVga/Color_reg[2]' (LDCP) to 'cformVga/Color_reg[0]'
INFO: [Synth 8-3886] merging instance 'cvga/R_reg[0]' (LDC) to 'cvga/R_reg[3]'
INFO: [Synth 8-3886] merging instance 'cvga/R_reg[1]' (LDC) to 'cvga/R_reg[3]'
INFO: [Synth 8-3886] merging instance 'cvga/R_reg[2]' (LDC) to 'cvga/R_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 673.188 ; gain = 370.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 677.250 ; gain = 374.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 677.434 ; gain = 374.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 677.434 ; gain = 374.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 677.434 ; gain = 374.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 677.434 ; gain = 374.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 677.434 ; gain = 374.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 677.434 ; gain = 374.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 677.434 ; gain = 374.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |     8|
|4     |LUT3 |     7|
|5     |LUT4 |     7|
|6     |LUT5 |     5|
|7     |LUT6 |    12|
|8     |FDCE |    22|
|9     |LDC  |     1|
|10    |LDCP |     1|
|11    |IBUF |     2|
|12    |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+-----------+-----------+------+
|      |Instance   |Module     |Cells |
+------+-----------+-----------+------+
|1     |top        |           |    83|
|2     |  cformVga |formatoVGA |     2|
|3     |  cvga     |vga        |    64|
+------+-----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 677.434 ; gain = 374.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 677.434 ; gain = 374.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 677.434 ; gain = 374.977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 790.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 790.219 ; gain = 487.762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 790.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Universidad/CuartoCurso/Integrados/space_invaders/space_invaders.runs/synth_1/SpaceInv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SpaceInv_utilization_synth.rpt -pb SpaceInv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 13 17:46:55 2019...
