0.7
2020.2
Nov 18 2020
09:47:47
D:/Yolo_FPGA/FIFO_test/FIFO_test.sim/sim_1/impl/timing/xsim/tb_time_impl.v,1733467808,verilog,,D:/Yolo_FPGA/FIFO_test/FIFO_test.srcs/sim_1/new/tb.v,,FIFO_test;fifo_generator_0;fifo_generator_0_blk_mem_gen_generic_cstr;fifo_generator_0_blk_mem_gen_prim_width;fifo_generator_0_blk_mem_gen_prim_wrapper;fifo_generator_0_blk_mem_gen_top;fifo_generator_0_blk_mem_gen_v8_4_4;fifo_generator_0_blk_mem_gen_v8_4_4_synth;fifo_generator_0_compare;fifo_generator_0_compare_0;fifo_generator_0_compare_1;fifo_generator_0_compare_2;fifo_generator_0_dc_ss;fifo_generator_0_fifo_generator_ramfifo;fifo_generator_0_fifo_generator_top;fifo_generator_0_fifo_generator_v13_2_5;fifo_generator_0_fifo_generator_v13_2_5_synth;fifo_generator_0_memory;fifo_generator_0_rd_bin_cntr;fifo_generator_0_rd_logic;fifo_generator_0_rd_status_flags_ss;fifo_generator_0_updn_cntr;fifo_generator_0_wr_bin_cntr;fifo_generator_0_wr_logic;fifo_generator_0_wr_status_flags_ss;glbl,,,,,,,,
D:/Yolo_FPGA/FIFO_test/FIFO_test.srcs/sim_1/new/tb.v,1733452483,verilog,,,,tb,,,,,,,,
