<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.4" />
<title>circuitgraph.tests.test_io API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>circuitgraph.tests.test_io</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">import unittest
import os
import tempfile

import circuitgraph as cg
from circuitgraph.transform import miter
from circuitgraph.sat import sat


class TestIO(unittest.TestCase):
    def setUp(self):
        self.test_path = f&#34;{os.path.dirname(__file__)}/../netlists/tests/&#34;
        self.bbs = [cg.BlackBox(&#34;ff&#34;, [&#34;CK&#34;, &#34;D&#34;], [&#34;Q&#34;])]

    def test_bench(self):
        g = cg.from_lib(f&#34;b17_C&#34;)
        self.assertEqual(len(g), 2943)
        self.assertSetEqual(g.fanin(&#34;n2905&#34;), set([&#34;n2516&#34;, &#34;n2904&#34;]))
        self.assertSetEqual(g.fanin(&#34;out789&#34;), set([&#34;out789_driver&#34;]))
        self.assertSetEqual(g.fanin(&#34;out789_driver&#34;), set([&#34;n2942&#34;]))
        self.assertSetEqual(g.fanout(&#34;in382&#34;), set([&#34;n2484&#34;]))

        self.assertEqual(g.type(&#34;n2905&#34;), &#34;and&#34;)
        self.assertEqual(g.type(&#34;out789&#34;), &#34;output&#34;)
        self.assertEqual(g.type(&#34;out789_driver&#34;), &#34;not&#34;)
        self.assertEqual(g.type(&#34;in382&#34;), &#34;input&#34;)

    def test_bench_output(self):
        g = cg.from_lib(f&#34;b17_C&#34;)
        g2 = cg.bench_to_circuit(cg.circuit_to_bench(g), g.name)

        m = miter(g, g2)
        live = sat(m)
        self.assertTrue(live)
        different_output = sat(m, assumptions={&#34;sat&#34;: True})
        self.assertFalse(different_output)

    def test_verilog(self):
        g = cg.from_file(f&#34;{self.test_path}/test_correct_io.v&#34;)

        self.assertSetEqual(
            g.nodes(),
            set(
                [
                    &#34;G1&#34;,
                    &#34;G2&#34;,
                    &#34;G3&#34;,
                    &#34;G4&#34;,
                    &#34;G5_0&#34;,
                    &#34;G5_1&#34;,
                    &#34;G17&#34;,
                    &#34;G18&#34;,
                    &#34;G19&#34;,
                    &#34;G20&#34;,
                    &#34;G21&#34;,
                    &#34;G22_0&#34;,
                    &#34;G22_1&#34;,
                    &#34;G8_0&#34;,
                    &#34;G8_1&#34;,
                    &#34;G19_driver&#34;,
                    &#34;G18_driver&#34;,
                    &#34;G20_driver&#34;,
                    &#34;G21_driver&#34;,
                    &#34;G17_driver&#34;,
                    &#34;and_G1_G2&#34;,
                    &#34;tie0&#34;,
                    &#34;tie1&#34;,
                    &#34;not_G2&#34;,
                    &#34;xor_G3_G4&#34;,
                    &#34;and_G8_0_G5_0&#34;,
                    &#34;xor_G17_and_G8_0_G5_0&#34;,
                    &#34;and_and_G1_G2_xor_G3_G4&#34;,
                    &#34;and_G1_or_not_G2_tie1&#34;,
                    &#34;or_not_G2_tie1&#34;,
                    &#34;G22_0_driver&#34;,
                    &#34;G22_1_driver&#34;,
                ]
            ),
        )
        self.assertSetEqual(g.fanin(&#34;G8_0&#34;), set([&#34;G1&#34;, &#34;G3&#34;]))
        self.assertSetEqual(g.fanin(&#34;G17&#34;), set([&#34;G17_driver&#34;]))
        self.assertSetEqual(g.fanin(&#34;G18&#34;), set([&#34;G18_driver&#34;]))
        self.assertSetEqual(g.fanin(&#34;G17_driver&#34;), set([&#34;G8_1&#34;, &#34;tie1&#34;]))
        self.assertEqual(g.type(&#34;G8_1&#34;), &#34;buf&#34;)
        self.assertEqual(g.fanin(&#34;G8_1&#34;), set([&#34;tie1&#34;]))

        self.assertEqual(g.type(&#34;G8_0&#34;), &#34;nand&#34;)
        self.assertEqual(g.type(&#34;G17_driver&#34;), &#34;nor&#34;)
        self.assertEqual(g.type(&#34;G18_driver&#34;), &#34;and&#34;)
        self.assertEqual(g.type(&#34;G18&#34;), &#34;output&#34;)
        self.assertEqual(g.type(&#34;G22_0&#34;), &#34;output&#34;)
        self.assertEqual(g.type(&#34;G22_0_driver&#34;), &#34;xor&#34;)
        self.assertEqual(g.type(&#34;tie1&#34;), &#34;1&#34;)
        self.assertEqual(g.type(&#34;tie0&#34;), &#34;0&#34;)

        self.assertSetEqual(g.fanin(&#34;G19_driver&#34;), set([&#34;and_and_G1_G2_xor_G3_G4&#34;]))
        self.assertSetEqual(
            g.fanin(&#34;and_and_G1_G2_xor_G3_G4&#34;), set([&#34;and_G1_G2&#34;, &#34;xor_G3_G4&#34;])
        )
        self.assertSetEqual(g.fanin(&#34;and_G1_G2&#34;), set([&#34;G1&#34;, &#34;G2&#34;]))
        self.assertSetEqual(g.fanin(&#34;xor_G3_G4&#34;), set([&#34;G3&#34;, &#34;G4&#34;]))
        self.assertSetEqual(g.fanin(&#34;G20_driver&#34;), set([&#34;xor_G17_and_G8_0_G5_0&#34;]))
        self.assertSetEqual(
            g.fanin(&#34;xor_G17_and_G8_0_G5_0&#34;), set([&#34;G17_driver&#34;, &#34;and_G8_0_G5_0&#34;]),
        )
        self.assertSetEqual(g.fanin(&#34;and_G8_0_G5_0&#34;), set([&#34;G8_0&#34;, &#34;G5_0&#34;]))
        self.assertSetEqual(g.fanin(&#34;G22_1_driver&#34;), set([&#34;and_G1_or_not_G2_tie1&#34;]))
        self.assertSetEqual(
            g.fanin(&#34;and_G1_or_not_G2_tie1&#34;), set([&#34;G1&#34;, &#34;or_not_G2_tie1&#34;])
        )
        self.assertSetEqual(g.fanin(&#34;or_not_G2_tie1&#34;), set([&#34;not_G2&#34;, &#34;tie1&#34;]))
        self.assertSetEqual(g.fanin(&#34;not_G2&#34;), set([&#34;G2&#34;]))

        self.assertSetEqual(g.inputs(), set([&#34;G1&#34;, &#34;G2&#34;, &#34;G3&#34;, &#34;G4&#34;, &#34;G5_0&#34;, &#34;G5_1&#34;]))
        self.assertSetEqual(
            g.outputs(), set([&#34;G17&#34;, &#34;G18&#34;, &#34;G19&#34;, &#34;G20&#34;, &#34;G21&#34;, &#34;G22_0&#34;, &#34;G22_1&#34;]),
        )

    def test_fast_verilog(self):
        g = cg.from_file(f&#34;{self.test_path}/../c432.v&#34;)
        gf = cg.from_file(f&#34;{self.test_path}/../c432.v&#34;, fast=True)
        self.assertSetEqual(g.inputs(), gf.inputs())
        self.assertSetEqual(g.outputs(), gf.outputs())
        self.assertSetEqual(g.nodes(), gf.nodes())
        self.assertSetEqual(g.edges(), gf.edges())
        m = miter(g, gf)
        live = sat(m)
        self.assertTrue(live)
        different_output = sat(m, assumptions={&#34;sat&#34;: True})
        self.assertFalse(different_output)

    @unittest.skipUnless(
        &#34;CIRCUITGRAPH_DC_LIBRARY_PATH&#34; in os.environ, &#34;DC synthesis not setup&#34;
    )
    def test_gtech_verilog(self):
        g = cg.from_file(f&#34;{self.test_path}/../c432.v&#34;)
        with tempfile.TemporaryDirectory(prefix=&#34;circuitgraph_test_dir&#34;) as tmpdirname:
            g_syn = cg.syn(g, engine=&#34;dc&#34;, suppress_output=True, working_dir=tmpdirname)
        m = miter(g, g_syn)
        live = sat(m)
        self.assertTrue(live)
        different_output = sat(m, assumptions={&#34;sat&#34;: True})
        self.assertFalse(different_output)

    @unittest.skipUnless(
        &#34;CIRCUITGRAPH_DC_LIBRARY_PATH&#34; in os.environ, &#34;DC synthesis not setup&#34;
    )
    def test_gtech_fast_verilog(self):
        g = cg.from_file(f&#34;{self.test_path}/../c432.v&#34;)
        with tempfile.TemporaryDirectory(prefix=&#34;circuitgraph_test_dir&#34;) as tmpdirname:
            g_syn = cg.syn(
                g,
                engine=&#34;dc&#34;,
                suppress_output=True,
                fast_parsing=True,
                working_dir=tmpdirname,
            )
        m = miter(g, g_syn)
        live = sat(m)
        self.assertTrue(live)
        different_output = sat(m, assumptions={&#34;sat&#34;: True})
        self.assertFalse(different_output)

    def test_incorrect_file_type(self):
        self.assertRaises(ValueError, cg.from_file, &#34;setup.py&#34;)

    def test_verilog_output(self):
        for g in [
            cg.from_file(
                f&#34;{self.test_path}/test_correct_io.v&#34;,
                name=&#34;test_module_bb&#34;,
                blackboxes=self.bbs,
            ),
            cg.from_file(f&#34;{self.test_path}/test_correct_io.v&#34;, name=&#34;test_correct_io&#34;),
        ]:
            g2 = cg.verilog_to_circuit(
                cg.circuit_to_verilog(g), g.name, blackboxes=self.bbs
            )
            m = miter(cg.strip_blackboxes(g), cg.strip_blackboxes(g2))
            live = sat(m)
            self.assertTrue(live)
            different_output = sat(m, assumptions={&#34;sat&#34;: True})
            self.assertFalse(different_output)

    def test_verilog_incorrect_output(self):
        c = cg.Circuit()
        c.add(&#34;a&#34;, &#34;input&#34;)
        c.add(&#34;b&#34;, &#34;input&#34;)
        c.add(&#34;c&#34;, &#34;fake_gate&#34;, fanin=[&#34;a&#34;, &#34;b&#34;])
        self.assertRaises(ValueError, cg.circuit_to_verilog, c)</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="circuitgraph.tests.test_io.TestIO"><code class="flex name class">
<span>class <span class="ident">TestIO</span></span>
<span>(</span><span>methodName='runTest')</span>
</code></dt>
<dd>
<div class="desc"><p>A class whose instances are single test cases.</p>
<p>By default, the test code itself should be placed in a method named
'runTest'.</p>
<p>If the fixture may be used for many test cases, create as
many test methods as are needed. When instantiating such a TestCase
subclass, specify in the constructor arguments the name of the test method
that the instance is to execute.</p>
<p>Test authors should subclass TestCase for their own tests. Construction
and deconstruction of the test's environment ('fixture') can be
implemented by overriding the 'setUp' and 'tearDown' methods respectively.</p>
<p>If it is necessary to override the <strong>init</strong> method, the base class
<strong>init</strong> method must always be called. It is important that subclasses
should not change the signature of their <strong>init</strong> method, since instances
of the classes are instantiated automatically by parts of the framework
in order to be run.</p>
<p>When subclassing TestCase, you can set these attributes:
* failureException: determines which exception will be raised when
the instance's assertion methods fail; test methods raising this
exception will be deemed to have 'failed' rather than 'errored'.
* longMessage: determines whether long messages (including repr of
objects used in assert methods) will be printed on failure in <em>addition</em>
to any explicit message passed.
* maxDiff: sets the maximum length of a diff in failure messages
by assert methods using difflib. It is looked up as an instance
attribute so can be configured by individual tests if required.</p>
<p>Create an instance of the class that will use the named test
method when executed. Raises a ValueError if the instance does
not have a method with the specified name.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class TestIO(unittest.TestCase):
    def setUp(self):
        self.test_path = f&#34;{os.path.dirname(__file__)}/../netlists/tests/&#34;
        self.bbs = [cg.BlackBox(&#34;ff&#34;, [&#34;CK&#34;, &#34;D&#34;], [&#34;Q&#34;])]

    def test_bench(self):
        g = cg.from_lib(f&#34;b17_C&#34;)
        self.assertEqual(len(g), 2943)
        self.assertSetEqual(g.fanin(&#34;n2905&#34;), set([&#34;n2516&#34;, &#34;n2904&#34;]))
        self.assertSetEqual(g.fanin(&#34;out789&#34;), set([&#34;out789_driver&#34;]))
        self.assertSetEqual(g.fanin(&#34;out789_driver&#34;), set([&#34;n2942&#34;]))
        self.assertSetEqual(g.fanout(&#34;in382&#34;), set([&#34;n2484&#34;]))

        self.assertEqual(g.type(&#34;n2905&#34;), &#34;and&#34;)
        self.assertEqual(g.type(&#34;out789&#34;), &#34;output&#34;)
        self.assertEqual(g.type(&#34;out789_driver&#34;), &#34;not&#34;)
        self.assertEqual(g.type(&#34;in382&#34;), &#34;input&#34;)

    def test_bench_output(self):
        g = cg.from_lib(f&#34;b17_C&#34;)
        g2 = cg.bench_to_circuit(cg.circuit_to_bench(g), g.name)

        m = miter(g, g2)
        live = sat(m)
        self.assertTrue(live)
        different_output = sat(m, assumptions={&#34;sat&#34;: True})
        self.assertFalse(different_output)

    def test_verilog(self):
        g = cg.from_file(f&#34;{self.test_path}/test_correct_io.v&#34;)

        self.assertSetEqual(
            g.nodes(),
            set(
                [
                    &#34;G1&#34;,
                    &#34;G2&#34;,
                    &#34;G3&#34;,
                    &#34;G4&#34;,
                    &#34;G5_0&#34;,
                    &#34;G5_1&#34;,
                    &#34;G17&#34;,
                    &#34;G18&#34;,
                    &#34;G19&#34;,
                    &#34;G20&#34;,
                    &#34;G21&#34;,
                    &#34;G22_0&#34;,
                    &#34;G22_1&#34;,
                    &#34;G8_0&#34;,
                    &#34;G8_1&#34;,
                    &#34;G19_driver&#34;,
                    &#34;G18_driver&#34;,
                    &#34;G20_driver&#34;,
                    &#34;G21_driver&#34;,
                    &#34;G17_driver&#34;,
                    &#34;and_G1_G2&#34;,
                    &#34;tie0&#34;,
                    &#34;tie1&#34;,
                    &#34;not_G2&#34;,
                    &#34;xor_G3_G4&#34;,
                    &#34;and_G8_0_G5_0&#34;,
                    &#34;xor_G17_and_G8_0_G5_0&#34;,
                    &#34;and_and_G1_G2_xor_G3_G4&#34;,
                    &#34;and_G1_or_not_G2_tie1&#34;,
                    &#34;or_not_G2_tie1&#34;,
                    &#34;G22_0_driver&#34;,
                    &#34;G22_1_driver&#34;,
                ]
            ),
        )
        self.assertSetEqual(g.fanin(&#34;G8_0&#34;), set([&#34;G1&#34;, &#34;G3&#34;]))
        self.assertSetEqual(g.fanin(&#34;G17&#34;), set([&#34;G17_driver&#34;]))
        self.assertSetEqual(g.fanin(&#34;G18&#34;), set([&#34;G18_driver&#34;]))
        self.assertSetEqual(g.fanin(&#34;G17_driver&#34;), set([&#34;G8_1&#34;, &#34;tie1&#34;]))
        self.assertEqual(g.type(&#34;G8_1&#34;), &#34;buf&#34;)
        self.assertEqual(g.fanin(&#34;G8_1&#34;), set([&#34;tie1&#34;]))

        self.assertEqual(g.type(&#34;G8_0&#34;), &#34;nand&#34;)
        self.assertEqual(g.type(&#34;G17_driver&#34;), &#34;nor&#34;)
        self.assertEqual(g.type(&#34;G18_driver&#34;), &#34;and&#34;)
        self.assertEqual(g.type(&#34;G18&#34;), &#34;output&#34;)
        self.assertEqual(g.type(&#34;G22_0&#34;), &#34;output&#34;)
        self.assertEqual(g.type(&#34;G22_0_driver&#34;), &#34;xor&#34;)
        self.assertEqual(g.type(&#34;tie1&#34;), &#34;1&#34;)
        self.assertEqual(g.type(&#34;tie0&#34;), &#34;0&#34;)

        self.assertSetEqual(g.fanin(&#34;G19_driver&#34;), set([&#34;and_and_G1_G2_xor_G3_G4&#34;]))
        self.assertSetEqual(
            g.fanin(&#34;and_and_G1_G2_xor_G3_G4&#34;), set([&#34;and_G1_G2&#34;, &#34;xor_G3_G4&#34;])
        )
        self.assertSetEqual(g.fanin(&#34;and_G1_G2&#34;), set([&#34;G1&#34;, &#34;G2&#34;]))
        self.assertSetEqual(g.fanin(&#34;xor_G3_G4&#34;), set([&#34;G3&#34;, &#34;G4&#34;]))
        self.assertSetEqual(g.fanin(&#34;G20_driver&#34;), set([&#34;xor_G17_and_G8_0_G5_0&#34;]))
        self.assertSetEqual(
            g.fanin(&#34;xor_G17_and_G8_0_G5_0&#34;), set([&#34;G17_driver&#34;, &#34;and_G8_0_G5_0&#34;]),
        )
        self.assertSetEqual(g.fanin(&#34;and_G8_0_G5_0&#34;), set([&#34;G8_0&#34;, &#34;G5_0&#34;]))
        self.assertSetEqual(g.fanin(&#34;G22_1_driver&#34;), set([&#34;and_G1_or_not_G2_tie1&#34;]))
        self.assertSetEqual(
            g.fanin(&#34;and_G1_or_not_G2_tie1&#34;), set([&#34;G1&#34;, &#34;or_not_G2_tie1&#34;])
        )
        self.assertSetEqual(g.fanin(&#34;or_not_G2_tie1&#34;), set([&#34;not_G2&#34;, &#34;tie1&#34;]))
        self.assertSetEqual(g.fanin(&#34;not_G2&#34;), set([&#34;G2&#34;]))

        self.assertSetEqual(g.inputs(), set([&#34;G1&#34;, &#34;G2&#34;, &#34;G3&#34;, &#34;G4&#34;, &#34;G5_0&#34;, &#34;G5_1&#34;]))
        self.assertSetEqual(
            g.outputs(), set([&#34;G17&#34;, &#34;G18&#34;, &#34;G19&#34;, &#34;G20&#34;, &#34;G21&#34;, &#34;G22_0&#34;, &#34;G22_1&#34;]),
        )

    def test_fast_verilog(self):
        g = cg.from_file(f&#34;{self.test_path}/../c432.v&#34;)
        gf = cg.from_file(f&#34;{self.test_path}/../c432.v&#34;, fast=True)
        self.assertSetEqual(g.inputs(), gf.inputs())
        self.assertSetEqual(g.outputs(), gf.outputs())
        self.assertSetEqual(g.nodes(), gf.nodes())
        self.assertSetEqual(g.edges(), gf.edges())
        m = miter(g, gf)
        live = sat(m)
        self.assertTrue(live)
        different_output = sat(m, assumptions={&#34;sat&#34;: True})
        self.assertFalse(different_output)

    @unittest.skipUnless(
        &#34;CIRCUITGRAPH_DC_LIBRARY_PATH&#34; in os.environ, &#34;DC synthesis not setup&#34;
    )
    def test_gtech_verilog(self):
        g = cg.from_file(f&#34;{self.test_path}/../c432.v&#34;)
        with tempfile.TemporaryDirectory(prefix=&#34;circuitgraph_test_dir&#34;) as tmpdirname:
            g_syn = cg.syn(g, engine=&#34;dc&#34;, suppress_output=True, working_dir=tmpdirname)
        m = miter(g, g_syn)
        live = sat(m)
        self.assertTrue(live)
        different_output = sat(m, assumptions={&#34;sat&#34;: True})
        self.assertFalse(different_output)

    @unittest.skipUnless(
        &#34;CIRCUITGRAPH_DC_LIBRARY_PATH&#34; in os.environ, &#34;DC synthesis not setup&#34;
    )
    def test_gtech_fast_verilog(self):
        g = cg.from_file(f&#34;{self.test_path}/../c432.v&#34;)
        with tempfile.TemporaryDirectory(prefix=&#34;circuitgraph_test_dir&#34;) as tmpdirname:
            g_syn = cg.syn(
                g,
                engine=&#34;dc&#34;,
                suppress_output=True,
                fast_parsing=True,
                working_dir=tmpdirname,
            )
        m = miter(g, g_syn)
        live = sat(m)
        self.assertTrue(live)
        different_output = sat(m, assumptions={&#34;sat&#34;: True})
        self.assertFalse(different_output)

    def test_incorrect_file_type(self):
        self.assertRaises(ValueError, cg.from_file, &#34;setup.py&#34;)

    def test_verilog_output(self):
        for g in [
            cg.from_file(
                f&#34;{self.test_path}/test_correct_io.v&#34;,
                name=&#34;test_module_bb&#34;,
                blackboxes=self.bbs,
            ),
            cg.from_file(f&#34;{self.test_path}/test_correct_io.v&#34;, name=&#34;test_correct_io&#34;),
        ]:
            g2 = cg.verilog_to_circuit(
                cg.circuit_to_verilog(g), g.name, blackboxes=self.bbs
            )
            m = miter(cg.strip_blackboxes(g), cg.strip_blackboxes(g2))
            live = sat(m)
            self.assertTrue(live)
            different_output = sat(m, assumptions={&#34;sat&#34;: True})
            self.assertFalse(different_output)

    def test_verilog_incorrect_output(self):
        c = cg.Circuit()
        c.add(&#34;a&#34;, &#34;input&#34;)
        c.add(&#34;b&#34;, &#34;input&#34;)
        c.add(&#34;c&#34;, &#34;fake_gate&#34;, fanin=[&#34;a&#34;, &#34;b&#34;])
        self.assertRaises(ValueError, cg.circuit_to_verilog, c)</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li>unittest.case.TestCase</li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="circuitgraph.tests.test_io.TestIO.setUp"><code class="name flex">
<span>def <span class="ident">setUp</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Hook method for setting up the test fixture before exercising it.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def setUp(self):
    self.test_path = f&#34;{os.path.dirname(__file__)}/../netlists/tests/&#34;
    self.bbs = [cg.BlackBox(&#34;ff&#34;, [&#34;CK&#34;, &#34;D&#34;], [&#34;Q&#34;])]</code></pre>
</details>
</dd>
<dt id="circuitgraph.tests.test_io.TestIO.test_bench"><code class="name flex">
<span>def <span class="ident">test_bench</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_bench(self):
    g = cg.from_lib(f&#34;b17_C&#34;)
    self.assertEqual(len(g), 2943)
    self.assertSetEqual(g.fanin(&#34;n2905&#34;), set([&#34;n2516&#34;, &#34;n2904&#34;]))
    self.assertSetEqual(g.fanin(&#34;out789&#34;), set([&#34;out789_driver&#34;]))
    self.assertSetEqual(g.fanin(&#34;out789_driver&#34;), set([&#34;n2942&#34;]))
    self.assertSetEqual(g.fanout(&#34;in382&#34;), set([&#34;n2484&#34;]))

    self.assertEqual(g.type(&#34;n2905&#34;), &#34;and&#34;)
    self.assertEqual(g.type(&#34;out789&#34;), &#34;output&#34;)
    self.assertEqual(g.type(&#34;out789_driver&#34;), &#34;not&#34;)
    self.assertEqual(g.type(&#34;in382&#34;), &#34;input&#34;)</code></pre>
</details>
</dd>
<dt id="circuitgraph.tests.test_io.TestIO.test_bench_output"><code class="name flex">
<span>def <span class="ident">test_bench_output</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_bench_output(self):
    g = cg.from_lib(f&#34;b17_C&#34;)
    g2 = cg.bench_to_circuit(cg.circuit_to_bench(g), g.name)

    m = miter(g, g2)
    live = sat(m)
    self.assertTrue(live)
    different_output = sat(m, assumptions={&#34;sat&#34;: True})
    self.assertFalse(different_output)</code></pre>
</details>
</dd>
<dt id="circuitgraph.tests.test_io.TestIO.test_fast_verilog"><code class="name flex">
<span>def <span class="ident">test_fast_verilog</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_fast_verilog(self):
    g = cg.from_file(f&#34;{self.test_path}/../c432.v&#34;)
    gf = cg.from_file(f&#34;{self.test_path}/../c432.v&#34;, fast=True)
    self.assertSetEqual(g.inputs(), gf.inputs())
    self.assertSetEqual(g.outputs(), gf.outputs())
    self.assertSetEqual(g.nodes(), gf.nodes())
    self.assertSetEqual(g.edges(), gf.edges())
    m = miter(g, gf)
    live = sat(m)
    self.assertTrue(live)
    different_output = sat(m, assumptions={&#34;sat&#34;: True})
    self.assertFalse(different_output)</code></pre>
</details>
</dd>
<dt id="circuitgraph.tests.test_io.TestIO.test_gtech_fast_verilog"><code class="name flex">
<span>def <span class="ident">test_gtech_fast_verilog</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">@unittest.skipUnless(
    &#34;CIRCUITGRAPH_DC_LIBRARY_PATH&#34; in os.environ, &#34;DC synthesis not setup&#34;
)
def test_gtech_fast_verilog(self):
    g = cg.from_file(f&#34;{self.test_path}/../c432.v&#34;)
    with tempfile.TemporaryDirectory(prefix=&#34;circuitgraph_test_dir&#34;) as tmpdirname:
        g_syn = cg.syn(
            g,
            engine=&#34;dc&#34;,
            suppress_output=True,
            fast_parsing=True,
            working_dir=tmpdirname,
        )
    m = miter(g, g_syn)
    live = sat(m)
    self.assertTrue(live)
    different_output = sat(m, assumptions={&#34;sat&#34;: True})
    self.assertFalse(different_output)</code></pre>
</details>
</dd>
<dt id="circuitgraph.tests.test_io.TestIO.test_gtech_verilog"><code class="name flex">
<span>def <span class="ident">test_gtech_verilog</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">@unittest.skipUnless(
    &#34;CIRCUITGRAPH_DC_LIBRARY_PATH&#34; in os.environ, &#34;DC synthesis not setup&#34;
)
def test_gtech_verilog(self):
    g = cg.from_file(f&#34;{self.test_path}/../c432.v&#34;)
    with tempfile.TemporaryDirectory(prefix=&#34;circuitgraph_test_dir&#34;) as tmpdirname:
        g_syn = cg.syn(g, engine=&#34;dc&#34;, suppress_output=True, working_dir=tmpdirname)
    m = miter(g, g_syn)
    live = sat(m)
    self.assertTrue(live)
    different_output = sat(m, assumptions={&#34;sat&#34;: True})
    self.assertFalse(different_output)</code></pre>
</details>
</dd>
<dt id="circuitgraph.tests.test_io.TestIO.test_incorrect_file_type"><code class="name flex">
<span>def <span class="ident">test_incorrect_file_type</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_incorrect_file_type(self):
    self.assertRaises(ValueError, cg.from_file, &#34;setup.py&#34;)</code></pre>
</details>
</dd>
<dt id="circuitgraph.tests.test_io.TestIO.test_verilog"><code class="name flex">
<span>def <span class="ident">test_verilog</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_verilog(self):
    g = cg.from_file(f&#34;{self.test_path}/test_correct_io.v&#34;)

    self.assertSetEqual(
        g.nodes(),
        set(
            [
                &#34;G1&#34;,
                &#34;G2&#34;,
                &#34;G3&#34;,
                &#34;G4&#34;,
                &#34;G5_0&#34;,
                &#34;G5_1&#34;,
                &#34;G17&#34;,
                &#34;G18&#34;,
                &#34;G19&#34;,
                &#34;G20&#34;,
                &#34;G21&#34;,
                &#34;G22_0&#34;,
                &#34;G22_1&#34;,
                &#34;G8_0&#34;,
                &#34;G8_1&#34;,
                &#34;G19_driver&#34;,
                &#34;G18_driver&#34;,
                &#34;G20_driver&#34;,
                &#34;G21_driver&#34;,
                &#34;G17_driver&#34;,
                &#34;and_G1_G2&#34;,
                &#34;tie0&#34;,
                &#34;tie1&#34;,
                &#34;not_G2&#34;,
                &#34;xor_G3_G4&#34;,
                &#34;and_G8_0_G5_0&#34;,
                &#34;xor_G17_and_G8_0_G5_0&#34;,
                &#34;and_and_G1_G2_xor_G3_G4&#34;,
                &#34;and_G1_or_not_G2_tie1&#34;,
                &#34;or_not_G2_tie1&#34;,
                &#34;G22_0_driver&#34;,
                &#34;G22_1_driver&#34;,
            ]
        ),
    )
    self.assertSetEqual(g.fanin(&#34;G8_0&#34;), set([&#34;G1&#34;, &#34;G3&#34;]))
    self.assertSetEqual(g.fanin(&#34;G17&#34;), set([&#34;G17_driver&#34;]))
    self.assertSetEqual(g.fanin(&#34;G18&#34;), set([&#34;G18_driver&#34;]))
    self.assertSetEqual(g.fanin(&#34;G17_driver&#34;), set([&#34;G8_1&#34;, &#34;tie1&#34;]))
    self.assertEqual(g.type(&#34;G8_1&#34;), &#34;buf&#34;)
    self.assertEqual(g.fanin(&#34;G8_1&#34;), set([&#34;tie1&#34;]))

    self.assertEqual(g.type(&#34;G8_0&#34;), &#34;nand&#34;)
    self.assertEqual(g.type(&#34;G17_driver&#34;), &#34;nor&#34;)
    self.assertEqual(g.type(&#34;G18_driver&#34;), &#34;and&#34;)
    self.assertEqual(g.type(&#34;G18&#34;), &#34;output&#34;)
    self.assertEqual(g.type(&#34;G22_0&#34;), &#34;output&#34;)
    self.assertEqual(g.type(&#34;G22_0_driver&#34;), &#34;xor&#34;)
    self.assertEqual(g.type(&#34;tie1&#34;), &#34;1&#34;)
    self.assertEqual(g.type(&#34;tie0&#34;), &#34;0&#34;)

    self.assertSetEqual(g.fanin(&#34;G19_driver&#34;), set([&#34;and_and_G1_G2_xor_G3_G4&#34;]))
    self.assertSetEqual(
        g.fanin(&#34;and_and_G1_G2_xor_G3_G4&#34;), set([&#34;and_G1_G2&#34;, &#34;xor_G3_G4&#34;])
    )
    self.assertSetEqual(g.fanin(&#34;and_G1_G2&#34;), set([&#34;G1&#34;, &#34;G2&#34;]))
    self.assertSetEqual(g.fanin(&#34;xor_G3_G4&#34;), set([&#34;G3&#34;, &#34;G4&#34;]))
    self.assertSetEqual(g.fanin(&#34;G20_driver&#34;), set([&#34;xor_G17_and_G8_0_G5_0&#34;]))
    self.assertSetEqual(
        g.fanin(&#34;xor_G17_and_G8_0_G5_0&#34;), set([&#34;G17_driver&#34;, &#34;and_G8_0_G5_0&#34;]),
    )
    self.assertSetEqual(g.fanin(&#34;and_G8_0_G5_0&#34;), set([&#34;G8_0&#34;, &#34;G5_0&#34;]))
    self.assertSetEqual(g.fanin(&#34;G22_1_driver&#34;), set([&#34;and_G1_or_not_G2_tie1&#34;]))
    self.assertSetEqual(
        g.fanin(&#34;and_G1_or_not_G2_tie1&#34;), set([&#34;G1&#34;, &#34;or_not_G2_tie1&#34;])
    )
    self.assertSetEqual(g.fanin(&#34;or_not_G2_tie1&#34;), set([&#34;not_G2&#34;, &#34;tie1&#34;]))
    self.assertSetEqual(g.fanin(&#34;not_G2&#34;), set([&#34;G2&#34;]))

    self.assertSetEqual(g.inputs(), set([&#34;G1&#34;, &#34;G2&#34;, &#34;G3&#34;, &#34;G4&#34;, &#34;G5_0&#34;, &#34;G5_1&#34;]))
    self.assertSetEqual(
        g.outputs(), set([&#34;G17&#34;, &#34;G18&#34;, &#34;G19&#34;, &#34;G20&#34;, &#34;G21&#34;, &#34;G22_0&#34;, &#34;G22_1&#34;]),
    )</code></pre>
</details>
</dd>
<dt id="circuitgraph.tests.test_io.TestIO.test_verilog_incorrect_output"><code class="name flex">
<span>def <span class="ident">test_verilog_incorrect_output</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_verilog_incorrect_output(self):
    c = cg.Circuit()
    c.add(&#34;a&#34;, &#34;input&#34;)
    c.add(&#34;b&#34;, &#34;input&#34;)
    c.add(&#34;c&#34;, &#34;fake_gate&#34;, fanin=[&#34;a&#34;, &#34;b&#34;])
    self.assertRaises(ValueError, cg.circuit_to_verilog, c)</code></pre>
</details>
</dd>
<dt id="circuitgraph.tests.test_io.TestIO.test_verilog_output"><code class="name flex">
<span>def <span class="ident">test_verilog_output</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_verilog_output(self):
    for g in [
        cg.from_file(
            f&#34;{self.test_path}/test_correct_io.v&#34;,
            name=&#34;test_module_bb&#34;,
            blackboxes=self.bbs,
        ),
        cg.from_file(f&#34;{self.test_path}/test_correct_io.v&#34;, name=&#34;test_correct_io&#34;),
    ]:
        g2 = cg.verilog_to_circuit(
            cg.circuit_to_verilog(g), g.name, blackboxes=self.bbs
        )
        m = miter(cg.strip_blackboxes(g), cg.strip_blackboxes(g2))
        live = sat(m)
        self.assertTrue(live)
        different_output = sat(m, assumptions={&#34;sat&#34;: True})
        self.assertFalse(different_output)</code></pre>
</details>
</dd>
</dl>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<header>
<img src="circuitgraph.png" alt="" style="margin-bottom: 31px;">
<a class="github-button" href="https://github.com/circuitgraph/circuitgraph"><b>GitHub</b></a>
</header>
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="circuitgraph.tests" href="index.html">circuitgraph.tests</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="circuitgraph.tests.test_io.TestIO" href="#circuitgraph.tests.test_io.TestIO">TestIO</a></code></h4>
<ul class="">
<li><code><a title="circuitgraph.tests.test_io.TestIO.setUp" href="#circuitgraph.tests.test_io.TestIO.setUp">setUp</a></code></li>
<li><code><a title="circuitgraph.tests.test_io.TestIO.test_bench" href="#circuitgraph.tests.test_io.TestIO.test_bench">test_bench</a></code></li>
<li><code><a title="circuitgraph.tests.test_io.TestIO.test_bench_output" href="#circuitgraph.tests.test_io.TestIO.test_bench_output">test_bench_output</a></code></li>
<li><code><a title="circuitgraph.tests.test_io.TestIO.test_fast_verilog" href="#circuitgraph.tests.test_io.TestIO.test_fast_verilog">test_fast_verilog</a></code></li>
<li><code><a title="circuitgraph.tests.test_io.TestIO.test_gtech_fast_verilog" href="#circuitgraph.tests.test_io.TestIO.test_gtech_fast_verilog">test_gtech_fast_verilog</a></code></li>
<li><code><a title="circuitgraph.tests.test_io.TestIO.test_gtech_verilog" href="#circuitgraph.tests.test_io.TestIO.test_gtech_verilog">test_gtech_verilog</a></code></li>
<li><code><a title="circuitgraph.tests.test_io.TestIO.test_incorrect_file_type" href="#circuitgraph.tests.test_io.TestIO.test_incorrect_file_type">test_incorrect_file_type</a></code></li>
<li><code><a title="circuitgraph.tests.test_io.TestIO.test_verilog" href="#circuitgraph.tests.test_io.TestIO.test_verilog">test_verilog</a></code></li>
<li><code><a title="circuitgraph.tests.test_io.TestIO.test_verilog_incorrect_output" href="#circuitgraph.tests.test_io.TestIO.test_verilog_incorrect_output">test_verilog_incorrect_output</a></code></li>
<li><code><a title="circuitgraph.tests.test_io.TestIO.test_verilog_output" href="#circuitgraph.tests.test_io.TestIO.test_verilog_output">test_verilog_output</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.4</a>.</p>
</footer>
</body>
</html>