-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Detecteur1 is
port (
    clock : IN STD_LOGIC;
    reset : IN STD_LOGIC;
    e_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    e_empty_n : IN STD_LOGIC;
    e_read : OUT STD_LOGIC;
    s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    s_full_n : IN STD_LOGIC;
    s_write : OUT STD_LOGIC );
end;


architecture behav of Detecteur1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Detecteur1,hls_ip_2020_1,{HLS_INPUT_TYPE=sc,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.190000,HLS_SYN_LAT=580,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=18,HLS_SYN_FF=896,HLS_SYN_LUT=1772,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal grp_Seuil_calc1_fu_100_e_read : STD_LOGIC;
    signal grp_Seuil_calc1_fu_100_detect_din : STD_LOGIC;
    signal grp_Seuil_calc1_fu_100_detect_write : STD_LOGIC;
    signal grp_trames_separ1_fu_114_e_read : STD_LOGIC;
    signal grp_trames_separ1_fu_114_detect_dout : STD_LOGIC;
    signal grp_trames_separ1_fu_114_detect_read : STD_LOGIC;
    signal grp_trames_separ1_fu_114_s_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_trames_separ1_fu_114_s_write : STD_LOGIC;
    signal grp_DOUBLEUR_U_fu_130_e_read : STD_LOGIC;
    signal grp_DOUBLEUR_U_fu_130_s1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DOUBLEUR_U_fu_130_s1_write : STD_LOGIC;
    signal grp_DOUBLEUR_U_fu_130_s2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DOUBLEUR_U_fu_130_s2_write : STD_LOGIC;
    signal dbl2scalc_1_full_n : STD_LOGIC;
    signal dbl2tsep_1_full_n : STD_LOGIC;
    signal dbl2scalc_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal dbl2scalc_1_empty_n : STD_LOGIC;
    signal detect_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal detect_1_full_n : STD_LOGIC;
    signal dbl2tsep_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal dbl2tsep_1_empty_n : STD_LOGIC;
    signal detect_1_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal detect_1_empty_n : STD_LOGIC;

    component Seuil_calc1 IS
    port (
        e_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        e_empty_n : IN STD_LOGIC;
        e_read : OUT STD_LOGIC;
        detect_din : OUT STD_LOGIC;
        detect_full_n : IN STD_LOGIC;
        detect_write : OUT STD_LOGIC;
        clock : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component trames_separ1 IS
    port (
        e_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        e_empty_n : IN STD_LOGIC;
        e_read : OUT STD_LOGIC;
        detect_dout : IN STD_LOGIC;
        detect_empty_n : IN STD_LOGIC;
        detect_read : OUT STD_LOGIC;
        s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        s_full_n : IN STD_LOGIC;
        s_write : OUT STD_LOGIC;
        clock : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component DOUBLEUR_U IS
    port (
        e_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        e_empty_n : IN STD_LOGIC;
        e_read : OUT STD_LOGIC;
        s1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        s1_full_n : IN STD_LOGIC;
        s1_write : OUT STD_LOGIC;
        s2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        s2_full_n : IN STD_LOGIC;
        s2_write : OUT STD_LOGIC;
        clock : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component fifo_w8_d1024_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d1024_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_Seuil_calc1_fu_100 : component Seuil_calc1
    port map (
        e_dout => dbl2scalc_1_dout,
        e_empty_n => dbl2scalc_1_empty_n,
        e_read => grp_Seuil_calc1_fu_100_e_read,
        detect_din => grp_Seuil_calc1_fu_100_detect_din,
        detect_full_n => detect_1_full_n,
        detect_write => grp_Seuil_calc1_fu_100_detect_write,
        clock => clock,
        reset => reset);

    grp_trames_separ1_fu_114 : component trames_separ1
    port map (
        e_dout => dbl2tsep_1_dout,
        e_empty_n => dbl2tsep_1_empty_n,
        e_read => grp_trames_separ1_fu_114_e_read,
        detect_dout => grp_trames_separ1_fu_114_detect_dout,
        detect_empty_n => detect_1_empty_n,
        detect_read => grp_trames_separ1_fu_114_detect_read,
        s_din => grp_trames_separ1_fu_114_s_din,
        s_full_n => s_full_n,
        s_write => grp_trames_separ1_fu_114_s_write,
        clock => clock,
        reset => reset);

    grp_DOUBLEUR_U_fu_130 : component DOUBLEUR_U
    port map (
        e_dout => e_dout,
        e_empty_n => e_empty_n,
        e_read => grp_DOUBLEUR_U_fu_130_e_read,
        s1_din => grp_DOUBLEUR_U_fu_130_s1_din,
        s1_full_n => dbl2scalc_1_full_n,
        s1_write => grp_DOUBLEUR_U_fu_130_s1_write,
        s2_din => grp_DOUBLEUR_U_fu_130_s2_din,
        s2_full_n => dbl2tsep_1_full_n,
        s2_write => grp_DOUBLEUR_U_fu_130_s2_write,
        clock => clock,
        reset => reset);

    dbl2scalc_1_fifo_U : component fifo_w8_d1024_A
    port map (
        clk => clock,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_DOUBLEUR_U_fu_130_s1_din,
        if_full_n => dbl2scalc_1_full_n,
        if_write => grp_DOUBLEUR_U_fu_130_s1_write,
        if_dout => dbl2scalc_1_dout,
        if_empty_n => dbl2scalc_1_empty_n,
        if_read => grp_Seuil_calc1_fu_100_e_read);

    dbl2tsep_1_fifo_U : component fifo_w8_d1024_A
    port map (
        clk => clock,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_DOUBLEUR_U_fu_130_s2_din,
        if_full_n => dbl2tsep_1_full_n,
        if_write => grp_DOUBLEUR_U_fu_130_s2_write,
        if_dout => dbl2tsep_1_dout,
        if_empty_n => dbl2tsep_1_empty_n,
        if_read => grp_trames_separ1_fu_114_e_read);

    detect_1_fifo_U : component fifo_w1_d1024_A
    port map (
        clk => clock,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => detect_1_din,
        if_full_n => detect_1_full_n,
        if_write => grp_Seuil_calc1_fu_100_detect_write,
        if_dout => detect_1_dout,
        if_empty_n => detect_1_empty_n,
        if_read => grp_trames_separ1_fu_114_detect_read);




    detect_1_din <= (0=>grp_Seuil_calc1_fu_100_detect_din, others=>'-');
    e_read <= grp_DOUBLEUR_U_fu_130_e_read;
    grp_trames_separ1_fu_114_detect_dout <= detect_1_dout(0);
    s_din <= grp_trames_separ1_fu_114_s_din;
    s_write <= grp_trames_separ1_fu_114_s_write;
end behav;
