Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 25 04:18:04 2025
| Host         : Nimaye-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        28          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (30)
7. checking multiple_clock (1804)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1804)
---------------------------------
 There are 1804 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.553        0.000                      0                 3913        0.007        0.000                      0                 3913        3.000        0.000                       0                  1811  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.553        0.000                      0                 3779        0.187        0.000                      0                 3779       19.500        0.000                       0                  1807  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.571        0.000                      0                 3779        0.187        0.000                      0                 3779       19.500        0.000                       0                  1807  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.553        0.000                      0                 3779        0.007        0.000                      0                 3779  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.553        0.000                      0                 3779        0.007        0.000                      0                 3779  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          8.857        0.000                      0                  134       21.671        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          8.857        0.000                      0                  134       21.671        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        8.857        0.000                      0                  134       21.671        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        8.875        0.000                      0                  134       21.690        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.796ns  (logic 2.917ns (27.019%)  route 7.879ns (72.981%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 f  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.633    28.188    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X46Y76         LUT6 (Prop_lut6_I1_O)        0.332    28.520 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__40/O
                         net (fo=10, routed)          0.467    28.988    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.124    29.112 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__95/O
                         net (fo=2, routed)           0.612    29.724    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.150    29.874 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__52/O
                         net (fo=10, routed)          1.103    30.976    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I1_O)        0.328    31.304 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28/O
                         net (fo=1, routed)           0.264    31.569    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.693 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.623    32.315    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    32.439 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35/O
                         net (fo=1, routed)           0.282    32.721    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.845 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49/O
                         net (fo=3, routed)           0.558    33.404    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.119    33.523 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__42/O
                         net (fo=2, routed)           0.441    33.964    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.332    34.296 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.444    34.740    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.864 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30/O
                         net (fo=2, routed)           0.173    35.036    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.124    35.160 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41/O
                         net (fo=3, routed)           0.335    35.495    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    35.619 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__40/O
                         net (fo=1, routed)           0.450    36.069    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__40_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.118    36.187 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__460/O
                         net (fo=1, routed)           0.382    36.570    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_2
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)       -0.283    42.123    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.123    
                         arrival time                         -36.570    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.920ns  (logic 3.136ns (28.719%)  route 7.784ns (71.281%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 42.552 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.367    35.063    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.326    35.389 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__32/O
                         net (fo=2, routed)           0.597    35.986    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X51Y76         LUT6 (Prop_lut6_I2_O)        0.124    36.110 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.459    36.569    CPU/md_unit/A/dffe_gen[0].dff/q_reg_3
    SLICE_X52Y75         LUT3 (Prop_lut3_I2_O)        0.124    36.693 r  CPU/md_unit/A/dffe_gen[0].dff/q_i_1__37/O
                         net (fo=1, routed)           0.000    36.693    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg_1
    SLICE_X52Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.487    42.552    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X52Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism              0.020    42.572    
                         clock uncertainty           -0.180    42.393    
    SLICE_X52Y75         FDCE (Setup_fdce_C_D)        0.031    42.424    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                         -36.693    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.917ns  (logic 3.136ns (28.725%)  route 7.781ns (71.275%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 42.559 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.367    35.063    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.326    35.389 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__32/O
                         net (fo=2, routed)           0.597    35.986    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X51Y76         LUT6 (Prop_lut6_I2_O)        0.124    36.110 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.457    36.567    CPU/md_unit/counter_up_64/tff3/ff/q_reg_3
    SLICE_X50Y75         LUT2 (Prop_lut2_I1_O)        0.124    36.691 r  CPU/md_unit/counter_up_64/tff3/ff/q_i_1__446/O
                         net (fo=1, routed)           0.000    36.691    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg_1
    SLICE_X50Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.494    42.559    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/clk_out1
    SLICE_X50Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/C
                         clock pessimism              0.020    42.579    
                         clock uncertainty           -0.180    42.400    
    SLICE_X50Y75         FDCE (Setup_fdce_C_D)        0.079    42.479    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.479    
                         arrival time                         -36.691    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.759ns  (logic 3.266ns (30.357%)  route 7.493ns (69.643%))
  Logic Levels:           12  (LUT4=7 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 42.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 25.769 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.616    25.769    CPU/md_unit/B/dffe_gen[0].dff/clk0
    SLICE_X50Y78         FDRE                                         r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.518    26.287 r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/Q
                         net (fo=14, routed)          1.208    27.495    CPU/md_unit/B/dffe_gen[2].dff/q_reg_2
    SLICE_X49Y74         LUT4 (Prop_lut4_I1_O)        0.124    27.619 r  CPU/md_unit/B/dffe_gen[2].dff/q_i_2__57/O
                         net (fo=4, routed)           0.947    28.566    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_83
    SLICE_X50Y74         LUT4 (Prop_lut4_I2_O)        0.153    28.719 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=3, routed)           0.627    29.346    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.331    29.677 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56/O
                         net (fo=2, routed)           0.324    30.001    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.124    30.125 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55/O
                         net (fo=2, routed)           0.423    30.548    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.117    30.665 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59/O
                         net (fo=2, routed)           0.434    31.099    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I2_O)        0.331    31.430 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58/O
                         net (fo=3, routed)           0.607    32.037    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.118    32.155 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117/O
                         net (fo=2, routed)           0.446    32.601    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.326    32.927 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56/O
                         net (fo=2, routed)           0.425    33.352    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.117    33.469 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42/O
                         net (fo=2, routed)           0.455    33.925    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.328    34.253 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.523    34.776    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53_n_0
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.353    35.129 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41/O
                         net (fo=2, routed)           0.455    35.584    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I2_O)        0.326    35.910 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__464/O
                         net (fo=1, routed)           0.618    36.528    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_4
    SLICE_X44Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.501    42.566    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X44Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism              0.020    42.586    
                         clock uncertainty           -0.180    42.407    
    SLICE_X44Y72         FDCE (Setup_fdce_C_D)       -0.067    42.340    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.340    
                         arrival time                         -36.528    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.744ns  (logic 3.211ns (29.885%)  route 7.533ns (70.115%))
  Logic Levels:           13  (LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.635    35.331    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.322    35.653 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.538    36.191    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_8
    SLICE_X46Y75         LUT6 (Prop_lut6_I3_O)        0.327    36.518 r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_i_1__450/O
                         net (fo=1, routed)           0.000    36.518    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg_2
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.402    
    SLICE_X46Y75         FDCE (Setup_fdce_C_D)        0.077    42.479    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.479    
                         arrival time                         -36.518    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.601ns  (logic 3.390ns (31.980%)  route 7.211ns (68.020%))
  Logic Levels:           13  (LUT4=8 LUT6=5)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 42.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 25.769 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.616    25.769    CPU/md_unit/B/dffe_gen[0].dff/clk0
    SLICE_X50Y78         FDRE                                         r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.518    26.287 r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/Q
                         net (fo=14, routed)          1.208    27.495    CPU/md_unit/B/dffe_gen[2].dff/q_reg_2
    SLICE_X49Y74         LUT4 (Prop_lut4_I1_O)        0.124    27.619 r  CPU/md_unit/B/dffe_gen[2].dff/q_i_2__57/O
                         net (fo=4, routed)           0.947    28.566    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_83
    SLICE_X50Y74         LUT4 (Prop_lut4_I2_O)        0.153    28.719 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=3, routed)           0.627    29.346    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.331    29.677 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56/O
                         net (fo=2, routed)           0.324    30.001    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.124    30.125 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55/O
                         net (fo=2, routed)           0.423    30.548    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.117    30.665 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59/O
                         net (fo=2, routed)           0.434    31.099    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I2_O)        0.331    31.430 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58/O
                         net (fo=3, routed)           0.607    32.037    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.118    32.155 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117/O
                         net (fo=2, routed)           0.446    32.601    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.326    32.927 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56/O
                         net (fo=2, routed)           0.425    33.352    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.117    33.469 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42/O
                         net (fo=2, routed)           0.455    33.925    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.328    34.253 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.523    34.776    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53_n_0
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.353    35.129 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41/O
                         net (fo=2, routed)           0.451    35.580    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.326    35.906 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__50/O
                         net (fo=1, routed)           0.340    36.246    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__50_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.124    36.370 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__462/O
                         net (fo=1, routed)           0.000    36.370    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg_1
    SLICE_X45Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.501    42.566    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/clk_out1
    SLICE_X45Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/C
                         clock pessimism              0.020    42.586    
                         clock uncertainty           -0.180    42.407    
    SLICE_X45Y72         FDCE (Setup_fdce_C_D)        0.031    42.438    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.438    
                         arrival time                         -36.370    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.481ns  (logic 2.799ns (26.706%)  route 7.682ns (73.294%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 f  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.633    28.188    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X46Y76         LUT6 (Prop_lut6_I1_O)        0.332    28.520 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__40/O
                         net (fo=10, routed)          0.467    28.988    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.124    29.112 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__95/O
                         net (fo=2, routed)           0.612    29.724    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.150    29.874 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__52/O
                         net (fo=10, routed)          1.103    30.976    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I1_O)        0.328    31.304 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28/O
                         net (fo=1, routed)           0.264    31.569    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.693 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.623    32.315    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    32.439 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35/O
                         net (fo=1, routed)           0.282    32.721    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.845 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49/O
                         net (fo=3, routed)           0.558    33.404    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.119    33.523 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__42/O
                         net (fo=2, routed)           0.441    33.964    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.332    34.296 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.444    34.740    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.864 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30/O
                         net (fo=2, routed)           0.173    35.036    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.124    35.160 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41/O
                         net (fo=3, routed)           0.591    35.751    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.875 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__459/O
                         net (fo=1, routed)           0.379    36.254    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_3
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.180    42.409    
    SLICE_X41Y73         FDCE (Setup_fdce_C_D)       -0.047    42.362    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.362    
                         arrival time                         -36.254    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.574ns  (logic 3.211ns (30.367%)  route 7.363ns (69.633%))
  Logic Levels:           13  (LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.635    35.331    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.322    35.653 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.368    36.020    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_5
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.327    36.347 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__451/O
                         net (fo=1, routed)           0.000    36.347    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg_3
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/clk_out1
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.402    
    SLICE_X46Y75         FDCE (Setup_fdce_C_D)        0.079    42.481    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.481    
                         arrival time                         -36.347    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.392ns  (logic 2.888ns (27.791%)  route 7.504ns (72.209%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.635    35.331    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X47Y75         LUT5 (Prop_lut5_I2_O)        0.326    35.657 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__449/O
                         net (fo=1, routed)           0.509    36.165    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_4
    SLICE_X47Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X47Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.402    
    SLICE_X47Y74         FDCE (Setup_fdce_C_D)       -0.067    42.335    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.335    
                         arrival time                         -36.165    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.246ns  (logic 3.012ns (29.396%)  route 7.234ns (70.604%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.370    35.066    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_4
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.326    35.392 r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_i_2__23/O
                         net (fo=2, routed)           0.504    35.896    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_42
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    36.020 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__452/O
                         net (fo=1, routed)           0.000    36.020    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_2
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.498    42.563    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X44Y75         FDCE (Setup_fdce_C_D)        0.029    42.433    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.433    
                         arrival time                         -36.020    
  -------------------------------------------------------------------
                         slack                                  6.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.552     0.682    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.164     0.846 r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/Q
                         net (fo=1, routed)           0.082     0.928    CPU/md_unit/A/dffe_gen[4].dff/AQ_out[0]
    SLICE_X55Y76         LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  CPU/md_unit/A/dffe_gen[4].dff/q_i_1__72/O
                         net (fo=1, routed)           0.000     0.973    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg_1
    SLICE_X55Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X55Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism             -0.214     0.695    
    SLICE_X55Y76         FDCE (Hold_fdce_C_D)         0.091     0.786    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[26].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[26].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 22.341 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.559    21.761    CPU/fd_pc/dffe_gen[26].dff/clk0
    SLICE_X50Y84         FDCE                                         r  CPU/fd_pc/dffe_gen[26].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/fd_pc/dffe_gen[26].dff/q_reg/Q
                         net (fo=1, routed)           0.116    22.041    CPU/dx_pc/dffe_gen[26].dff/q_reg_0
    SLICE_X51Y84         FDCE                                         r  CPU/dx_pc/dffe_gen[26].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.827    22.341    CPU/dx_pc/dffe_gen[26].dff/clk0
    SLICE_X51Y84         FDCE                                         r  CPU/dx_pc/dffe_gen[26].dff/q_reg/C
                         clock pessimism             -0.567    21.774    
    SLICE_X51Y84         FDCE (Hold_fdce_C_D)         0.075    21.849    CPU/dx_pc/dffe_gen[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.849    
                         arrival time                          22.041    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[21].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.551     0.681    CPU/md_unit/divide/AQ/d_flip_flop[21].dff/clk_out1
    SLICE_X55Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[21].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDCE (Prop_fdce_C_Q)         0.141     0.822 r  CPU/md_unit/divide/AQ/d_flip_flop[21].dff/q_reg/Q
                         net (fo=1, routed)           0.140     0.962    CPU/md_unit/A/dffe_gen[22].dff/AQ_out[0]
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.007 r  CPU/md_unit/A/dffe_gen[22].dff/q_i_1__90/O
                         net (fo=1, routed)           0.000     1.007    CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg_1
    SLICE_X54Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.818     0.908    CPU/md_unit/divide/AQ/d_flip_flop[22].dff/clk_out1
    SLICE_X54Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg/C
                         clock pessimism             -0.214     0.694    
    SLICE_X54Y74         FDCE (Hold_fdce_C_D)         0.120     0.814    CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[3].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns = ( 22.340 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.559    21.761    CPU/fd_pc/dffe_gen[3].dff/clk0
    SLICE_X56Y84         FDCE                                         r  CPU/fd_pc/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/fd_pc/dffe_gen[3].dff/q_reg/Q
                         net (fo=1, routed)           0.110    22.035    CPU/dx_pc/dffe_gen[3].dff/q_reg_0
    SLICE_X56Y83         FDCE                                         r  CPU/dx_pc/dffe_gen[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.826    22.340    CPU/dx_pc/dffe_gen[3].dff/clk0
    SLICE_X56Y83         FDCE                                         r  CPU/dx_pc/dffe_gen[3].dff/q_reg/C
                         clock pessimism             -0.566    21.774    
    SLICE_X56Y83         FDCE (Hold_fdce_C_D)         0.059    21.833    CPU/dx_pc/dffe_gen[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.833    
                         arrival time                          22.035    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[25].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[25].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 22.342 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.559    21.761    CPU/fd_pc/dffe_gen[25].dff/clk0
    SLICE_X50Y84         FDCE                                         r  CPU/fd_pc/dffe_gen[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/fd_pc/dffe_gen[25].dff/q_reg/Q
                         net (fo=1, routed)           0.112    22.037    CPU/dx_pc/dffe_gen[25].dff/q_reg_0
    SLICE_X50Y85         FDCE                                         r  CPU/dx_pc/dffe_gen[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.828    22.342    CPU/dx_pc/dffe_gen[25].dff/clk0
    SLICE_X50Y85         FDCE                                         r  CPU/dx_pc/dffe_gen[25].dff/q_reg/C
                         clock pessimism             -0.566    21.776    
    SLICE_X50Y85         FDCE (Hold_fdce_C_D)         0.059    21.835    CPU/dx_pc/dffe_gen[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.835    
                         arrival time                          22.037    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[11].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[11].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 22.342 - 20.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/fd_pc/dffe_gen[11].dff/clk0
    SLICE_X54Y88         FDCE                                         r  CPU/fd_pc/dffe_gen[11].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/fd_pc/dffe_gen[11].dff/q_reg/Q
                         net (fo=1, routed)           0.110    22.036    CPU/dx_pc/dffe_gen[11].dff/q_reg_2
    SLICE_X54Y87         FDCE                                         r  CPU/dx_pc/dffe_gen[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.828    22.342    CPU/dx_pc/dffe_gen[11].dff/clk0
    SLICE_X54Y87         FDCE                                         r  CPU/dx_pc/dffe_gen[11].dff/q_reg/C
                         clock pessimism             -0.566    21.776    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.053    21.829    CPU/dx_pc/dffe_gen[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.829    
                         arrival time                          22.036    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CPU/xm_insn/dffe_gen[15].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_insn/dffe_gen[15].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 22.339 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.557    21.759    CPU/xm_insn/dffe_gen[15].dff/clk0
    SLICE_X46Y81         FDCE                                         r  CPU/xm_insn/dffe_gen[15].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.164    21.923 r  CPU/xm_insn/dffe_gen[15].dff/q_reg/Q
                         net (fo=3, routed)           0.122    22.045    CPU/mw_insn/dffe_gen[15].dff/XM_insn[0]
    SLICE_X46Y80         FDCE                                         r  CPU/mw_insn/dffe_gen[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.825    22.339    CPU/mw_insn/dffe_gen[15].dff/clk0
    SLICE_X46Y80         FDCE                                         r  CPU/mw_insn/dffe_gen[15].dff/q_reg/C
                         clock pessimism             -0.567    21.772    
    SLICE_X46Y80         FDCE (Hold_fdce_C_D)         0.060    21.832    CPU/mw_insn/dffe_gen[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.832    
                         arrival time                          22.045    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[17].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[17].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 22.347 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 21.764 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.562    21.764    CPU/fd_pc/dffe_gen[17].dff/clk0
    SLICE_X48Y88         FDCE                                         r  CPU/fd_pc/dffe_gen[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.128    21.892 r  CPU/fd_pc/dffe_gen[17].dff/q_reg/Q
                         net (fo=1, routed)           0.117    22.009    CPU/dx_pc/dffe_gen[17].dff/q_reg_1
    SLICE_X49Y88         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.833    22.347    CPU/dx_pc/dffe_gen[17].dff/clk0
    SLICE_X49Y88         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/C
                         clock pessimism             -0.570    21.777    
    SLICE_X49Y88         FDCE (Hold_fdce_C_D)         0.016    21.793    CPU/dx_pc/dffe_gen[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.793    
                         arrival time                          22.009    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[11].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[11].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.756ns = ( 21.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.554    21.756    CPU/xm_PC/dffe_gen[11].dff/clk0
    SLICE_X55Y80         FDCE                                         r  CPU/xm_PC/dffe_gen[11].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.141    21.897 r  CPU/xm_PC/dffe_gen[11].dff/q_reg/Q
                         net (fo=1, routed)           0.145    22.042    CPU/mw_PC/dffe_gen[11].dff/q_reg_0
    SLICE_X55Y80         FDCE                                         r  CPU/mw_PC/dffe_gen[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.822    22.336    CPU/mw_PC/dffe_gen[11].dff/clk0
    SLICE_X55Y80         FDCE                                         r  CPU/mw_PC/dffe_gen[11].dff/q_reg/C
                         clock pessimism             -0.580    21.756    
    SLICE_X55Y80         FDCE (Hold_fdce_C_D)         0.070    21.826    CPU/mw_PC/dffe_gen[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.826    
                         arrival time                          22.042    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 22.337 - 20.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.555    21.757    CPU/xm_PC/dffe_gen[0].dff/clk0
    SLICE_X54Y81         FDCE                                         r  CPU/xm_PC/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.164    21.921 r  CPU/xm_PC/dffe_gen[0].dff/q_reg/Q
                         net (fo=1, routed)           0.112    22.033    CPU/mw_PC/dffe_gen[0].dff/q_reg_0
    SLICE_X54Y81         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.823    22.337    CPU/mw_PC/dffe_gen[0].dff/clk0
    SLICE_X54Y81         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/C
                         clock pessimism             -0.580    21.757    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.059    21.816    CPU/mw_PC/dffe_gen[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.816    
                         arrival time                          22.033    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y16    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y16    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y17    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y15    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y28    VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y29    VGA_display/ColorPaletteBTN/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12    VGA_display/ImageData/dataOut_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y11    VGA_display/ImageData/dataOut_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y19    VGA_display/ImageData/dataOut_reg_0_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.796ns  (logic 2.917ns (27.019%)  route 7.879ns (72.981%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 f  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.633    28.188    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X46Y76         LUT6 (Prop_lut6_I1_O)        0.332    28.520 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__40/O
                         net (fo=10, routed)          0.467    28.988    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.124    29.112 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__95/O
                         net (fo=2, routed)           0.612    29.724    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.150    29.874 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__52/O
                         net (fo=10, routed)          1.103    30.976    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I1_O)        0.328    31.304 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28/O
                         net (fo=1, routed)           0.264    31.569    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.693 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.623    32.315    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    32.439 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35/O
                         net (fo=1, routed)           0.282    32.721    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.845 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49/O
                         net (fo=3, routed)           0.558    33.404    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.119    33.523 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__42/O
                         net (fo=2, routed)           0.441    33.964    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.332    34.296 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.444    34.740    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.864 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30/O
                         net (fo=2, routed)           0.173    35.036    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.124    35.160 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41/O
                         net (fo=3, routed)           0.335    35.495    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    35.619 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__40/O
                         net (fo=1, routed)           0.450    36.069    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__40_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.118    36.187 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__460/O
                         net (fo=1, routed)           0.382    36.570    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_2
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.161    42.424    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)       -0.283    42.141    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.141    
                         arrival time                         -36.570    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.920ns  (logic 3.136ns (28.719%)  route 7.784ns (71.281%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 42.552 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.367    35.063    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.326    35.389 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__32/O
                         net (fo=2, routed)           0.597    35.986    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X51Y76         LUT6 (Prop_lut6_I2_O)        0.124    36.110 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.459    36.569    CPU/md_unit/A/dffe_gen[0].dff/q_reg_3
    SLICE_X52Y75         LUT3 (Prop_lut3_I2_O)        0.124    36.693 r  CPU/md_unit/A/dffe_gen[0].dff/q_i_1__37/O
                         net (fo=1, routed)           0.000    36.693    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg_1
    SLICE_X52Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.487    42.552    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X52Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism              0.020    42.572    
                         clock uncertainty           -0.161    42.411    
    SLICE_X52Y75         FDCE (Setup_fdce_C_D)        0.031    42.442    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.442    
                         arrival time                         -36.693    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.917ns  (logic 3.136ns (28.725%)  route 7.781ns (71.275%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 42.559 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.367    35.063    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.326    35.389 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__32/O
                         net (fo=2, routed)           0.597    35.986    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X51Y76         LUT6 (Prop_lut6_I2_O)        0.124    36.110 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.457    36.567    CPU/md_unit/counter_up_64/tff3/ff/q_reg_3
    SLICE_X50Y75         LUT2 (Prop_lut2_I1_O)        0.124    36.691 r  CPU/md_unit/counter_up_64/tff3/ff/q_i_1__446/O
                         net (fo=1, routed)           0.000    36.691    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg_1
    SLICE_X50Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.494    42.559    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/clk_out1
    SLICE_X50Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/C
                         clock pessimism              0.020    42.579    
                         clock uncertainty           -0.161    42.418    
    SLICE_X50Y75         FDCE (Setup_fdce_C_D)        0.079    42.497    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.497    
                         arrival time                         -36.691    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.759ns  (logic 3.266ns (30.357%)  route 7.493ns (69.643%))
  Logic Levels:           12  (LUT4=7 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 42.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 25.769 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.616    25.769    CPU/md_unit/B/dffe_gen[0].dff/clk0
    SLICE_X50Y78         FDRE                                         r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.518    26.287 r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/Q
                         net (fo=14, routed)          1.208    27.495    CPU/md_unit/B/dffe_gen[2].dff/q_reg_2
    SLICE_X49Y74         LUT4 (Prop_lut4_I1_O)        0.124    27.619 r  CPU/md_unit/B/dffe_gen[2].dff/q_i_2__57/O
                         net (fo=4, routed)           0.947    28.566    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_83
    SLICE_X50Y74         LUT4 (Prop_lut4_I2_O)        0.153    28.719 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=3, routed)           0.627    29.346    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.331    29.677 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56/O
                         net (fo=2, routed)           0.324    30.001    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.124    30.125 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55/O
                         net (fo=2, routed)           0.423    30.548    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.117    30.665 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59/O
                         net (fo=2, routed)           0.434    31.099    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I2_O)        0.331    31.430 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58/O
                         net (fo=3, routed)           0.607    32.037    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.118    32.155 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117/O
                         net (fo=2, routed)           0.446    32.601    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.326    32.927 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56/O
                         net (fo=2, routed)           0.425    33.352    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.117    33.469 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42/O
                         net (fo=2, routed)           0.455    33.925    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.328    34.253 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.523    34.776    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53_n_0
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.353    35.129 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41/O
                         net (fo=2, routed)           0.455    35.584    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I2_O)        0.326    35.910 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__464/O
                         net (fo=1, routed)           0.618    36.528    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_4
    SLICE_X44Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.501    42.566    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X44Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism              0.020    42.586    
                         clock uncertainty           -0.161    42.425    
    SLICE_X44Y72         FDCE (Setup_fdce_C_D)       -0.067    42.358    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.358    
                         arrival time                         -36.528    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.744ns  (logic 3.211ns (29.885%)  route 7.533ns (70.115%))
  Logic Levels:           13  (LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.635    35.331    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.322    35.653 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.538    36.191    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_8
    SLICE_X46Y75         LUT6 (Prop_lut6_I3_O)        0.327    36.518 r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_i_1__450/O
                         net (fo=1, routed)           0.000    36.518    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg_2
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.161    42.420    
    SLICE_X46Y75         FDCE (Setup_fdce_C_D)        0.077    42.497    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.497    
                         arrival time                         -36.518    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.601ns  (logic 3.390ns (31.980%)  route 7.211ns (68.020%))
  Logic Levels:           13  (LUT4=8 LUT6=5)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 42.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 25.769 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.616    25.769    CPU/md_unit/B/dffe_gen[0].dff/clk0
    SLICE_X50Y78         FDRE                                         r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.518    26.287 r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/Q
                         net (fo=14, routed)          1.208    27.495    CPU/md_unit/B/dffe_gen[2].dff/q_reg_2
    SLICE_X49Y74         LUT4 (Prop_lut4_I1_O)        0.124    27.619 r  CPU/md_unit/B/dffe_gen[2].dff/q_i_2__57/O
                         net (fo=4, routed)           0.947    28.566    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_83
    SLICE_X50Y74         LUT4 (Prop_lut4_I2_O)        0.153    28.719 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=3, routed)           0.627    29.346    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.331    29.677 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56/O
                         net (fo=2, routed)           0.324    30.001    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.124    30.125 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55/O
                         net (fo=2, routed)           0.423    30.548    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.117    30.665 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59/O
                         net (fo=2, routed)           0.434    31.099    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I2_O)        0.331    31.430 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58/O
                         net (fo=3, routed)           0.607    32.037    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.118    32.155 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117/O
                         net (fo=2, routed)           0.446    32.601    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.326    32.927 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56/O
                         net (fo=2, routed)           0.425    33.352    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.117    33.469 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42/O
                         net (fo=2, routed)           0.455    33.925    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.328    34.253 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.523    34.776    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53_n_0
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.353    35.129 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41/O
                         net (fo=2, routed)           0.451    35.580    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.326    35.906 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__50/O
                         net (fo=1, routed)           0.340    36.246    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__50_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.124    36.370 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__462/O
                         net (fo=1, routed)           0.000    36.370    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg_1
    SLICE_X45Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.501    42.566    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/clk_out1
    SLICE_X45Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/C
                         clock pessimism              0.020    42.586    
                         clock uncertainty           -0.161    42.425    
    SLICE_X45Y72         FDCE (Setup_fdce_C_D)        0.031    42.456    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.456    
                         arrival time                         -36.370    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.481ns  (logic 2.799ns (26.706%)  route 7.682ns (73.294%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 f  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.633    28.188    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X46Y76         LUT6 (Prop_lut6_I1_O)        0.332    28.520 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__40/O
                         net (fo=10, routed)          0.467    28.988    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.124    29.112 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__95/O
                         net (fo=2, routed)           0.612    29.724    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.150    29.874 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__52/O
                         net (fo=10, routed)          1.103    30.976    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I1_O)        0.328    31.304 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28/O
                         net (fo=1, routed)           0.264    31.569    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.693 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.623    32.315    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    32.439 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35/O
                         net (fo=1, routed)           0.282    32.721    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.845 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49/O
                         net (fo=3, routed)           0.558    33.404    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.119    33.523 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__42/O
                         net (fo=2, routed)           0.441    33.964    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.332    34.296 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.444    34.740    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.864 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30/O
                         net (fo=2, routed)           0.173    35.036    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.124    35.160 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41/O
                         net (fo=3, routed)           0.591    35.751    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.875 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__459/O
                         net (fo=1, routed)           0.379    36.254    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_3
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.161    42.427    
    SLICE_X41Y73         FDCE (Setup_fdce_C_D)       -0.047    42.380    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.380    
                         arrival time                         -36.254    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.574ns  (logic 3.211ns (30.367%)  route 7.363ns (69.633%))
  Logic Levels:           13  (LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.635    35.331    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.322    35.653 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.368    36.020    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_5
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.327    36.347 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__451/O
                         net (fo=1, routed)           0.000    36.347    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg_3
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/clk_out1
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.161    42.420    
    SLICE_X46Y75         FDCE (Setup_fdce_C_D)        0.079    42.499    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.499    
                         arrival time                         -36.347    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.392ns  (logic 2.888ns (27.791%)  route 7.504ns (72.209%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.635    35.331    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X47Y75         LUT5 (Prop_lut5_I2_O)        0.326    35.657 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__449/O
                         net (fo=1, routed)           0.509    36.165    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_4
    SLICE_X47Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X47Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.161    42.420    
    SLICE_X47Y74         FDCE (Setup_fdce_C_D)       -0.067    42.353    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.353    
                         arrival time                         -36.165    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.246ns  (logic 3.012ns (29.396%)  route 7.234ns (70.604%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.370    35.066    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_4
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.326    35.392 r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_i_2__23/O
                         net (fo=2, routed)           0.504    35.896    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_42
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    36.020 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__452/O
                         net (fo=1, routed)           0.000    36.020    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_2
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.498    42.563    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.161    42.422    
    SLICE_X44Y75         FDCE (Setup_fdce_C_D)        0.029    42.451    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.451    
                         arrival time                         -36.020    
  -------------------------------------------------------------------
                         slack                                  6.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.552     0.682    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.164     0.846 r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/Q
                         net (fo=1, routed)           0.082     0.928    CPU/md_unit/A/dffe_gen[4].dff/AQ_out[0]
    SLICE_X55Y76         LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  CPU/md_unit/A/dffe_gen[4].dff/q_i_1__72/O
                         net (fo=1, routed)           0.000     0.973    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg_1
    SLICE_X55Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X55Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism             -0.214     0.695    
    SLICE_X55Y76         FDCE (Hold_fdce_C_D)         0.091     0.786    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[26].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[26].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 22.341 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.559    21.761    CPU/fd_pc/dffe_gen[26].dff/clk0
    SLICE_X50Y84         FDCE                                         r  CPU/fd_pc/dffe_gen[26].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/fd_pc/dffe_gen[26].dff/q_reg/Q
                         net (fo=1, routed)           0.116    22.041    CPU/dx_pc/dffe_gen[26].dff/q_reg_0
    SLICE_X51Y84         FDCE                                         r  CPU/dx_pc/dffe_gen[26].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.827    22.341    CPU/dx_pc/dffe_gen[26].dff/clk0
    SLICE_X51Y84         FDCE                                         r  CPU/dx_pc/dffe_gen[26].dff/q_reg/C
                         clock pessimism             -0.567    21.774    
    SLICE_X51Y84         FDCE (Hold_fdce_C_D)         0.075    21.849    CPU/dx_pc/dffe_gen[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.849    
                         arrival time                          22.041    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[21].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.551     0.681    CPU/md_unit/divide/AQ/d_flip_flop[21].dff/clk_out1
    SLICE_X55Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[21].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDCE (Prop_fdce_C_Q)         0.141     0.822 r  CPU/md_unit/divide/AQ/d_flip_flop[21].dff/q_reg/Q
                         net (fo=1, routed)           0.140     0.962    CPU/md_unit/A/dffe_gen[22].dff/AQ_out[0]
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.007 r  CPU/md_unit/A/dffe_gen[22].dff/q_i_1__90/O
                         net (fo=1, routed)           0.000     1.007    CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg_1
    SLICE_X54Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.818     0.908    CPU/md_unit/divide/AQ/d_flip_flop[22].dff/clk_out1
    SLICE_X54Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg/C
                         clock pessimism             -0.214     0.694    
    SLICE_X54Y74         FDCE (Hold_fdce_C_D)         0.120     0.814    CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[3].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns = ( 22.340 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.559    21.761    CPU/fd_pc/dffe_gen[3].dff/clk0
    SLICE_X56Y84         FDCE                                         r  CPU/fd_pc/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/fd_pc/dffe_gen[3].dff/q_reg/Q
                         net (fo=1, routed)           0.110    22.035    CPU/dx_pc/dffe_gen[3].dff/q_reg_0
    SLICE_X56Y83         FDCE                                         r  CPU/dx_pc/dffe_gen[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.826    22.340    CPU/dx_pc/dffe_gen[3].dff/clk0
    SLICE_X56Y83         FDCE                                         r  CPU/dx_pc/dffe_gen[3].dff/q_reg/C
                         clock pessimism             -0.566    21.774    
    SLICE_X56Y83         FDCE (Hold_fdce_C_D)         0.059    21.833    CPU/dx_pc/dffe_gen[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.833    
                         arrival time                          22.035    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[25].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[25].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 22.342 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.559    21.761    CPU/fd_pc/dffe_gen[25].dff/clk0
    SLICE_X50Y84         FDCE                                         r  CPU/fd_pc/dffe_gen[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/fd_pc/dffe_gen[25].dff/q_reg/Q
                         net (fo=1, routed)           0.112    22.037    CPU/dx_pc/dffe_gen[25].dff/q_reg_0
    SLICE_X50Y85         FDCE                                         r  CPU/dx_pc/dffe_gen[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.828    22.342    CPU/dx_pc/dffe_gen[25].dff/clk0
    SLICE_X50Y85         FDCE                                         r  CPU/dx_pc/dffe_gen[25].dff/q_reg/C
                         clock pessimism             -0.566    21.776    
    SLICE_X50Y85         FDCE (Hold_fdce_C_D)         0.059    21.835    CPU/dx_pc/dffe_gen[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.835    
                         arrival time                          22.037    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[11].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[11].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 22.342 - 20.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/fd_pc/dffe_gen[11].dff/clk0
    SLICE_X54Y88         FDCE                                         r  CPU/fd_pc/dffe_gen[11].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/fd_pc/dffe_gen[11].dff/q_reg/Q
                         net (fo=1, routed)           0.110    22.036    CPU/dx_pc/dffe_gen[11].dff/q_reg_2
    SLICE_X54Y87         FDCE                                         r  CPU/dx_pc/dffe_gen[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.828    22.342    CPU/dx_pc/dffe_gen[11].dff/clk0
    SLICE_X54Y87         FDCE                                         r  CPU/dx_pc/dffe_gen[11].dff/q_reg/C
                         clock pessimism             -0.566    21.776    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.053    21.829    CPU/dx_pc/dffe_gen[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.829    
                         arrival time                          22.036    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CPU/xm_insn/dffe_gen[15].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_insn/dffe_gen[15].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 22.339 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.557    21.759    CPU/xm_insn/dffe_gen[15].dff/clk0
    SLICE_X46Y81         FDCE                                         r  CPU/xm_insn/dffe_gen[15].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.164    21.923 r  CPU/xm_insn/dffe_gen[15].dff/q_reg/Q
                         net (fo=3, routed)           0.122    22.045    CPU/mw_insn/dffe_gen[15].dff/XM_insn[0]
    SLICE_X46Y80         FDCE                                         r  CPU/mw_insn/dffe_gen[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.825    22.339    CPU/mw_insn/dffe_gen[15].dff/clk0
    SLICE_X46Y80         FDCE                                         r  CPU/mw_insn/dffe_gen[15].dff/q_reg/C
                         clock pessimism             -0.567    21.772    
    SLICE_X46Y80         FDCE (Hold_fdce_C_D)         0.060    21.832    CPU/mw_insn/dffe_gen[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.832    
                         arrival time                          22.045    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[17].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[17].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 22.347 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 21.764 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.562    21.764    CPU/fd_pc/dffe_gen[17].dff/clk0
    SLICE_X48Y88         FDCE                                         r  CPU/fd_pc/dffe_gen[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.128    21.892 r  CPU/fd_pc/dffe_gen[17].dff/q_reg/Q
                         net (fo=1, routed)           0.117    22.009    CPU/dx_pc/dffe_gen[17].dff/q_reg_1
    SLICE_X49Y88         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.833    22.347    CPU/dx_pc/dffe_gen[17].dff/clk0
    SLICE_X49Y88         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/C
                         clock pessimism             -0.570    21.777    
    SLICE_X49Y88         FDCE (Hold_fdce_C_D)         0.016    21.793    CPU/dx_pc/dffe_gen[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.793    
                         arrival time                          22.009    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[11].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[11].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.756ns = ( 21.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.554    21.756    CPU/xm_PC/dffe_gen[11].dff/clk0
    SLICE_X55Y80         FDCE                                         r  CPU/xm_PC/dffe_gen[11].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.141    21.897 r  CPU/xm_PC/dffe_gen[11].dff/q_reg/Q
                         net (fo=1, routed)           0.145    22.042    CPU/mw_PC/dffe_gen[11].dff/q_reg_0
    SLICE_X55Y80         FDCE                                         r  CPU/mw_PC/dffe_gen[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.822    22.336    CPU/mw_PC/dffe_gen[11].dff/clk0
    SLICE_X55Y80         FDCE                                         r  CPU/mw_PC/dffe_gen[11].dff/q_reg/C
                         clock pessimism             -0.580    21.756    
    SLICE_X55Y80         FDCE (Hold_fdce_C_D)         0.070    21.826    CPU/mw_PC/dffe_gen[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.826    
                         arrival time                          22.042    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 22.337 - 20.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.555    21.757    CPU/xm_PC/dffe_gen[0].dff/clk0
    SLICE_X54Y81         FDCE                                         r  CPU/xm_PC/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.164    21.921 r  CPU/xm_PC/dffe_gen[0].dff/q_reg/Q
                         net (fo=1, routed)           0.112    22.033    CPU/mw_PC/dffe_gen[0].dff/q_reg_0
    SLICE_X54Y81         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.823    22.337    CPU/mw_PC/dffe_gen[0].dff/clk0
    SLICE_X54Y81         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/C
                         clock pessimism             -0.580    21.757    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.059    21.816    CPU/mw_PC/dffe_gen[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.816    
                         arrival time                          22.033    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y16    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y16    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y17    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y15    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y28    VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y29    VGA_display/ColorPaletteBTN/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12    VGA_display/ImageData/dataOut_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y11    VGA_display/ImageData/dataOut_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y19    VGA_display/ImageData/dataOut_reg_0_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y80    LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80    LED_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.796ns  (logic 2.917ns (27.019%)  route 7.879ns (72.981%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 f  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.633    28.188    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X46Y76         LUT6 (Prop_lut6_I1_O)        0.332    28.520 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__40/O
                         net (fo=10, routed)          0.467    28.988    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.124    29.112 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__95/O
                         net (fo=2, routed)           0.612    29.724    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.150    29.874 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__52/O
                         net (fo=10, routed)          1.103    30.976    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I1_O)        0.328    31.304 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28/O
                         net (fo=1, routed)           0.264    31.569    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.693 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.623    32.315    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    32.439 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35/O
                         net (fo=1, routed)           0.282    32.721    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.845 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49/O
                         net (fo=3, routed)           0.558    33.404    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.119    33.523 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__42/O
                         net (fo=2, routed)           0.441    33.964    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.332    34.296 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.444    34.740    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.864 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30/O
                         net (fo=2, routed)           0.173    35.036    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.124    35.160 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41/O
                         net (fo=3, routed)           0.335    35.495    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    35.619 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__40/O
                         net (fo=1, routed)           0.450    36.069    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__40_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.118    36.187 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__460/O
                         net (fo=1, routed)           0.382    36.570    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_2
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)       -0.283    42.123    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.123    
                         arrival time                         -36.570    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.920ns  (logic 3.136ns (28.719%)  route 7.784ns (71.281%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 42.552 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.367    35.063    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.326    35.389 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__32/O
                         net (fo=2, routed)           0.597    35.986    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X51Y76         LUT6 (Prop_lut6_I2_O)        0.124    36.110 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.459    36.569    CPU/md_unit/A/dffe_gen[0].dff/q_reg_3
    SLICE_X52Y75         LUT3 (Prop_lut3_I2_O)        0.124    36.693 r  CPU/md_unit/A/dffe_gen[0].dff/q_i_1__37/O
                         net (fo=1, routed)           0.000    36.693    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg_1
    SLICE_X52Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.487    42.552    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X52Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism              0.020    42.572    
                         clock uncertainty           -0.180    42.393    
    SLICE_X52Y75         FDCE (Setup_fdce_C_D)        0.031    42.424    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                         -36.693    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.917ns  (logic 3.136ns (28.725%)  route 7.781ns (71.275%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 42.559 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.367    35.063    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.326    35.389 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__32/O
                         net (fo=2, routed)           0.597    35.986    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X51Y76         LUT6 (Prop_lut6_I2_O)        0.124    36.110 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.457    36.567    CPU/md_unit/counter_up_64/tff3/ff/q_reg_3
    SLICE_X50Y75         LUT2 (Prop_lut2_I1_O)        0.124    36.691 r  CPU/md_unit/counter_up_64/tff3/ff/q_i_1__446/O
                         net (fo=1, routed)           0.000    36.691    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg_1
    SLICE_X50Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.494    42.559    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/clk_out1
    SLICE_X50Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/C
                         clock pessimism              0.020    42.579    
                         clock uncertainty           -0.180    42.400    
    SLICE_X50Y75         FDCE (Setup_fdce_C_D)        0.079    42.479    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.479    
                         arrival time                         -36.691    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.759ns  (logic 3.266ns (30.357%)  route 7.493ns (69.643%))
  Logic Levels:           12  (LUT4=7 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 42.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 25.769 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.616    25.769    CPU/md_unit/B/dffe_gen[0].dff/clk0
    SLICE_X50Y78         FDRE                                         r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.518    26.287 r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/Q
                         net (fo=14, routed)          1.208    27.495    CPU/md_unit/B/dffe_gen[2].dff/q_reg_2
    SLICE_X49Y74         LUT4 (Prop_lut4_I1_O)        0.124    27.619 r  CPU/md_unit/B/dffe_gen[2].dff/q_i_2__57/O
                         net (fo=4, routed)           0.947    28.566    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_83
    SLICE_X50Y74         LUT4 (Prop_lut4_I2_O)        0.153    28.719 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=3, routed)           0.627    29.346    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.331    29.677 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56/O
                         net (fo=2, routed)           0.324    30.001    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.124    30.125 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55/O
                         net (fo=2, routed)           0.423    30.548    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.117    30.665 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59/O
                         net (fo=2, routed)           0.434    31.099    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I2_O)        0.331    31.430 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58/O
                         net (fo=3, routed)           0.607    32.037    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.118    32.155 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117/O
                         net (fo=2, routed)           0.446    32.601    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.326    32.927 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56/O
                         net (fo=2, routed)           0.425    33.352    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.117    33.469 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42/O
                         net (fo=2, routed)           0.455    33.925    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.328    34.253 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.523    34.776    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53_n_0
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.353    35.129 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41/O
                         net (fo=2, routed)           0.455    35.584    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I2_O)        0.326    35.910 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__464/O
                         net (fo=1, routed)           0.618    36.528    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_4
    SLICE_X44Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.501    42.566    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X44Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism              0.020    42.586    
                         clock uncertainty           -0.180    42.407    
    SLICE_X44Y72         FDCE (Setup_fdce_C_D)       -0.067    42.340    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.340    
                         arrival time                         -36.528    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.744ns  (logic 3.211ns (29.885%)  route 7.533ns (70.115%))
  Logic Levels:           13  (LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.635    35.331    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.322    35.653 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.538    36.191    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_8
    SLICE_X46Y75         LUT6 (Prop_lut6_I3_O)        0.327    36.518 r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_i_1__450/O
                         net (fo=1, routed)           0.000    36.518    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg_2
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.402    
    SLICE_X46Y75         FDCE (Setup_fdce_C_D)        0.077    42.479    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.479    
                         arrival time                         -36.518    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.601ns  (logic 3.390ns (31.980%)  route 7.211ns (68.020%))
  Logic Levels:           13  (LUT4=8 LUT6=5)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 42.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 25.769 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.616    25.769    CPU/md_unit/B/dffe_gen[0].dff/clk0
    SLICE_X50Y78         FDRE                                         r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.518    26.287 r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/Q
                         net (fo=14, routed)          1.208    27.495    CPU/md_unit/B/dffe_gen[2].dff/q_reg_2
    SLICE_X49Y74         LUT4 (Prop_lut4_I1_O)        0.124    27.619 r  CPU/md_unit/B/dffe_gen[2].dff/q_i_2__57/O
                         net (fo=4, routed)           0.947    28.566    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_83
    SLICE_X50Y74         LUT4 (Prop_lut4_I2_O)        0.153    28.719 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=3, routed)           0.627    29.346    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.331    29.677 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56/O
                         net (fo=2, routed)           0.324    30.001    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.124    30.125 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55/O
                         net (fo=2, routed)           0.423    30.548    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.117    30.665 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59/O
                         net (fo=2, routed)           0.434    31.099    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I2_O)        0.331    31.430 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58/O
                         net (fo=3, routed)           0.607    32.037    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.118    32.155 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117/O
                         net (fo=2, routed)           0.446    32.601    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.326    32.927 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56/O
                         net (fo=2, routed)           0.425    33.352    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.117    33.469 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42/O
                         net (fo=2, routed)           0.455    33.925    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.328    34.253 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.523    34.776    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53_n_0
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.353    35.129 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41/O
                         net (fo=2, routed)           0.451    35.580    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.326    35.906 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__50/O
                         net (fo=1, routed)           0.340    36.246    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__50_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.124    36.370 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__462/O
                         net (fo=1, routed)           0.000    36.370    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg_1
    SLICE_X45Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.501    42.566    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/clk_out1
    SLICE_X45Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/C
                         clock pessimism              0.020    42.586    
                         clock uncertainty           -0.180    42.407    
    SLICE_X45Y72         FDCE (Setup_fdce_C_D)        0.031    42.438    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.438    
                         arrival time                         -36.370    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.481ns  (logic 2.799ns (26.706%)  route 7.682ns (73.294%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 f  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.633    28.188    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X46Y76         LUT6 (Prop_lut6_I1_O)        0.332    28.520 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__40/O
                         net (fo=10, routed)          0.467    28.988    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.124    29.112 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__95/O
                         net (fo=2, routed)           0.612    29.724    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.150    29.874 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__52/O
                         net (fo=10, routed)          1.103    30.976    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I1_O)        0.328    31.304 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28/O
                         net (fo=1, routed)           0.264    31.569    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.693 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.623    32.315    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    32.439 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35/O
                         net (fo=1, routed)           0.282    32.721    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.845 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49/O
                         net (fo=3, routed)           0.558    33.404    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.119    33.523 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__42/O
                         net (fo=2, routed)           0.441    33.964    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.332    34.296 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.444    34.740    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.864 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30/O
                         net (fo=2, routed)           0.173    35.036    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.124    35.160 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41/O
                         net (fo=3, routed)           0.591    35.751    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.875 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__459/O
                         net (fo=1, routed)           0.379    36.254    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_3
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.180    42.409    
    SLICE_X41Y73         FDCE (Setup_fdce_C_D)       -0.047    42.362    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.362    
                         arrival time                         -36.254    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.574ns  (logic 3.211ns (30.367%)  route 7.363ns (69.633%))
  Logic Levels:           13  (LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.635    35.331    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.322    35.653 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.368    36.020    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_5
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.327    36.347 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__451/O
                         net (fo=1, routed)           0.000    36.347    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg_3
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/clk_out1
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.402    
    SLICE_X46Y75         FDCE (Setup_fdce_C_D)        0.079    42.481    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.481    
                         arrival time                         -36.347    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.392ns  (logic 2.888ns (27.791%)  route 7.504ns (72.209%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.635    35.331    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X47Y75         LUT5 (Prop_lut5_I2_O)        0.326    35.657 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__449/O
                         net (fo=1, routed)           0.509    36.165    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_4
    SLICE_X47Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X47Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.402    
    SLICE_X47Y74         FDCE (Setup_fdce_C_D)       -0.067    42.335    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.335    
                         arrival time                         -36.165    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.246ns  (logic 3.012ns (29.396%)  route 7.234ns (70.604%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.370    35.066    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_4
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.326    35.392 r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_i_2__23/O
                         net (fo=2, routed)           0.504    35.896    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_42
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    36.020 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__452/O
                         net (fo=1, routed)           0.000    36.020    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_2
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.498    42.563    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X44Y75         FDCE (Setup_fdce_C_D)        0.029    42.433    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.433    
                         arrival time                         -36.020    
  -------------------------------------------------------------------
                         slack                                  6.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.552     0.682    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.164     0.846 r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/Q
                         net (fo=1, routed)           0.082     0.928    CPU/md_unit/A/dffe_gen[4].dff/AQ_out[0]
    SLICE_X55Y76         LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  CPU/md_unit/A/dffe_gen[4].dff/q_i_1__72/O
                         net (fo=1, routed)           0.000     0.973    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg_1
    SLICE_X55Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X55Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism             -0.214     0.695    
                         clock uncertainty            0.180     0.874    
    SLICE_X55Y76         FDCE (Hold_fdce_C_D)         0.091     0.965    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[26].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[26].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 22.341 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.559    21.761    CPU/fd_pc/dffe_gen[26].dff/clk0
    SLICE_X50Y84         FDCE                                         r  CPU/fd_pc/dffe_gen[26].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/fd_pc/dffe_gen[26].dff/q_reg/Q
                         net (fo=1, routed)           0.116    22.041    CPU/dx_pc/dffe_gen[26].dff/q_reg_0
    SLICE_X51Y84         FDCE                                         r  CPU/dx_pc/dffe_gen[26].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.827    22.341    CPU/dx_pc/dffe_gen[26].dff/clk0
    SLICE_X51Y84         FDCE                                         r  CPU/dx_pc/dffe_gen[26].dff/q_reg/C
                         clock pessimism             -0.567    21.774    
                         clock uncertainty            0.180    21.954    
    SLICE_X51Y84         FDCE (Hold_fdce_C_D)         0.075    22.029    CPU/dx_pc/dffe_gen[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.029    
                         arrival time                          22.041    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[21].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.551     0.681    CPU/md_unit/divide/AQ/d_flip_flop[21].dff/clk_out1
    SLICE_X55Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[21].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDCE (Prop_fdce_C_Q)         0.141     0.822 r  CPU/md_unit/divide/AQ/d_flip_flop[21].dff/q_reg/Q
                         net (fo=1, routed)           0.140     0.962    CPU/md_unit/A/dffe_gen[22].dff/AQ_out[0]
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.007 r  CPU/md_unit/A/dffe_gen[22].dff/q_i_1__90/O
                         net (fo=1, routed)           0.000     1.007    CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg_1
    SLICE_X54Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.818     0.908    CPU/md_unit/divide/AQ/d_flip_flop[22].dff/clk_out1
    SLICE_X54Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg/C
                         clock pessimism             -0.214     0.694    
                         clock uncertainty            0.180     0.873    
    SLICE_X54Y74         FDCE (Hold_fdce_C_D)         0.120     0.993    CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[3].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns = ( 22.340 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.559    21.761    CPU/fd_pc/dffe_gen[3].dff/clk0
    SLICE_X56Y84         FDCE                                         r  CPU/fd_pc/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/fd_pc/dffe_gen[3].dff/q_reg/Q
                         net (fo=1, routed)           0.110    22.035    CPU/dx_pc/dffe_gen[3].dff/q_reg_0
    SLICE_X56Y83         FDCE                                         r  CPU/dx_pc/dffe_gen[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.826    22.340    CPU/dx_pc/dffe_gen[3].dff/clk0
    SLICE_X56Y83         FDCE                                         r  CPU/dx_pc/dffe_gen[3].dff/q_reg/C
                         clock pessimism             -0.566    21.774    
                         clock uncertainty            0.180    21.954    
    SLICE_X56Y83         FDCE (Hold_fdce_C_D)         0.059    22.013    CPU/dx_pc/dffe_gen[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.013    
                         arrival time                          22.035    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[25].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[25].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 22.342 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.559    21.761    CPU/fd_pc/dffe_gen[25].dff/clk0
    SLICE_X50Y84         FDCE                                         r  CPU/fd_pc/dffe_gen[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/fd_pc/dffe_gen[25].dff/q_reg/Q
                         net (fo=1, routed)           0.112    22.037    CPU/dx_pc/dffe_gen[25].dff/q_reg_0
    SLICE_X50Y85         FDCE                                         r  CPU/dx_pc/dffe_gen[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.828    22.342    CPU/dx_pc/dffe_gen[25].dff/clk0
    SLICE_X50Y85         FDCE                                         r  CPU/dx_pc/dffe_gen[25].dff/q_reg/C
                         clock pessimism             -0.566    21.776    
                         clock uncertainty            0.180    21.956    
    SLICE_X50Y85         FDCE (Hold_fdce_C_D)         0.059    22.015    CPU/dx_pc/dffe_gen[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.015    
                         arrival time                          22.037    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[11].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[11].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 22.342 - 20.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/fd_pc/dffe_gen[11].dff/clk0
    SLICE_X54Y88         FDCE                                         r  CPU/fd_pc/dffe_gen[11].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/fd_pc/dffe_gen[11].dff/q_reg/Q
                         net (fo=1, routed)           0.110    22.036    CPU/dx_pc/dffe_gen[11].dff/q_reg_2
    SLICE_X54Y87         FDCE                                         r  CPU/dx_pc/dffe_gen[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.828    22.342    CPU/dx_pc/dffe_gen[11].dff/clk0
    SLICE_X54Y87         FDCE                                         r  CPU/dx_pc/dffe_gen[11].dff/q_reg/C
                         clock pessimism             -0.566    21.776    
                         clock uncertainty            0.180    21.956    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.053    22.009    CPU/dx_pc/dffe_gen[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.009    
                         arrival time                          22.036    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CPU/xm_insn/dffe_gen[15].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_insn/dffe_gen[15].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 22.339 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.557    21.759    CPU/xm_insn/dffe_gen[15].dff/clk0
    SLICE_X46Y81         FDCE                                         r  CPU/xm_insn/dffe_gen[15].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.164    21.923 r  CPU/xm_insn/dffe_gen[15].dff/q_reg/Q
                         net (fo=3, routed)           0.122    22.045    CPU/mw_insn/dffe_gen[15].dff/XM_insn[0]
    SLICE_X46Y80         FDCE                                         r  CPU/mw_insn/dffe_gen[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.825    22.339    CPU/mw_insn/dffe_gen[15].dff/clk0
    SLICE_X46Y80         FDCE                                         r  CPU/mw_insn/dffe_gen[15].dff/q_reg/C
                         clock pessimism             -0.567    21.772    
                         clock uncertainty            0.180    21.952    
    SLICE_X46Y80         FDCE (Hold_fdce_C_D)         0.060    22.012    CPU/mw_insn/dffe_gen[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.012    
                         arrival time                          22.045    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[17].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[17].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 22.347 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 21.764 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.562    21.764    CPU/fd_pc/dffe_gen[17].dff/clk0
    SLICE_X48Y88         FDCE                                         r  CPU/fd_pc/dffe_gen[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.128    21.892 r  CPU/fd_pc/dffe_gen[17].dff/q_reg/Q
                         net (fo=1, routed)           0.117    22.009    CPU/dx_pc/dffe_gen[17].dff/q_reg_1
    SLICE_X49Y88         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.833    22.347    CPU/dx_pc/dffe_gen[17].dff/clk0
    SLICE_X49Y88         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/C
                         clock pessimism             -0.570    21.777    
                         clock uncertainty            0.180    21.957    
    SLICE_X49Y88         FDCE (Hold_fdce_C_D)         0.016    21.973    CPU/dx_pc/dffe_gen[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.973    
                         arrival time                          22.009    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[11].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[11].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.756ns = ( 21.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.554    21.756    CPU/xm_PC/dffe_gen[11].dff/clk0
    SLICE_X55Y80         FDCE                                         r  CPU/xm_PC/dffe_gen[11].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.141    21.897 r  CPU/xm_PC/dffe_gen[11].dff/q_reg/Q
                         net (fo=1, routed)           0.145    22.042    CPU/mw_PC/dffe_gen[11].dff/q_reg_0
    SLICE_X55Y80         FDCE                                         r  CPU/mw_PC/dffe_gen[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.822    22.336    CPU/mw_PC/dffe_gen[11].dff/clk0
    SLICE_X55Y80         FDCE                                         r  CPU/mw_PC/dffe_gen[11].dff/q_reg/C
                         clock pessimism             -0.580    21.756    
                         clock uncertainty            0.180    21.936    
    SLICE_X55Y80         FDCE (Hold_fdce_C_D)         0.070    22.006    CPU/mw_PC/dffe_gen[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.006    
                         arrival time                          22.042    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 22.337 - 20.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.555    21.757    CPU/xm_PC/dffe_gen[0].dff/clk0
    SLICE_X54Y81         FDCE                                         r  CPU/xm_PC/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.164    21.921 r  CPU/xm_PC/dffe_gen[0].dff/q_reg/Q
                         net (fo=1, routed)           0.112    22.033    CPU/mw_PC/dffe_gen[0].dff/q_reg_0
    SLICE_X54Y81         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.823    22.337    CPU/mw_PC/dffe_gen[0].dff/clk0
    SLICE_X54Y81         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/C
                         clock pessimism             -0.580    21.757    
                         clock uncertainty            0.180    21.937    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.059    21.996    CPU/mw_PC/dffe_gen[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.996    
                         arrival time                          22.033    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.796ns  (logic 2.917ns (27.019%)  route 7.879ns (72.981%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 f  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.633    28.188    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X46Y76         LUT6 (Prop_lut6_I1_O)        0.332    28.520 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__40/O
                         net (fo=10, routed)          0.467    28.988    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.124    29.112 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__95/O
                         net (fo=2, routed)           0.612    29.724    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.150    29.874 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__52/O
                         net (fo=10, routed)          1.103    30.976    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I1_O)        0.328    31.304 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28/O
                         net (fo=1, routed)           0.264    31.569    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.693 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.623    32.315    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    32.439 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35/O
                         net (fo=1, routed)           0.282    32.721    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.845 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49/O
                         net (fo=3, routed)           0.558    33.404    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.119    33.523 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__42/O
                         net (fo=2, routed)           0.441    33.964    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.332    34.296 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.444    34.740    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.864 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30/O
                         net (fo=2, routed)           0.173    35.036    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.124    35.160 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41/O
                         net (fo=3, routed)           0.335    35.495    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    35.619 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__40/O
                         net (fo=1, routed)           0.450    36.069    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__40_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.118    36.187 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__460/O
                         net (fo=1, routed)           0.382    36.570    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_2
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)       -0.283    42.123    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.123    
                         arrival time                         -36.570    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.920ns  (logic 3.136ns (28.719%)  route 7.784ns (71.281%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 42.552 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.367    35.063    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.326    35.389 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__32/O
                         net (fo=2, routed)           0.597    35.986    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X51Y76         LUT6 (Prop_lut6_I2_O)        0.124    36.110 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.459    36.569    CPU/md_unit/A/dffe_gen[0].dff/q_reg_3
    SLICE_X52Y75         LUT3 (Prop_lut3_I2_O)        0.124    36.693 r  CPU/md_unit/A/dffe_gen[0].dff/q_i_1__37/O
                         net (fo=1, routed)           0.000    36.693    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg_1
    SLICE_X52Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.487    42.552    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X52Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism              0.020    42.572    
                         clock uncertainty           -0.180    42.393    
    SLICE_X52Y75         FDCE (Setup_fdce_C_D)        0.031    42.424    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                         -36.693    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.917ns  (logic 3.136ns (28.725%)  route 7.781ns (71.275%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 42.559 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.367    35.063    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.326    35.389 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__32/O
                         net (fo=2, routed)           0.597    35.986    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X51Y76         LUT6 (Prop_lut6_I2_O)        0.124    36.110 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.457    36.567    CPU/md_unit/counter_up_64/tff3/ff/q_reg_3
    SLICE_X50Y75         LUT2 (Prop_lut2_I1_O)        0.124    36.691 r  CPU/md_unit/counter_up_64/tff3/ff/q_i_1__446/O
                         net (fo=1, routed)           0.000    36.691    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg_1
    SLICE_X50Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.494    42.559    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/clk_out1
    SLICE_X50Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/C
                         clock pessimism              0.020    42.579    
                         clock uncertainty           -0.180    42.400    
    SLICE_X50Y75         FDCE (Setup_fdce_C_D)        0.079    42.479    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.479    
                         arrival time                         -36.691    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.759ns  (logic 3.266ns (30.357%)  route 7.493ns (69.643%))
  Logic Levels:           12  (LUT4=7 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 42.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 25.769 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.616    25.769    CPU/md_unit/B/dffe_gen[0].dff/clk0
    SLICE_X50Y78         FDRE                                         r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.518    26.287 r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/Q
                         net (fo=14, routed)          1.208    27.495    CPU/md_unit/B/dffe_gen[2].dff/q_reg_2
    SLICE_X49Y74         LUT4 (Prop_lut4_I1_O)        0.124    27.619 r  CPU/md_unit/B/dffe_gen[2].dff/q_i_2__57/O
                         net (fo=4, routed)           0.947    28.566    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_83
    SLICE_X50Y74         LUT4 (Prop_lut4_I2_O)        0.153    28.719 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=3, routed)           0.627    29.346    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.331    29.677 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56/O
                         net (fo=2, routed)           0.324    30.001    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.124    30.125 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55/O
                         net (fo=2, routed)           0.423    30.548    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.117    30.665 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59/O
                         net (fo=2, routed)           0.434    31.099    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I2_O)        0.331    31.430 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58/O
                         net (fo=3, routed)           0.607    32.037    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.118    32.155 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117/O
                         net (fo=2, routed)           0.446    32.601    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.326    32.927 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56/O
                         net (fo=2, routed)           0.425    33.352    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.117    33.469 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42/O
                         net (fo=2, routed)           0.455    33.925    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.328    34.253 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.523    34.776    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53_n_0
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.353    35.129 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41/O
                         net (fo=2, routed)           0.455    35.584    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I2_O)        0.326    35.910 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__464/O
                         net (fo=1, routed)           0.618    36.528    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_4
    SLICE_X44Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.501    42.566    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X44Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism              0.020    42.586    
                         clock uncertainty           -0.180    42.407    
    SLICE_X44Y72         FDCE (Setup_fdce_C_D)       -0.067    42.340    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.340    
                         arrival time                         -36.528    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.744ns  (logic 3.211ns (29.885%)  route 7.533ns (70.115%))
  Logic Levels:           13  (LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.635    35.331    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.322    35.653 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.538    36.191    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_8
    SLICE_X46Y75         LUT6 (Prop_lut6_I3_O)        0.327    36.518 r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_i_1__450/O
                         net (fo=1, routed)           0.000    36.518    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg_2
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.402    
    SLICE_X46Y75         FDCE (Setup_fdce_C_D)        0.077    42.479    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.479    
                         arrival time                         -36.518    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.601ns  (logic 3.390ns (31.980%)  route 7.211ns (68.020%))
  Logic Levels:           13  (LUT4=8 LUT6=5)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 42.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.769ns = ( 25.769 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.616    25.769    CPU/md_unit/B/dffe_gen[0].dff/clk0
    SLICE_X50Y78         FDRE                                         r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.518    26.287 r  CPU/md_unit/B/dffe_gen[0].dff/q_reg/Q
                         net (fo=14, routed)          1.208    27.495    CPU/md_unit/B/dffe_gen[2].dff/q_reg_2
    SLICE_X49Y74         LUT4 (Prop_lut4_I1_O)        0.124    27.619 r  CPU/md_unit/B/dffe_gen[2].dff/q_i_2__57/O
                         net (fo=4, routed)           0.947    28.566    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_83
    SLICE_X50Y74         LUT4 (Prop_lut4_I2_O)        0.153    28.719 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=3, routed)           0.627    29.346    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.331    29.677 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56/O
                         net (fo=2, routed)           0.324    30.001    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.124    30.125 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55/O
                         net (fo=2, routed)           0.423    30.548    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.117    30.665 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59/O
                         net (fo=2, routed)           0.434    31.099    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__59_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I2_O)        0.331    31.430 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58/O
                         net (fo=3, routed)           0.607    32.037    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__58_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.118    32.155 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117/O
                         net (fo=2, routed)           0.446    32.601    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__117_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.326    32.927 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56/O
                         net (fo=2, routed)           0.425    33.352    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__56_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.117    33.469 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42/O
                         net (fo=2, routed)           0.455    33.925    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.328    34.253 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.523    34.776    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53_n_0
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.353    35.129 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41/O
                         net (fo=2, routed)           0.451    35.580    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.326    35.906 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__50/O
                         net (fo=1, routed)           0.340    36.246    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__50_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.124    36.370 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__462/O
                         net (fo=1, routed)           0.000    36.370    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg_1
    SLICE_X45Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.501    42.566    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/clk_out1
    SLICE_X45Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/C
                         clock pessimism              0.020    42.586    
                         clock uncertainty           -0.180    42.407    
    SLICE_X45Y72         FDCE (Setup_fdce_C_D)        0.031    42.438    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.438    
                         arrival time                         -36.370    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.481ns  (logic 2.799ns (26.706%)  route 7.682ns (73.294%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 f  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.633    28.188    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X46Y76         LUT6 (Prop_lut6_I1_O)        0.332    28.520 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__40/O
                         net (fo=10, routed)          0.467    28.988    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.124    29.112 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__95/O
                         net (fo=2, routed)           0.612    29.724    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.150    29.874 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__52/O
                         net (fo=10, routed)          1.103    30.976    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I1_O)        0.328    31.304 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28/O
                         net (fo=1, routed)           0.264    31.569    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__28_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.693 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.623    32.315    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    32.439 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35/O
                         net (fo=1, routed)           0.282    32.721    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__35_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.845 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49/O
                         net (fo=3, routed)           0.558    33.404    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__49_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.119    33.523 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__42/O
                         net (fo=2, routed)           0.441    33.964    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.332    34.296 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.444    34.740    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.864 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30/O
                         net (fo=2, routed)           0.173    35.036    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__30_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.124    35.160 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41/O
                         net (fo=3, routed)           0.591    35.751    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__41_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.875 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__459/O
                         net (fo=1, routed)           0.379    36.254    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_3
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.180    42.409    
    SLICE_X41Y73         FDCE (Setup_fdce_C_D)       -0.047    42.362    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.362    
                         arrival time                         -36.254    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.574ns  (logic 3.211ns (30.367%)  route 7.363ns (69.633%))
  Logic Levels:           13  (LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.635    35.331    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.322    35.653 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.368    36.020    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_5
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.327    36.347 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__451/O
                         net (fo=1, routed)           0.000    36.347    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg_3
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/clk_out1
    SLICE_X46Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.402    
    SLICE_X46Y75         FDCE (Setup_fdce_C_D)        0.079    42.481    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.481    
                         arrival time                         -36.347    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.392ns  (logic 2.888ns (27.791%)  route 7.504ns (72.209%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.635    35.331    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X47Y75         LUT5 (Prop_lut5_I2_O)        0.326    35.657 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__449/O
                         net (fo=1, routed)           0.509    36.165    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_4
    SLICE_X47Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X47Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.402    
    SLICE_X47Y74         FDCE (Setup_fdce_C_D)       -0.067    42.335    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.335    
                         arrival time                         -36.165    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.246ns  (logic 3.012ns (29.396%)  route 7.234ns (70.604%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/md_unit/B/dffe_gen[3].dff/clk0
    SLICE_X42Y79         FDRE                                         r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    26.291 r  CPU/md_unit/B/dffe_gen[3].dff/q_reg/Q
                         net (fo=5, routed)           1.112    27.403    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.152    27.555 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__97/O
                         net (fo=8, routed)           0.494    28.050    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__41
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.332    28.382 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__96/O
                         net (fo=4, routed)           0.462    28.844    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.968 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__36/O
                         net (fo=3, routed)           0.962    29.930    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__46
    SLICE_X42Y74         LUT3 (Prop_lut3_I1_O)        0.150    30.080 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__35/O
                         net (fo=5, routed)           0.512    30.593    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.348    30.941 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__47/O
                         net (fo=10, routed)          0.855    31.796    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_4__20
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.124    31.920 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_7__31/O
                         net (fo=2, routed)           0.452    32.372    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    32.496 f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__157/O
                         net (fo=3, routed)           0.439    32.935    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_47
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.117    33.052 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26/O
                         net (fo=1, routed)           0.407    33.458    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__26_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.331    33.789 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20/O
                         net (fo=1, routed)           0.263    34.052    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__20_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.176 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33/O
                         net (fo=2, routed)           0.401    34.578    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__33_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.118    34.696 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.370    35.066    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_4
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.326    35.392 r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_i_2__23/O
                         net (fo=2, routed)           0.504    35.896    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_42
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    36.020 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__452/O
                         net (fo=1, routed)           0.000    36.020    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_2
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.498    42.563    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X44Y75         FDCE (Setup_fdce_C_D)        0.029    42.433    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.433    
                         arrival time                         -36.020    
  -------------------------------------------------------------------
                         slack                                  6.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.552     0.682    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.164     0.846 r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/Q
                         net (fo=1, routed)           0.082     0.928    CPU/md_unit/A/dffe_gen[4].dff/AQ_out[0]
    SLICE_X55Y76         LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  CPU/md_unit/A/dffe_gen[4].dff/q_i_1__72/O
                         net (fo=1, routed)           0.000     0.973    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg_1
    SLICE_X55Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X55Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism             -0.214     0.695    
                         clock uncertainty            0.180     0.874    
    SLICE_X55Y76         FDCE (Hold_fdce_C_D)         0.091     0.965    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[26].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[26].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 22.341 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.559    21.761    CPU/fd_pc/dffe_gen[26].dff/clk0
    SLICE_X50Y84         FDCE                                         r  CPU/fd_pc/dffe_gen[26].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/fd_pc/dffe_gen[26].dff/q_reg/Q
                         net (fo=1, routed)           0.116    22.041    CPU/dx_pc/dffe_gen[26].dff/q_reg_0
    SLICE_X51Y84         FDCE                                         r  CPU/dx_pc/dffe_gen[26].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.827    22.341    CPU/dx_pc/dffe_gen[26].dff/clk0
    SLICE_X51Y84         FDCE                                         r  CPU/dx_pc/dffe_gen[26].dff/q_reg/C
                         clock pessimism             -0.567    21.774    
                         clock uncertainty            0.180    21.954    
    SLICE_X51Y84         FDCE (Hold_fdce_C_D)         0.075    22.029    CPU/dx_pc/dffe_gen[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.029    
                         arrival time                          22.041    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[21].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.551     0.681    CPU/md_unit/divide/AQ/d_flip_flop[21].dff/clk_out1
    SLICE_X55Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[21].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDCE (Prop_fdce_C_Q)         0.141     0.822 r  CPU/md_unit/divide/AQ/d_flip_flop[21].dff/q_reg/Q
                         net (fo=1, routed)           0.140     0.962    CPU/md_unit/A/dffe_gen[22].dff/AQ_out[0]
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.007 r  CPU/md_unit/A/dffe_gen[22].dff/q_i_1__90/O
                         net (fo=1, routed)           0.000     1.007    CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg_1
    SLICE_X54Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.818     0.908    CPU/md_unit/divide/AQ/d_flip_flop[22].dff/clk_out1
    SLICE_X54Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg/C
                         clock pessimism             -0.214     0.694    
                         clock uncertainty            0.180     0.873    
    SLICE_X54Y74         FDCE (Hold_fdce_C_D)         0.120     0.993    CPU/md_unit/divide/AQ/d_flip_flop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[3].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns = ( 22.340 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.559    21.761    CPU/fd_pc/dffe_gen[3].dff/clk0
    SLICE_X56Y84         FDCE                                         r  CPU/fd_pc/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/fd_pc/dffe_gen[3].dff/q_reg/Q
                         net (fo=1, routed)           0.110    22.035    CPU/dx_pc/dffe_gen[3].dff/q_reg_0
    SLICE_X56Y83         FDCE                                         r  CPU/dx_pc/dffe_gen[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.826    22.340    CPU/dx_pc/dffe_gen[3].dff/clk0
    SLICE_X56Y83         FDCE                                         r  CPU/dx_pc/dffe_gen[3].dff/q_reg/C
                         clock pessimism             -0.566    21.774    
                         clock uncertainty            0.180    21.954    
    SLICE_X56Y83         FDCE (Hold_fdce_C_D)         0.059    22.013    CPU/dx_pc/dffe_gen[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.013    
                         arrival time                          22.035    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[25].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[25].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 22.342 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.559    21.761    CPU/fd_pc/dffe_gen[25].dff/clk0
    SLICE_X50Y84         FDCE                                         r  CPU/fd_pc/dffe_gen[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/fd_pc/dffe_gen[25].dff/q_reg/Q
                         net (fo=1, routed)           0.112    22.037    CPU/dx_pc/dffe_gen[25].dff/q_reg_0
    SLICE_X50Y85         FDCE                                         r  CPU/dx_pc/dffe_gen[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.828    22.342    CPU/dx_pc/dffe_gen[25].dff/clk0
    SLICE_X50Y85         FDCE                                         r  CPU/dx_pc/dffe_gen[25].dff/q_reg/C
                         clock pessimism             -0.566    21.776    
                         clock uncertainty            0.180    21.956    
    SLICE_X50Y85         FDCE (Hold_fdce_C_D)         0.059    22.015    CPU/dx_pc/dffe_gen[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.015    
                         arrival time                          22.037    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[11].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[11].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 22.342 - 20.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/fd_pc/dffe_gen[11].dff/clk0
    SLICE_X54Y88         FDCE                                         r  CPU/fd_pc/dffe_gen[11].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/fd_pc/dffe_gen[11].dff/q_reg/Q
                         net (fo=1, routed)           0.110    22.036    CPU/dx_pc/dffe_gen[11].dff/q_reg_2
    SLICE_X54Y87         FDCE                                         r  CPU/dx_pc/dffe_gen[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.828    22.342    CPU/dx_pc/dffe_gen[11].dff/clk0
    SLICE_X54Y87         FDCE                                         r  CPU/dx_pc/dffe_gen[11].dff/q_reg/C
                         clock pessimism             -0.566    21.776    
                         clock uncertainty            0.180    21.956    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.053    22.009    CPU/dx_pc/dffe_gen[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.009    
                         arrival time                          22.036    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CPU/xm_insn/dffe_gen[15].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_insn/dffe_gen[15].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 22.339 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.557    21.759    CPU/xm_insn/dffe_gen[15].dff/clk0
    SLICE_X46Y81         FDCE                                         r  CPU/xm_insn/dffe_gen[15].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.164    21.923 r  CPU/xm_insn/dffe_gen[15].dff/q_reg/Q
                         net (fo=3, routed)           0.122    22.045    CPU/mw_insn/dffe_gen[15].dff/XM_insn[0]
    SLICE_X46Y80         FDCE                                         r  CPU/mw_insn/dffe_gen[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.825    22.339    CPU/mw_insn/dffe_gen[15].dff/clk0
    SLICE_X46Y80         FDCE                                         r  CPU/mw_insn/dffe_gen[15].dff/q_reg/C
                         clock pessimism             -0.567    21.772    
                         clock uncertainty            0.180    21.952    
    SLICE_X46Y80         FDCE (Hold_fdce_C_D)         0.060    22.012    CPU/mw_insn/dffe_gen[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.012    
                         arrival time                          22.045    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[17].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[17].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 22.347 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 21.764 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.562    21.764    CPU/fd_pc/dffe_gen[17].dff/clk0
    SLICE_X48Y88         FDCE                                         r  CPU/fd_pc/dffe_gen[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.128    21.892 r  CPU/fd_pc/dffe_gen[17].dff/q_reg/Q
                         net (fo=1, routed)           0.117    22.009    CPU/dx_pc/dffe_gen[17].dff/q_reg_1
    SLICE_X49Y88         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.833    22.347    CPU/dx_pc/dffe_gen[17].dff/clk0
    SLICE_X49Y88         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/C
                         clock pessimism             -0.570    21.777    
                         clock uncertainty            0.180    21.957    
    SLICE_X49Y88         FDCE (Hold_fdce_C_D)         0.016    21.973    CPU/dx_pc/dffe_gen[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.973    
                         arrival time                          22.009    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[11].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[11].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.756ns = ( 21.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.554    21.756    CPU/xm_PC/dffe_gen[11].dff/clk0
    SLICE_X55Y80         FDCE                                         r  CPU/xm_PC/dffe_gen[11].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.141    21.897 r  CPU/xm_PC/dffe_gen[11].dff/q_reg/Q
                         net (fo=1, routed)           0.145    22.042    CPU/mw_PC/dffe_gen[11].dff/q_reg_0
    SLICE_X55Y80         FDCE                                         r  CPU/mw_PC/dffe_gen[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.822    22.336    CPU/mw_PC/dffe_gen[11].dff/clk0
    SLICE_X55Y80         FDCE                                         r  CPU/mw_PC/dffe_gen[11].dff/q_reg/C
                         clock pessimism             -0.580    21.756    
                         clock uncertainty            0.180    21.936    
    SLICE_X55Y80         FDCE (Hold_fdce_C_D)         0.070    22.006    CPU/mw_PC/dffe_gen[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.006    
                         arrival time                          22.042    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 22.337 - 20.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.555    21.757    CPU/xm_PC/dffe_gen[0].dff/clk0
    SLICE_X54Y81         FDCE                                         r  CPU/xm_PC/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.164    21.921 r  CPU/xm_PC/dffe_gen[0].dff/q_reg/Q
                         net (fo=1, routed)           0.112    22.033    CPU/mw_PC/dffe_gen[0].dff/q_reg_0
    SLICE_X54Y81         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.040    21.130    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.186 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    21.485    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.514 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.823    22.337    CPU/mw_PC/dffe_gen[0].dff/clk0
    SLICE_X54Y81         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/C
                         clock pessimism             -0.580    21.757    
                         clock uncertainty            0.180    21.937    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.059    21.996    CPU/mw_PC/dffe_gen[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.996    
                         arrival time                          22.033    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.257ns  (logic 1.082ns (14.909%)  route 6.175ns (85.091%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.362    33.031    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_5
    SLICE_X42Y71         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X42Y71         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.180    42.409    
    SLICE_X42Y71         FDCE (Recov_fdce_C_CLR)     -0.521    41.888    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.888    
                         arrival time                         -33.031    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.095ns  (logic 1.082ns (15.249%)  route 6.013ns (84.751%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 42.569 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.200    32.869    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_7
    SLICE_X41Y72         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.504    42.569    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X41Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.589    
                         clock uncertainty           -0.180    42.410    
    SLICE_X41Y72         FDCE (Recov_fdce_C_CLR)     -0.607    41.803    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.803    
                         arrival time                         -32.869    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.095ns  (logic 1.082ns (15.249%)  route 6.013ns (84.751%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 42.569 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.200    32.869    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg_5
    SLICE_X41Y72         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.504    42.569    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X41Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism              0.020    42.589    
                         clock uncertainty           -0.180    42.410    
    SLICE_X41Y72         FDCE (Recov_fdce_C_CLR)     -0.607    41.803    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.803    
                         arrival time                         -32.869    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.806ns  (logic 1.082ns (15.898%)  route 5.724ns (84.102%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.911    32.579    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_4
    SLICE_X41Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.180    42.409    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.802    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.802    
                         arrival time                         -32.579    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.806ns  (logic 1.082ns (15.898%)  route 5.724ns (84.102%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.911    32.579    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_2
    SLICE_X41Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.180    42.409    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.802    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.802    
                         arrival time                         -32.579    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.327ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.697ns  (logic 1.082ns (16.157%)  route 5.615ns (83.842%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.802    32.470    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_3
    SLICE_X44Y75         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.498    42.563    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X44Y75         FDCE (Recov_fdce_C_CLR)     -0.607    41.797    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.797    
                         arrival time                         -32.470    
  -------------------------------------------------------------------
                         slack                                  9.327    

Slack (MET) :             9.327ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.697ns  (logic 1.082ns (16.157%)  route 5.615ns (83.842%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.802    32.470    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_3
    SLICE_X44Y75         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.498    42.563    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/clk_out1
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X44Y75         FDCE (Recov_fdce_C_CLR)     -0.607    41.797    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.797    
                         arrival time                         -32.470    
  -------------------------------------------------------------------
                         slack                                  9.327    

Slack (MET) :             9.395ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.627ns  (logic 1.082ns (16.328%)  route 5.545ns (83.672%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.731    32.400    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_5
    SLICE_X47Y74         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X47Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.402    
    SLICE_X47Y74         FDCE (Recov_fdce_C_CLR)     -0.607    41.795    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.795    
                         arrival time                         -32.400    
  -------------------------------------------------------------------
                         slack                                  9.395    

Slack (MET) :             9.512ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.513ns  (logic 1.082ns (16.612%)  route 5.431ns (83.388%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.618    32.287    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X43Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/clk_out1
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.799    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.799    
                         arrival time                         -32.287    
  -------------------------------------------------------------------
                         slack                                  9.512    

Slack (MET) :             9.512ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.513ns  (logic 1.082ns (16.612%)  route 5.431ns (83.388%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.618    32.287    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X43Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.799    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.799    
                         arrival time                         -32.287    
  -------------------------------------------------------------------
                         slack                                  9.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.671ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.510%)  route 0.763ns (78.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.264    22.734    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.062    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                          22.734    
  -------------------------------------------------------------------
                         slack                                 21.671    

Slack (MET) :             21.671ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.510%)  route 0.763ns (78.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.264    22.734    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.062    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                          22.734    
  -------------------------------------------------------------------
                         slack                                 21.671    

Slack (MET) :             21.703ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.379%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.270    22.740    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg_2
    SLICE_X51Y75         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/clk_out1
    SLICE_X51Y75         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.703ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.379%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.270    22.740    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X51Y75         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X51Y75         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.703ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.379%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.270    22.740    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg_1
    SLICE_X51Y75         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X51Y75         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.703ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.983ns  (logic 0.209ns (21.268%)  route 0.774ns (78.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.275    22.745    CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg_1
    SLICE_X47Y77         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.824     0.914    CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/clk_out1
    SLICE_X47Y77         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg/C
                         clock pessimism              0.040     0.954    
                         clock uncertainty            0.180     1.133    
    SLICE_X47Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                          22.745    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.724ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.030ns  (logic 0.209ns (20.290%)  route 0.821ns (79.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.322    22.792    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg_1
    SLICE_X42Y78         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.826     0.916    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/clk_out1
    SLICE_X42Y78         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/C
                         clock pessimism              0.040     0.956    
                         clock uncertainty            0.180     1.135    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.068    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                          22.792    
  -------------------------------------------------------------------
                         slack                                 21.724    

Slack (MET) :             21.741ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.210ns (21.467%)  route 0.768ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.508    22.434    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I0_O)        0.046    22.480 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.260    22.740    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg_2
    SLICE_X54Y76         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.129     0.999    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.741    

Slack (MET) :             21.741ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.210ns (21.467%)  route 0.768ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.508    22.434    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I0_O)        0.046    22.480 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.260    22.740    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg_2
    SLICE_X54Y76         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.129     0.999    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.741    

Slack (MET) :             21.741ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.210ns (21.467%)  route 0.768ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.508    22.434    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I0_O)        0.046    22.480 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.260    22.740    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg_2
    SLICE_X54Y76         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.129     0.999    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.741    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.257ns  (logic 1.082ns (14.909%)  route 6.175ns (85.091%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.362    33.031    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_5
    SLICE_X42Y71         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X42Y71         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.180    42.409    
    SLICE_X42Y71         FDCE (Recov_fdce_C_CLR)     -0.521    41.888    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.888    
                         arrival time                         -33.031    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.095ns  (logic 1.082ns (15.249%)  route 6.013ns (84.751%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 42.569 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.200    32.869    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_7
    SLICE_X41Y72         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.504    42.569    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X41Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.589    
                         clock uncertainty           -0.180    42.410    
    SLICE_X41Y72         FDCE (Recov_fdce_C_CLR)     -0.607    41.803    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.803    
                         arrival time                         -32.869    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.095ns  (logic 1.082ns (15.249%)  route 6.013ns (84.751%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 42.569 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.200    32.869    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg_5
    SLICE_X41Y72         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.504    42.569    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X41Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism              0.020    42.589    
                         clock uncertainty           -0.180    42.410    
    SLICE_X41Y72         FDCE (Recov_fdce_C_CLR)     -0.607    41.803    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.803    
                         arrival time                         -32.869    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.806ns  (logic 1.082ns (15.898%)  route 5.724ns (84.102%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.911    32.579    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_4
    SLICE_X41Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.180    42.409    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.802    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.802    
                         arrival time                         -32.579    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.806ns  (logic 1.082ns (15.898%)  route 5.724ns (84.102%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.911    32.579    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_2
    SLICE_X41Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.180    42.409    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.802    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.802    
                         arrival time                         -32.579    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.327ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.697ns  (logic 1.082ns (16.157%)  route 5.615ns (83.842%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.802    32.470    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_3
    SLICE_X44Y75         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.498    42.563    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X44Y75         FDCE (Recov_fdce_C_CLR)     -0.607    41.797    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.797    
                         arrival time                         -32.470    
  -------------------------------------------------------------------
                         slack                                  9.327    

Slack (MET) :             9.327ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.697ns  (logic 1.082ns (16.157%)  route 5.615ns (83.842%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.802    32.470    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_3
    SLICE_X44Y75         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.498    42.563    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/clk_out1
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X44Y75         FDCE (Recov_fdce_C_CLR)     -0.607    41.797    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.797    
                         arrival time                         -32.470    
  -------------------------------------------------------------------
                         slack                                  9.327    

Slack (MET) :             9.395ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.627ns  (logic 1.082ns (16.328%)  route 5.545ns (83.672%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.731    32.400    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_5
    SLICE_X47Y74         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X47Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.402    
    SLICE_X47Y74         FDCE (Recov_fdce_C_CLR)     -0.607    41.795    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.795    
                         arrival time                         -32.400    
  -------------------------------------------------------------------
                         slack                                  9.395    

Slack (MET) :             9.512ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.513ns  (logic 1.082ns (16.612%)  route 5.431ns (83.388%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.618    32.287    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X43Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/clk_out1
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.799    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.799    
                         arrival time                         -32.287    
  -------------------------------------------------------------------
                         slack                                  9.512    

Slack (MET) :             9.512ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.513ns  (logic 1.082ns (16.612%)  route 5.431ns (83.388%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.618    32.287    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X43Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.799    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.799    
                         arrival time                         -32.287    
  -------------------------------------------------------------------
                         slack                                  9.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.671ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.510%)  route 0.763ns (78.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.264    22.734    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.062    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                          22.734    
  -------------------------------------------------------------------
                         slack                                 21.671    

Slack (MET) :             21.671ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.510%)  route 0.763ns (78.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.264    22.734    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.062    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                          22.734    
  -------------------------------------------------------------------
                         slack                                 21.671    

Slack (MET) :             21.703ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.379%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.270    22.740    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg_2
    SLICE_X51Y75         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/clk_out1
    SLICE_X51Y75         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.703ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.379%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.270    22.740    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X51Y75         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X51Y75         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.703ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.379%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.270    22.740    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg_1
    SLICE_X51Y75         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X51Y75         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.703ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.983ns  (logic 0.209ns (21.268%)  route 0.774ns (78.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.275    22.745    CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg_1
    SLICE_X47Y77         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.824     0.914    CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/clk_out1
    SLICE_X47Y77         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg/C
                         clock pessimism              0.040     0.954    
                         clock uncertainty            0.180     1.133    
    SLICE_X47Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                          22.745    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.724ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.030ns  (logic 0.209ns (20.290%)  route 0.821ns (79.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.322    22.792    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg_1
    SLICE_X42Y78         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.826     0.916    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/clk_out1
    SLICE_X42Y78         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/C
                         clock pessimism              0.040     0.956    
                         clock uncertainty            0.180     1.135    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.068    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                          22.792    
  -------------------------------------------------------------------
                         slack                                 21.724    

Slack (MET) :             21.741ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.210ns (21.467%)  route 0.768ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.508    22.434    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I0_O)        0.046    22.480 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.260    22.740    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg_2
    SLICE_X54Y76         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.129     0.999    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.741    

Slack (MET) :             21.741ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.210ns (21.467%)  route 0.768ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.508    22.434    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I0_O)        0.046    22.480 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.260    22.740    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg_2
    SLICE_X54Y76         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.129     0.999    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.741    

Slack (MET) :             21.741ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.210ns (21.467%)  route 0.768ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.508    22.434    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I0_O)        0.046    22.480 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.260    22.740    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg_2
    SLICE_X54Y76         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.129     0.999    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.741    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.257ns  (logic 1.082ns (14.909%)  route 6.175ns (85.091%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.362    33.031    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_5
    SLICE_X42Y71         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X42Y71         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.180    42.409    
    SLICE_X42Y71         FDCE (Recov_fdce_C_CLR)     -0.521    41.888    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.888    
                         arrival time                         -33.031    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.095ns  (logic 1.082ns (15.249%)  route 6.013ns (84.751%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 42.569 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.200    32.869    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_7
    SLICE_X41Y72         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.504    42.569    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X41Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.589    
                         clock uncertainty           -0.180    42.410    
    SLICE_X41Y72         FDCE (Recov_fdce_C_CLR)     -0.607    41.803    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.803    
                         arrival time                         -32.869    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.095ns  (logic 1.082ns (15.249%)  route 6.013ns (84.751%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 42.569 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.200    32.869    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg_5
    SLICE_X41Y72         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.504    42.569    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X41Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism              0.020    42.589    
                         clock uncertainty           -0.180    42.410    
    SLICE_X41Y72         FDCE (Recov_fdce_C_CLR)     -0.607    41.803    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.803    
                         arrival time                         -32.869    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.806ns  (logic 1.082ns (15.898%)  route 5.724ns (84.102%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.911    32.579    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_4
    SLICE_X41Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.180    42.409    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.802    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.802    
                         arrival time                         -32.579    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.806ns  (logic 1.082ns (15.898%)  route 5.724ns (84.102%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.911    32.579    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_2
    SLICE_X41Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.180    42.409    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.802    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.802    
                         arrival time                         -32.579    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.327ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.697ns  (logic 1.082ns (16.157%)  route 5.615ns (83.842%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.802    32.470    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_3
    SLICE_X44Y75         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.498    42.563    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X44Y75         FDCE (Recov_fdce_C_CLR)     -0.607    41.797    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.797    
                         arrival time                         -32.470    
  -------------------------------------------------------------------
                         slack                                  9.327    

Slack (MET) :             9.327ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.697ns  (logic 1.082ns (16.157%)  route 5.615ns (83.842%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.802    32.470    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_3
    SLICE_X44Y75         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.498    42.563    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/clk_out1
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X44Y75         FDCE (Recov_fdce_C_CLR)     -0.607    41.797    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.797    
                         arrival time                         -32.470    
  -------------------------------------------------------------------
                         slack                                  9.327    

Slack (MET) :             9.395ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.627ns  (logic 1.082ns (16.328%)  route 5.545ns (83.672%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.731    32.400    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_5
    SLICE_X47Y74         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X47Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.402    
    SLICE_X47Y74         FDCE (Recov_fdce_C_CLR)     -0.607    41.795    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.795    
                         arrival time                         -32.400    
  -------------------------------------------------------------------
                         slack                                  9.395    

Slack (MET) :             9.512ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.513ns  (logic 1.082ns (16.612%)  route 5.431ns (83.388%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.618    32.287    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X43Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/clk_out1
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.799    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.799    
                         arrival time                         -32.287    
  -------------------------------------------------------------------
                         slack                                  9.512    

Slack (MET) :             9.512ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.513ns  (logic 1.082ns (16.612%)  route 5.431ns (83.388%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.618    32.287    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X43Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.799    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.799    
                         arrival time                         -32.287    
  -------------------------------------------------------------------
                         slack                                  9.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.671ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.510%)  route 0.763ns (78.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.264    22.734    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.062    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                          22.734    
  -------------------------------------------------------------------
                         slack                                 21.671    

Slack (MET) :             21.671ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.510%)  route 0.763ns (78.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.264    22.734    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.062    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                          22.734    
  -------------------------------------------------------------------
                         slack                                 21.671    

Slack (MET) :             21.703ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.379%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.270    22.740    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg_2
    SLICE_X51Y75         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/clk_out1
    SLICE_X51Y75         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.703ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.379%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.270    22.740    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X51Y75         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X51Y75         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.703ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.379%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.270    22.740    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg_1
    SLICE_X51Y75         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X51Y75         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.703ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.983ns  (logic 0.209ns (21.268%)  route 0.774ns (78.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.275    22.745    CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg_1
    SLICE_X47Y77         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.824     0.914    CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/clk_out1
    SLICE_X47Y77         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg/C
                         clock pessimism              0.040     0.954    
                         clock uncertainty            0.180     1.133    
    SLICE_X47Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                          22.745    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.724ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.030ns  (logic 0.209ns (20.290%)  route 0.821ns (79.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.322    22.792    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg_1
    SLICE_X42Y78         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.826     0.916    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/clk_out1
    SLICE_X42Y78         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/C
                         clock pessimism              0.040     0.956    
                         clock uncertainty            0.180     1.135    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.068    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                          22.792    
  -------------------------------------------------------------------
                         slack                                 21.724    

Slack (MET) :             21.741ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.210ns (21.467%)  route 0.768ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.508    22.434    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I0_O)        0.046    22.480 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.260    22.740    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg_2
    SLICE_X54Y76         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.129     0.999    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.741    

Slack (MET) :             21.741ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.210ns (21.467%)  route 0.768ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.508    22.434    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I0_O)        0.046    22.480 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.260    22.740    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg_2
    SLICE_X54Y76         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.129     0.999    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.741    

Slack (MET) :             21.741ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.210ns (21.467%)  route 0.768ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.508    22.434    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I0_O)        0.046    22.480 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.260    22.740    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg_2
    SLICE_X54Y76         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.129     0.999    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.741    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.257ns  (logic 1.082ns (14.909%)  route 6.175ns (85.091%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.362    33.031    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_5
    SLICE_X42Y71         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X42Y71         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.161    42.427    
    SLICE_X42Y71         FDCE (Recov_fdce_C_CLR)     -0.521    41.906    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.906    
                         arrival time                         -33.031    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.952ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.095ns  (logic 1.082ns (15.249%)  route 6.013ns (84.751%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 42.569 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.200    32.869    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_7
    SLICE_X41Y72         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.504    42.569    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X41Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.589    
                         clock uncertainty           -0.161    42.428    
    SLICE_X41Y72         FDCE (Recov_fdce_C_CLR)     -0.607    41.821    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.821    
                         arrival time                         -32.869    
  -------------------------------------------------------------------
                         slack                                  8.952    

Slack (MET) :             8.952ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.095ns  (logic 1.082ns (15.249%)  route 6.013ns (84.751%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 42.569 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.200    32.869    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg_5
    SLICE_X41Y72         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.504    42.569    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X41Y72         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism              0.020    42.589    
                         clock uncertainty           -0.161    42.428    
    SLICE_X41Y72         FDCE (Recov_fdce_C_CLR)     -0.607    41.821    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.821    
                         arrival time                         -32.869    
  -------------------------------------------------------------------
                         slack                                  8.952    

Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.806ns  (logic 1.082ns (15.898%)  route 5.724ns (84.102%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.911    32.579    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_4
    SLICE_X41Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.161    42.427    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.820    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.820    
                         arrival time                         -32.579    
  -------------------------------------------------------------------
                         slack                                  9.241    

Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.806ns  (logic 1.082ns (15.898%)  route 5.724ns (84.102%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 42.568 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.911    32.579    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_2
    SLICE_X41Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.503    42.568    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X41Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism              0.020    42.588    
                         clock uncertainty           -0.161    42.427    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.820    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.820    
                         arrival time                         -32.579    
  -------------------------------------------------------------------
                         slack                                  9.241    

Slack (MET) :             9.345ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.697ns  (logic 1.082ns (16.157%)  route 5.615ns (83.842%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.802    32.470    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_3
    SLICE_X44Y75         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.498    42.563    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.161    42.422    
    SLICE_X44Y75         FDCE (Recov_fdce_C_CLR)     -0.607    41.815    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.815    
                         arrival time                         -32.470    
  -------------------------------------------------------------------
                         slack                                  9.345    

Slack (MET) :             9.345ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.697ns  (logic 1.082ns (16.157%)  route 5.615ns (83.842%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.802    32.470    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_3
    SLICE_X44Y75         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.498    42.563    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/clk_out1
    SLICE_X44Y75         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.161    42.422    
    SLICE_X44Y75         FDCE (Recov_fdce_C_CLR)     -0.607    41.815    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.815    
                         arrival time                         -32.470    
  -------------------------------------------------------------------
                         slack                                  9.345    

Slack (MET) :             9.413ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.627ns  (logic 1.082ns (16.328%)  route 5.545ns (83.672%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 42.561 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.731    32.400    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_5
    SLICE_X47Y74         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.496    42.561    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X47Y74         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.161    42.420    
    SLICE_X47Y74         FDCE (Recov_fdce_C_CLR)     -0.607    41.813    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.813    
                         arrival time                         -32.400    
  -------------------------------------------------------------------
                         slack                                  9.413    

Slack (MET) :             9.530ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.513ns  (logic 1.082ns (16.612%)  route 5.431ns (83.388%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.618    32.287    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X43Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/clk_out1
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.161    42.424    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.817    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.817    
                         arrival time                         -32.287    
  -------------------------------------------------------------------
                         slack                                  9.530    

Slack (MET) :             9.530ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.513ns  (logic 1.082ns (16.612%)  route 5.431ns (83.388%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.128    23.213    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.337 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    24.057    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.153 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.620    25.773    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X53Y88         FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456    26.229 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=27, routed)          1.836    28.065    CPU/dx_insn/dffe_gen[27].dff/q_i_3__101[0]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.146    28.211 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__131/O
                         net (fo=1, routed)           0.724    28.935    CPU/dx_insn/dffe_gen[4].dff/q_reg_7
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.328    29.263 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.253    30.516    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.152    30.668 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.618    32.287    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X43Y73         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X43Y73         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.161    42.424    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.607    41.817    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.817    
                         arrival time                         -32.287    
  -------------------------------------------------------------------
                         slack                                  9.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.690ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.510%)  route 0.763ns (78.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.264    22.734    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.161     1.111    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.044    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                          22.734    
  -------------------------------------------------------------------
                         slack                                 21.690    

Slack (MET) :             21.690ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.510%)  route 0.763ns (78.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.264    22.734    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.161     1.111    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.044    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                          22.734    
  -------------------------------------------------------------------
                         slack                                 21.690    

Slack (MET) :             21.722ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.379%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.270    22.740    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg_2
    SLICE_X51Y75         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/clk_out1
    SLICE_X51Y75         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.161     1.110    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.018    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.379%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.270    22.740    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X51Y75         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X51Y75         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.161     1.110    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.018    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.379%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.270    22.740    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg_1
    SLICE_X51Y75         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X51Y75         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.161     1.110    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.018    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.983ns  (logic 0.209ns (21.268%)  route 0.774ns (78.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.275    22.745    CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg_1
    SLICE_X47Y77         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.824     0.914    CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/clk_out1
    SLICE_X47Y77         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg/C
                         clock pessimism              0.040     0.954    
                         clock uncertainty            0.161     1.115    
    SLICE_X47Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.023    CPU/md_unit/multiply/AQ/d_flip_flop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                          22.745    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.742ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.030ns  (logic 0.209ns (20.290%)  route 0.821ns (79.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.499    22.425    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.045    22.470 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.322    22.792    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg_1
    SLICE_X42Y78         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.826     0.916    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/clk_out1
    SLICE_X42Y78         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/C
                         clock pessimism              0.040     0.956    
                         clock uncertainty            0.161     1.117    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.050    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                          22.792    
  -------------------------------------------------------------------
                         slack                                 21.742    

Slack (MET) :             21.759ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.210ns (21.467%)  route 0.768ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.508    22.434    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I0_O)        0.046    22.480 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.260    22.740    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg_2
    SLICE_X54Y76         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.161     1.110    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.129     0.981    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.759    

Slack (MET) :             21.759ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.210ns (21.467%)  route 0.768ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.508    22.434    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I0_O)        0.046    22.480 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.260    22.740    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg_2
    SLICE_X54Y76         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.161     1.110    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.129     0.981    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.759    

Slack (MET) :             21.759ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.210ns (21.467%)  route 0.768ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.735    20.865    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.910 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    21.176    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.202 r  q_reg_i_2__93/O
                         net (fo=546, routed)         0.560    21.762    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X58Y85         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164    21.926 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.508    22.434    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X52Y78         LUT2 (Prop_lut2_I0_O)        0.046    22.480 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.260    22.740    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg_2
    SLICE_X54Y76         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.819     0.909    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X54Y76         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.161     1.110    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.129     0.981    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                 21.759    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.081ns  (logic 6.283ns (32.929%)  route 12.798ns (67.071%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 r  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.860    11.594    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.352    11.946 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.086    13.033    VGA_display/Display/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.326    13.359 r  VGA_display/Display/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.893    18.251    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    21.787 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.787    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.999ns  (logic 6.066ns (31.930%)  route 12.933ns (68.070%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.860    11.594    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT5 (Prop_lut5_I1_O)        0.326    11.920 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.215    13.136    VGA_display/Display/VGA_G_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.260 r  VGA_display/Display/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.898    18.158    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    21.704 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.704    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.751ns  (logic 6.196ns (33.040%)  route 12.556ns (66.960%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.666    11.401    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT2 (Prop_lut2_I0_O)        0.326    11.727 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          0.171    11.898    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.075    13.097    VGA_display/Display/VGA_B_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124    13.221 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.684    17.905    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    21.457 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.457    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.742ns  (logic 6.067ns (32.371%)  route 12.675ns (67.629%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.666    11.401    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT2 (Prop_lut2_I0_O)        0.326    11.727 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.428    13.155    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.279 r  VGA_display/Display/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.622    17.900    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    21.447 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.447    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.734ns  (logic 6.066ns (32.382%)  route 12.668ns (67.618%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.860    11.594    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT5 (Prop_lut5_I1_O)        0.326    11.920 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.967    12.887    VGA_display/Display/VGA_G_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.011 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.882    17.893    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    21.439 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.439    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.631ns  (logic 6.300ns (33.812%)  route 12.331ns (66.188%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 r  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.860    11.594    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.352    11.946 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.055    13.001    VGA_display/Display/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.326    13.327 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.458    17.785    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    21.336 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.336    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.622ns  (logic 6.296ns (33.811%)  route 12.326ns (66.189%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 r  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.860    11.594    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.352    11.946 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.052    12.998    VGA_display/Display/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.326    13.324 r  VGA_display/Display/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.455    17.779    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    21.327 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.327    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.539ns  (logic 6.167ns (33.268%)  route 12.371ns (66.732%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.666    11.401    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT2 (Prop_lut2_I0_O)        0.326    11.727 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          0.171    11.898    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.082    13.104    VGA_display/Display/VGA_B_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124    13.228 r  VGA_display/Display/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.493    17.721    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    21.244 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.244    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.500ns  (logic 6.058ns (32.747%)  route 12.442ns (67.253%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.860    11.594    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT5 (Prop_lut5_I1_O)        0.326    11.920 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.001    12.921    VGA_display/Display/VGA_G_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.045 r  VGA_display/Display/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.622    17.667    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    21.205 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.205    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.386ns  (logic 6.195ns (33.696%)  route 12.191ns (66.304%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.666    11.401    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT2 (Prop_lut2_I0_O)        0.326    11.727 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          0.171    11.898    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.877    12.899    VGA_display/Display/VGA_B_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124    13.023 r  VGA_display/Display/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.517    17.540    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    21.091 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.091    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.396ns (64.914%)  route 0.755ns (35.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.560     0.690    clock25mhz
    SLICE_X39Y80         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[9]/Q
                         net (fo=1, routed)           0.755     1.585    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.840 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.840    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.392ns (59.608%)  route 0.943ns (40.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.560     0.690    clock25mhz
    SLICE_X49Y82         FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.943     1.774    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.025 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.025    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.393ns (58.824%)  route 0.975ns (41.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.558     0.688    clock25mhz
    SLICE_X53Y82         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  LED_reg[5]/Q
                         net (fo=1, routed)           0.975     1.804    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.057 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.057    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.393ns (58.537%)  route 0.987ns (41.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.558     0.688    clock25mhz
    SLICE_X53Y82         FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  LED_reg[4]/Q
                         net (fo=1, routed)           0.987     1.816    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.068 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.068    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.396ns (57.652%)  route 1.025ns (42.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.560     0.690    clock25mhz
    SLICE_X39Y80         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[13]/Q
                         net (fo=1, routed)           1.025     1.856    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.111 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.111    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.416ns (57.995%)  route 1.026ns (42.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.560     0.690    clock25mhz
    SLICE_X38Y80         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.164     0.854 r  LED_reg[12]/Q
                         net (fo=1, routed)           1.026     1.880    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.132 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.132    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.396ns (56.718%)  route 1.065ns (43.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.560     0.690    clock25mhz
    SLICE_X38Y80         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.164     0.854 r  LED_reg[11]/Q
                         net (fo=1, routed)           1.065     1.919    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.151 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.151    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.400ns (56.692%)  route 1.070ns (43.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.558     0.688    clock25mhz
    SLICE_X54Y82         FDRE                                         r  winLoss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     0.852 r  winLoss_reg[1]/Q
                         net (fo=5, routed)           1.070     1.921    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.157 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.157    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.397ns (56.187%)  route 1.089ns (43.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.559     0.689    clock25mhz
    SLICE_X49Y81         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     0.830 r  LED_reg[7]/Q
                         net (fo=1, routed)           1.089     1.919    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.175 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.175    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.397ns (55.222%)  route 1.133ns (44.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.558     0.688    clock25mhz
    SLICE_X49Y80         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  LED_reg[6]/Q
                         net (fo=1, routed)           1.133     1.961    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.217 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.217    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.081ns  (logic 6.283ns (32.929%)  route 12.798ns (67.071%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 r  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.860    11.594    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.352    11.946 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.086    13.033    VGA_display/Display/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.326    13.359 r  VGA_display/Display/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.893    18.251    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    21.787 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.787    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.999ns  (logic 6.066ns (31.930%)  route 12.933ns (68.070%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.860    11.594    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT5 (Prop_lut5_I1_O)        0.326    11.920 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.215    13.136    VGA_display/Display/VGA_G_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.260 r  VGA_display/Display/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.898    18.158    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    21.704 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.704    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.751ns  (logic 6.196ns (33.040%)  route 12.556ns (66.960%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.666    11.401    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT2 (Prop_lut2_I0_O)        0.326    11.727 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          0.171    11.898    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.075    13.097    VGA_display/Display/VGA_B_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124    13.221 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.684    17.905    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    21.457 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.457    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.742ns  (logic 6.067ns (32.371%)  route 12.675ns (67.629%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.666    11.401    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT2 (Prop_lut2_I0_O)        0.326    11.727 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.428    13.155    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.279 r  VGA_display/Display/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.622    17.900    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    21.447 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.447    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.734ns  (logic 6.066ns (32.382%)  route 12.668ns (67.618%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.860    11.594    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT5 (Prop_lut5_I1_O)        0.326    11.920 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.967    12.887    VGA_display/Display/VGA_G_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.011 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.882    17.893    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    21.439 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.439    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.631ns  (logic 6.300ns (33.812%)  route 12.331ns (66.188%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 r  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.860    11.594    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.352    11.946 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.055    13.001    VGA_display/Display/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.326    13.327 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.458    17.785    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    21.336 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.336    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.622ns  (logic 6.296ns (33.811%)  route 12.326ns (66.189%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 r  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.860    11.594    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.352    11.946 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.052    12.998    VGA_display/Display/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.326    13.324 r  VGA_display/Display/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.455    17.779    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    21.327 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.327    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.539ns  (logic 6.167ns (33.268%)  route 12.371ns (66.732%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.666    11.401    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT2 (Prop_lut2_I0_O)        0.326    11.727 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          0.171    11.898    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.082    13.104    VGA_display/Display/VGA_B_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124    13.228 r  VGA_display/Display/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.493    17.721    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    21.244 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.244    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.500ns  (logic 6.058ns (32.747%)  route 12.442ns (67.253%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.860    11.594    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT5 (Prop_lut5_I1_O)        0.326    11.920 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.001    12.921    VGA_display/Display/VGA_G_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.045 r  VGA_display/Display/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.622    17.667    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    21.205 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.205    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.386ns  (logic 6.195ns (33.696%)  route 12.191ns (66.304%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.620     2.705    VGA_display/Display/clk
    SLICE_X66Y79         FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDCE (Prop_fdce_C_Q)         0.478     3.183 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          2.166     5.350    VGA_display/Display/Q[5]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.333     5.683 r  VGA_display/Display/imgBTNAddress_i_1/O
                         net (fo=5, routed)           1.305     6.988    VGA_display/Display/B[9]
    SLICE_X70Y80         LUT6 (Prop_lut6_I1_O)        0.355     7.343 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.190     7.533    VGA_display/Display_n_78
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     7.912 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.043     8.955    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_0[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I2_O)        0.373     9.328 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.254    10.583    VGA_display/Display/isCardRegion__2
    SLICE_X68Y78         LUT4 (Prop_lut4_I1_O)        0.152    10.735 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=15, routed)          0.666    11.401    VGA_display/Display/writeType[1]
    SLICE_X68Y76         LUT2 (Prop_lut2_I0_O)        0.326    11.727 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          0.171    11.898    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.877    12.899    VGA_display/Display/VGA_B_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124    13.023 r  VGA_display/Display/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.517    17.540    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    21.091 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.091    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.396ns (64.914%)  route 0.755ns (35.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.560     0.690    clock25mhz
    SLICE_X39Y80         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[9]/Q
                         net (fo=1, routed)           0.755     1.585    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.840 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.840    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.392ns (59.608%)  route 0.943ns (40.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.560     0.690    clock25mhz
    SLICE_X49Y82         FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.943     1.774    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.025 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.025    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.393ns (58.824%)  route 0.975ns (41.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.558     0.688    clock25mhz
    SLICE_X53Y82         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  LED_reg[5]/Q
                         net (fo=1, routed)           0.975     1.804    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.057 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.057    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.393ns (58.537%)  route 0.987ns (41.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.558     0.688    clock25mhz
    SLICE_X53Y82         FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  LED_reg[4]/Q
                         net (fo=1, routed)           0.987     1.816    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.068 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.068    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.396ns (57.652%)  route 1.025ns (42.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.560     0.690    clock25mhz
    SLICE_X39Y80         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[13]/Q
                         net (fo=1, routed)           1.025     1.856    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.111 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.111    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.416ns (57.995%)  route 1.026ns (42.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.560     0.690    clock25mhz
    SLICE_X38Y80         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.164     0.854 r  LED_reg[12]/Q
                         net (fo=1, routed)           1.026     1.880    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.132 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.132    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.396ns (56.718%)  route 1.065ns (43.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.560     0.690    clock25mhz
    SLICE_X38Y80         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.164     0.854 r  LED_reg[11]/Q
                         net (fo=1, routed)           1.065     1.919    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.151 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.151    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.400ns (56.692%)  route 1.070ns (43.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.558     0.688    clock25mhz
    SLICE_X54Y82         FDRE                                         r  winLoss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     0.852 r  winLoss_reg[1]/Q
                         net (fo=5, routed)           1.070     1.921    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.157 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.157    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.397ns (56.187%)  route 1.089ns (43.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.559     0.689    clock25mhz
    SLICE_X49Y81         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     0.830 r  LED_reg[7]/Q
                         net (fo=1, routed)           1.089     1.919    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.175 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.175    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.397ns (55.222%)  route 1.133ns (44.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.558     0.688    clock25mhz
    SLICE_X49Y80         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  LED_reg[6]/Q
                         net (fo=1, routed)           1.133     1.961    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.217 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.217    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.459ns  (logic 0.096ns (2.775%)  route 3.363ns (97.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.713    20.989    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.650    22.735    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.026ns (2.364%)  route 1.074ns (97.636%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.514     0.104    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.560     0.690    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.459ns  (logic 0.096ns (2.775%)  route 3.363ns (97.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.713    20.989    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.650    22.735    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.026ns (2.364%)  route 1.074ns (97.636%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.514     0.104    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.560     0.690    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1559 Endpoints
Min Delay          1559 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[12].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[12].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[12].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[19].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[19].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[19].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[19].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[1].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[1].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[1].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[26].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[26].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[26].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[26].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[3].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[3].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[3].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[3].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[4].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[4].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[4].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[4].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[5].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[5].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[5].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[5].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[7].bit[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[7].bit[12].dff/AR[0]
    SLICE_X42Y100        FDCE                                         f  RegisterFile/register[7].bit[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[7].bit[12].dff/clk
    SLICE_X42Y100        FDCE                                         r  RegisterFile/register[7].bit[12].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[7].bit[4].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[7].bit[4].dff/AR[0]
    SLICE_X42Y100        FDCE                                         f  RegisterFile/register[7].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[7].bit[4].dff/clk
    SLICE_X42Y100        FDCE                                         r  RegisterFile/register[7].bit[4].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/dx_data_operandA/dffe_gen[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.838ns  (logic 1.477ns (16.707%)  route 7.362ns (83.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.306ns = ( 25.306 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.362     8.838    CPU/dx_data_operandA/dffe_gen[12].dff/reset_IBUF
    SLICE_X42Y101        FDCE                                         f  CPU/dx_data_operandA/dffe_gen[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.910    22.975    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.075 r  q_reg_i_6/O
                         net (fo=1, routed)           0.638    23.713    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.804 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.503    25.306    CPU/dx_data_operandA/dffe_gen[12].dff/clk0
    SLICE_X42Y101        FDCE                                         r  CPU/dx_data_operandA/dffe_gen[12].dff/q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[5].bit[24].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.244ns (22.212%)  route 0.856ns (77.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        0.856     1.101    RegisterFile/register[5].bit[24].dff/AR[0]
    SLICE_X29Y86         FDCE                                         f  RegisterFile/register[5].bit[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[5].bit[24].dff/clk
    SLICE_X29Y86         FDCE                                         r  RegisterFile/register[5].bit[24].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[6].bit[24].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.244ns (22.124%)  route 0.860ns (77.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        0.860     1.105    RegisterFile/register[6].bit[24].dff/AR[0]
    SLICE_X28Y86         FDCE                                         f  RegisterFile/register[6].bit[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[6].bit[24].dff/clk
    SLICE_X28Y86         FDCE                                         r  RegisterFile/register[6].bit[24].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[5].bit[31].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.244ns (20.924%)  route 0.924ns (79.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        0.924     1.168    RegisterFile/register[5].bit[31].dff/AR[0]
    SLICE_X31Y85         FDCE                                         f  RegisterFile/register[5].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[5].bit[31].dff/clk
    SLICE_X31Y85         FDCE                                         r  RegisterFile/register[5].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[16].bit[24].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.244ns (19.420%)  route 1.014ns (80.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.014     1.259    RegisterFile/register[16].bit[24].dff/AR[0]
    SLICE_X30Y86         FDCE                                         f  RegisterFile/register[16].bit[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[16].bit[24].dff/clk
    SLICE_X30Y86         FDCE                                         r  RegisterFile/register[16].bit[24].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[16].bit[31].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.244ns (19.420%)  route 1.014ns (80.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.014     1.259    RegisterFile/register[16].bit[31].dff/AR[0]
    SLICE_X30Y86         FDCE                                         f  RegisterFile/register[16].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[16].bit[31].dff/clk
    SLICE_X30Y86         FDCE                                         r  RegisterFile/register[16].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[6].bit[31].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.244ns (19.420%)  route 1.014ns (80.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.014     1.259    RegisterFile/register[6].bit[31].dff/AR[0]
    SLICE_X31Y86         FDCE                                         f  RegisterFile/register[6].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[6].bit[31].dff/clk
    SLICE_X31Y86         FDCE                                         r  RegisterFile/register[6].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[23].bit[24].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.244ns (18.388%)  route 1.085ns (81.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.085     1.329    RegisterFile/register[23].bit[24].dff/AR[0]
    SLICE_X30Y87         FDCE                                         f  RegisterFile/register[23].bit[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.838     0.928    RegisterFile/register[23].bit[24].dff/clk
    SLICE_X30Y87         FDCE                                         r  RegisterFile/register[23].bit[24].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[7].bit[24].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.244ns (18.388%)  route 1.085ns (81.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.085     1.329    RegisterFile/register[7].bit[24].dff/AR[0]
    SLICE_X31Y87         FDCE                                         f  RegisterFile/register[7].bit[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.838     0.928    RegisterFile/register[7].bit[24].dff/clk
    SLICE_X31Y87         FDCE                                         r  RegisterFile/register[7].bit[24].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[7].bit[31].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.244ns (18.388%)  route 1.085ns (81.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.085     1.329    RegisterFile/register[7].bit[31].dff/AR[0]
    SLICE_X31Y87         FDCE                                         f  RegisterFile/register[7].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.838     0.928    RegisterFile/register[7].bit[31].dff/clk
    SLICE_X31Y87         FDCE                                         r  RegisterFile/register[7].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[23].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.244ns (18.004%)  route 1.113ns (81.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.113     1.358    RegisterFile/register[23].bit[13].dff/AR[0]
    SLICE_X33Y86         FDCE                                         f  RegisterFile/register[23].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[23].bit[13].dff/clk
    SLICE_X33Y86         FDCE                                         r  RegisterFile/register[23].bit[13].dff/q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          1559 Endpoints
Min Delay          1559 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[12].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[12].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[12].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[19].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[19].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[19].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[19].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[1].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[1].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[1].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[26].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[26].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[26].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[26].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[3].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[3].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[3].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[3].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[4].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[4].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[4].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[4].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[5].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[4].bit[5].dff/AR[0]
    SLICE_X43Y100        FDCE                                         f  RegisterFile/register[4].bit[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[4].bit[5].dff/clk
    SLICE_X43Y100        FDCE                                         r  RegisterFile/register[4].bit[5].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[7].bit[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[7].bit[12].dff/AR[0]
    SLICE_X42Y100        FDCE                                         f  RegisterFile/register[7].bit[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[7].bit[12].dff/clk
    SLICE_X42Y100        FDCE                                         r  RegisterFile/register[7].bit[12].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[7].bit[4].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.477ns (16.419%)  route 7.516ns (83.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.516     8.993    RegisterFile/register[7].bit[4].dff/AR[0]
    SLICE_X42Y100        FDCE                                         f  RegisterFile/register[7].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500     2.564    RegisterFile/register[7].bit[4].dff/clk
    SLICE_X42Y100        FDCE                                         r  RegisterFile/register[7].bit[4].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/dx_data_operandA/dffe_gen[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.838ns  (logic 1.477ns (16.707%)  route 7.362ns (83.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.306ns = ( 25.306 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        7.362     8.838    CPU/dx_data_operandA/dffe_gen[12].dff/reset_IBUF
    SLICE_X42Y101        FDCE                                         f  CPU/dx_data_operandA/dffe_gen[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.910    22.975    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.075 r  q_reg_i_6/O
                         net (fo=1, routed)           0.638    23.713    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.804 r  q_reg_i_2__93/O
                         net (fo=546, routed)         1.503    25.306    CPU/dx_data_operandA/dffe_gen[12].dff/clk0
    SLICE_X42Y101        FDCE                                         r  CPU/dx_data_operandA/dffe_gen[12].dff/q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[5].bit[24].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.244ns (22.212%)  route 0.856ns (77.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        0.856     1.101    RegisterFile/register[5].bit[24].dff/AR[0]
    SLICE_X29Y86         FDCE                                         f  RegisterFile/register[5].bit[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[5].bit[24].dff/clk
    SLICE_X29Y86         FDCE                                         r  RegisterFile/register[5].bit[24].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[6].bit[24].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.244ns (22.124%)  route 0.860ns (77.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        0.860     1.105    RegisterFile/register[6].bit[24].dff/AR[0]
    SLICE_X28Y86         FDCE                                         f  RegisterFile/register[6].bit[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[6].bit[24].dff/clk
    SLICE_X28Y86         FDCE                                         r  RegisterFile/register[6].bit[24].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[5].bit[31].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.244ns (20.924%)  route 0.924ns (79.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        0.924     1.168    RegisterFile/register[5].bit[31].dff/AR[0]
    SLICE_X31Y85         FDCE                                         f  RegisterFile/register[5].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[5].bit[31].dff/clk
    SLICE_X31Y85         FDCE                                         r  RegisterFile/register[5].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[16].bit[24].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.244ns (19.420%)  route 1.014ns (80.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.014     1.259    RegisterFile/register[16].bit[24].dff/AR[0]
    SLICE_X30Y86         FDCE                                         f  RegisterFile/register[16].bit[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[16].bit[24].dff/clk
    SLICE_X30Y86         FDCE                                         r  RegisterFile/register[16].bit[24].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[16].bit[31].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.244ns (19.420%)  route 1.014ns (80.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.014     1.259    RegisterFile/register[16].bit[31].dff/AR[0]
    SLICE_X30Y86         FDCE                                         f  RegisterFile/register[16].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[16].bit[31].dff/clk
    SLICE_X30Y86         FDCE                                         r  RegisterFile/register[16].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[6].bit[31].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.244ns (19.420%)  route 1.014ns (80.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.014     1.259    RegisterFile/register[6].bit[31].dff/AR[0]
    SLICE_X31Y86         FDCE                                         f  RegisterFile/register[6].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[6].bit[31].dff/clk
    SLICE_X31Y86         FDCE                                         r  RegisterFile/register[6].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[23].bit[24].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.244ns (18.388%)  route 1.085ns (81.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.085     1.329    RegisterFile/register[23].bit[24].dff/AR[0]
    SLICE_X30Y87         FDCE                                         f  RegisterFile/register[23].bit[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.838     0.928    RegisterFile/register[23].bit[24].dff/clk
    SLICE_X30Y87         FDCE                                         r  RegisterFile/register[23].bit[24].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[7].bit[24].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.244ns (18.388%)  route 1.085ns (81.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.085     1.329    RegisterFile/register[7].bit[24].dff/AR[0]
    SLICE_X31Y87         FDCE                                         f  RegisterFile/register[7].bit[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.838     0.928    RegisterFile/register[7].bit[24].dff/clk
    SLICE_X31Y87         FDCE                                         r  RegisterFile/register[7].bit[24].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[7].bit[31].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.244ns (18.388%)  route 1.085ns (81.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.085     1.329    RegisterFile/register[7].bit[31].dff/AR[0]
    SLICE_X31Y87         FDCE                                         f  RegisterFile/register[7].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.838     0.928    RegisterFile/register[7].bit[31].dff/clk
    SLICE_X31Y87         FDCE                                         r  RegisterFile/register[7].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[23].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.244ns (18.004%)  route 1.113ns (81.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1527, routed)        1.113     1.358    RegisterFile/register[23].bit[13].dff/AR[0]
    SLICE_X33Y86         FDCE                                         f  RegisterFile/register[23].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.837     0.927    RegisterFile/register[23].bit[13].dff/clk
    SLICE_X33Y86         FDCE                                         r  RegisterFile/register[23].bit[13].dff/q_reg/C





