# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Testes1308.ip_user_files/bd/design_TestePrecision/ipshared/ce9f/CMFtesteprecision/solution1/syn/vhdl/CMFtestePrecision.vhd" \
"../../../../Testes1308.ip_user_files/bd/design_TestePrecision/ip/design_TestePrecision_CMFtestePrecision_0_0/sim/design_TestePrecision_CMFtestePrecision_0_0.vhd" \

# Do not sort compile order
nosort
