// NOTE: Assertions have been autogenerated by utils/update_mlir_test_checks.py
// RUN: circt-opt -lower-std-to-handshake %s | FileCheck %s
func @load_store(memref<4xi32>, index) {
// CHECK-LABEL: handshake.func @load_store(
// CHECK-SAME:  %arg0: memref<4xi32>, %arg1: index, %arg2: none, ...) -> none {
// CHECK:   %[[LDDATA_STNONE_LDNONE:.+]]:3 = "handshake.memory"(%[[STDATA_STIDX0:.+]]#0, %[[STDATA_STIDX0:.+]]#1, %[[LDIDX0:.+]]) {id = 0 : i32, ld_count = 1 : i32, lsq = false, st_count = 1 : i32, type = memref<4xi32>} : (i32, index, index) -> (i32, none, none)
// CHECK:   %[[STNONE_STNONE:.+]]:2 = "handshake.fork"(%[[LDDATA_STNONE_LDNONE:.+]]#1) {control = true} : (none) -> (none, none)

// The handling of input memref is a known issue.
// CHECK:   %2 = "handshake.merge"(%arg0) : (memref<4xi32>) -> memref<4xi32>
// CHECK:   "handshake.sink"(%2) : (memref<4xi32>) -> ()

// Fork index0 and index1 to load and store operation.
// CHECK:   %[[IDX0:.+]] = "handshake.merge"(%arg1) : (index) -> index
// CHECK:   %[[IDX0_IDX0:.+]]:2 = "handshake.fork"(%[[IDX0:.+]]) {control = false} : (index) -> (index, index)

// Fork input control signal.
// CHECK:   %[[CTRL_CTRL_CTRL:.+]]:3 = "handshake.fork"(%arg2) {control = true} : (none) -> (none, none, none)
// CHECK:   %[[CTRL_CTRL:.+]]:2 = "handshake.fork"(%[[CTRL_CTRL_CTRL:.+]]#2) {control = true} : (none) -> (none, none)

// This indicates the completion of all operations.
// CHECK:   %[[STLDNONE_AND_CTRL:.+]] = "handshake.join"(%[[CTRL_CTRL:.+]]#1, %[[STNONE_STNONE:.+]]#1, %[[LDDATA_STNONE_LDNONE:.+]]#2) {control = true} : (none, none, none) -> none

// Store operation logic.
// CHECK:   %[[C1_I32:.+]] = "handshake.constant"(%[[CTRL_CTRL:.+]]#0) {value = 11 : i32} : (none) -> i32
// CHECK:   %[[STDATA_STIDX0:.+]]:2 = "handshake.store"(%[[C1_I32:.+]], %[[IDX0_IDX0:.+]]#1, %[[CTRL_CTRL_CTRL:.+]]#1) : (i32, index, none) -> (i32, index)

// This indicates the completion of store operation.
// CHECK:   %[[STNONE_AND_CTRL:.+]] = "handshake.join"(%[[CTRL_CTRL_CTRL:.+]]#0, %[[STNONE_STNONE:.+]]#0) {control = true} : (none, none) -> none

// Load operation logic.
// CHECK:   %[[LDDATA:.+]], %[[LDIDX0:.+]] = "handshake.load"(%[[IDX0_IDX0:.+]]#0, %[[LDDATA_STNONE_LDNONE:.+]]#0, %[[STNONE_AND_CTRL:.+]]) : (index, i32, none) -> (i32, index)

// Result of load operation is sinked.
// CHECK:   "handshake.sink"(%[[LDDATA:.+]]) : (i32) -> ()
// CHECK:   handshake.return %[[STLDNONE_AND_CTRL:.+]] : none
// CHECK: }

^bb0(%0: memref<4xi32>, %1: index):
  %c1 = arith.constant 11 : i32
  memref.store %c1, %0[%1] : memref<4xi32>
  %3 = memref.load %0[%1] : memref<4xi32>
  return
}
