{:input (genetic.representation/genetic-representation "../mediumcorpus/59101.B66BCA9.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_15, wire1_18, wire2_21, wire3_24, wire4_27, wire5_14, wire6_17, wire7_20, wire8_23, wire9_26);\n  wire \\:missing_edge ;\n  input wire0_15;\n  wire wire0_15;\n  wire wire10;\n  wire wire11;\n  wire wire12;\n  wire wire13_14;\n  wire wire13_15;\n  wire wire16_17;\n  wire wire16_18;\n  wire wire19_20;\n  wire wire19_21;\n  input wire1_18;\n  wire wire1_18;\n  wire wire22_23;\n  wire wire22_24;\n  wire wire25_26;\n  wire wire25_27;\n  input wire2_21;\n  wire wire2_21;\n  input wire3_24;\n  wire wire3_24;\n  input wire4_27;\n  wire wire4_27;\n  output wire5_14;\n  wire wire5_14;\n  output wire6_17;\n  wire wire6_17;\n  output wire7_20;\n  wire wire7_20;\n  output wire8_23;\n  wire wire8_23;\n  output wire9_26;\n  wire wire9_26;\n  assign wire10 = 1'h0;\n  assign wire11 = 1'h1;\n  assign wire12 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire25_27 = wire4_27;\n  assign wire9_26 = wire25_26;\n  assign wire25_26 = wire25_27;\n  assign wire22_24 = wire3_24;\n  assign wire8_23 = wire22_23;\n  assign wire22_23 = wire22_24;\n  assign wire19_21 = wire2_21;\n  assign wire7_20 = wire19_20;\n  assign wire19_20 = wire19_21;\n  assign wire16_18 = wire1_18;\n  assign wire6_17 = wire16_17;\n  assign wire16_17 = wire16_18;\n  assign wire13_15 = wire0_15;\n  assign wire5_14 = wire13_14;\n  assign wire13_14 = wire13_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:3.1-57.10\" *)\nmodule postsynth(wire0_15, wire1_18, wire2_21, wire3_24, wire4_27, wire5_14, wire6_17, wire7_20, wire8_23, wire9_26);\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:5.9-5.17\" *)\n  input wire0_15;\n  wire wire0_15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:7.8-7.14\" *)\n  wire wire10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:8.8-8.14\" *)\n  wire wire11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:9.8-9.14\" *)\n  wire wire12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:10.8-10.17\" *)\n  wire wire13_14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:11.8-11.17\" *)\n  wire wire13_15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:12.8-12.17\" *)\n  wire wire16_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:13.8-13.17\" *)\n  wire wire16_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:14.8-14.17\" *)\n  wire wire19_20;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:15.8-15.17\" *)\n  wire wire19_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:16.9-16.17\" *)\n  input wire1_18;\n  wire wire1_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:18.8-18.17\" *)\n  wire wire22_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:19.8-19.17\" *)\n  wire wire22_24;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:20.8-20.17\" *)\n  wire wire25_26;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:21.8-21.17\" *)\n  wire wire25_27;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:22.9-22.17\" *)\n  input wire2_21;\n  wire wire2_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:24.9-24.17\" *)\n  input wire3_24;\n  wire wire3_24;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:26.9-26.17\" *)\n  input wire4_27;\n  wire wire4_27;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:28.10-28.18\" *)\n  output wire5_14;\n  wire wire5_14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:30.10-30.18\" *)\n  output wire6_17;\n  wire wire6_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:32.10-32.18\" *)\n  output wire7_20;\n  wire wire7_20;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:34.10-34.18\" *)\n  output wire8_23;\n  wire wire8_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/E5DAF457.v:36.10-36.18\" *)\n  output wire9_26;\n  wire wire9_26;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10 = 1'h0;\n  assign wire11 = 1'h1;\n  assign wire12 = 1'h0;\n  assign wire13_14 = wire0_15;\n  assign wire13_15 = wire0_15;\n  assign wire16_17 = wire1_18;\n  assign wire16_18 = wire1_18;\n  assign wire19_20 = wire2_21;\n  assign wire19_21 = wire2_21;\n  assign wire22_23 = wire3_24;\n  assign wire22_24 = wire3_24;\n  assign wire25_26 = wire4_27;\n  assign wire25_27 = wire4_27;\n  assign wire5_14 = wire0_15;\n  assign wire6_17 = wire1_18;\n  assign wire7_20 = wire2_21;\n  assign wire8_23 = wire3_24;\n  assign wire9_26 = wire4_27;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}