$date
	Tue Dec 31 03:47:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module System $end
$scope module SevenSegmentDecoderInst $end
$var wire 4 ! DataIn [3:0] $end
$var wire 8 " Segments [7:0] $end
$upscope $end
$upscope $end
$scope module System $end
$scope module MultiplexerInst $end
$var wire 4 # In0 [3:0] $end
$var wire 4 $ In1 [3:0] $end
$var wire 1 % Selector $end
$var wire 4 & DataOut [3:0] $end
$upscope $end
$upscope $end
$scope module System $end
$var wire 4 ' AN [3:0] $end
$var wire 1 ( Clk $end
$var wire 1 ) Reset $end
$var wire 8 * SW [7:0] $end
$var wire 8 + Segments [7:0] $end
$scope module ControllerInst $end
$var wire 4 , AN [3:0] $end
$var wire 1 - Clk $end
$var wire 1 . Reset $end
$var wire 1 / Selector $end
$var reg 4 0 an [3:0] $end
$var reg 18 1 counter [17:0] $end
$var reg 1 2 selector $end
$upscope $end
$scope module MultiplexerInst $end
$upscope $end
$scope module SevenSegmentDecoderInst $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
bx 1
bx 0
x/
z.
z-
bx ,
bz +
b0 *
1)
1(
bz '
bz &
z%
bz $
bz #
bz "
bz !
$end
#500
0(
#1000
1(
0)
#1500
0(
#2001
