#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x10fe105d0 .scope module, "countSim" "countSim" 2 1;
 .timescale 0 0;
v0x10fe247d0_0 .var "a", 0 0;
v0x10fe24860_0 .net "b", 0 0, L_0x10fe25620;  1 drivers
v0x10fe248f0_0 .net "ck", 0 0, v0x10fe103d0_0;  1 drivers
S_0x10fe0ebd0 .scope module, "clk1" "clk" 2 5, 3 1 0, S_0x10fe105d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ck";
v0x10fe103d0_0 .var "ck", 0 0;
S_0x10fe22f90 .scope module, "dut" "count" 2 6, 4 1 0, S_0x10fe105d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "ck";
    .port_info 2 /OUTPUT 1 "b";
L_0x10fe24a20 .functor NOT 1, v0x10fe247d0_0, C4<0>, C4<0>, C4<0>;
L_0x10fe24ab0 .functor NOT 1, v0x10fe23500_0, C4<0>, C4<0>, C4<0>;
L_0x10fe24b60 .functor NOT 1, v0x10fe23960_0, C4<0>, C4<0>, C4<0>;
L_0x10fe24c10 .functor AND 1, v0x10fe23500_0, L_0x10fe24b60, C4<1>, C4<1>;
L_0x10fe24d00 .functor AND 1, L_0x10fe24a20, v0x10fe23500_0, C4<1>, C4<1>;
L_0x10fe24e80 .functor AND 1, v0x10fe247d0_0, L_0x10fe24ab0, C4<1>, C4<1>;
L_0x10fe24ef0 .functor AND 1, L_0x10fe24e80, v0x10fe23960_0, C4<1>, C4<1>;
L_0x10fe25000 .functor OR 1, L_0x10fe24c10, L_0x10fe24d00, C4<0>, C4<0>;
L_0x10fe25110 .functor OR 1, L_0x10fe25000, L_0x10fe24ef0, C4<0>, C4<0>;
L_0x10fe25290 .functor AND 1, L_0x10fe24a20, v0x10fe23960_0, C4<1>, C4<1>;
L_0x10fe25380 .functor AND 1, v0x10fe247d0_0, L_0x10fe24b60, C4<1>, C4<1>;
L_0x10fe254d0 .functor OR 1, L_0x10fe25290, L_0x10fe25380, C4<0>, C4<0>;
L_0x10fe25540 .functor AND 1, v0x10fe247d0_0, v0x10fe23500_0, C4<1>, C4<1>;
L_0x10fe25620 .functor AND 1, L_0x10fe25540, v0x10fe23960_0, C4<1>, C4<1>;
v0x10fe23b10_0 .net *"_ivl_10", 0 0, L_0x10fe24e80;  1 drivers
v0x10fe23bd0_0 .net *"_ivl_14", 0 0, L_0x10fe25000;  1 drivers
v0x10fe23c70_0 .net *"_ivl_24", 0 0, L_0x10fe25540;  1 drivers
v0x10fe23d20_0 .net "a", 0 0, v0x10fe247d0_0;  1 drivers
v0x10fe23dc0_0 .net "b", 0 0, L_0x10fe25620;  alias, 1 drivers
v0x10fe23ea0_0 .net "ck", 0 0, v0x10fe103d0_0;  alias, 1 drivers
v0x10fe23f30_0 .net "d1", 0 0, L_0x10fe25110;  1 drivers
v0x10fe23fc0_0 .net "d2", 0 0, L_0x10fe24ef0;  1 drivers
v0x10fe24050_0 .net "d3", 0 0, L_0x10fe24d00;  1 drivers
v0x10fe24170_0 .net "d4", 0 0, L_0x10fe24c10;  1 drivers
v0x10fe24210_0 .net "e1", 0 0, L_0x10fe254d0;  1 drivers
v0x10fe242c0_0 .net "e2", 0 0, L_0x10fe25380;  1 drivers
v0x10fe24350_0 .net "e3", 0 0, L_0x10fe25290;  1 drivers
v0x10fe243e0_0 .net "na", 0 0, L_0x10fe24a20;  1 drivers
v0x10fe24470_0 .net "ns1", 0 0, L_0x10fe24ab0;  1 drivers
v0x10fe24500_0 .net "ns2", 0 0, L_0x10fe24b60;  1 drivers
v0x10fe24590_0 .net "s1", 0 0, v0x10fe23500_0;  1 drivers
v0x10fe24740_0 .net "s2", 0 0, v0x10fe23960_0;  1 drivers
S_0x10fe231c0 .scope module, "f1" "dffn" 4 10, 5 1 0, S_0x10fe22f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ck";
v0x10fe23450_0 .net "D", 0 0, L_0x10fe25110;  alias, 1 drivers
v0x10fe23500_0 .var "Q", 0 0;
v0x10fe235a0_0 .net "ck", 0 0, v0x10fe103d0_0;  alias, 1 drivers
E_0x10fe233f0 .event negedge, v0x10fe103d0_0;
S_0x10fe236a0 .scope module, "f2" "dffn" 4 11, 5 1 0, S_0x10fe22f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ck";
v0x10fe238c0_0 .net "D", 0 0, L_0x10fe254d0;  alias, 1 drivers
v0x10fe23960_0 .var "Q", 0 0;
v0x10fe23a00_0 .net "ck", 0 0, v0x10fe103d0_0;  alias, 1 drivers
    .scope S_0x10fe0ebd0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fe103d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x10fe0ebd0;
T_1 ;
    %delay 50, 0;
    %load/vec4 v0x10fe103d0_0;
    %inv;
    %store/vec4 v0x10fe103d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x10fe231c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fe23500_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x10fe231c0;
T_3 ;
    %wait E_0x10fe233f0;
    %load/vec4 v0x10fe23450_0;
    %store/vec4 v0x10fe23500_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x10fe236a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fe23960_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x10fe236a0;
T_5 ;
    %wait E_0x10fe233f0;
    %load/vec4 v0x10fe238c0_0;
    %store/vec4 v0x10fe23960_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x10fe105d0;
T_6 ;
    %vpi_call 2 10 "$dumpfile", "countSim.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x10fe105d0 {0 0 0};
    %vpi_call 2 12 "$monitor", "%b  %b %b  %b  %b", v0x10fe247d0_0, v0x10fe248f0_0, v0x10fe24860_0, v0x10fe24590_0, v0x10fe24740_0, $stime {0 0 0};
    %vpi_call 2 13 "$display", "a ck b s1 s2       time" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fe247d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10fe247d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fe247d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10fe247d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fe247d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10fe247d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fe247d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10fe247d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fe247d0_0, 0, 1;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "countSim.v";
    "clk.v";
    "count.v";
    "dffn.v";
