Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: pong.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : pong
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student1/a595khan/Documents/coe758/pong/pong.vhd" in Library work.
Architecture behavioral of Entity pong is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pong> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pong> in library <work> (Architecture <behavioral>).
Entity <pong> analyzed. Unit <pong> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pong>.
    Related source file is "/home/student1/a595khan/Documents/coe758/pong/pong.vhd".
WARNING:Xst:653 - Signal <vbar4_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000111001011.
WARNING:Xst:653 - Signal <vbar4_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100100001.
WARNING:Xst:653 - Signal <vbar4_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001100110.
WARNING:Xst:653 - Signal <vbar4_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001011100.
WARNING:Xst:653 - Signal <vbar3_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000010111101.
WARNING:Xst:653 - Signal <vbar3_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000010011.
WARNING:Xst:653 - Signal <vbar3_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001100110.
WARNING:Xst:653 - Signal <vbar3_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001011100.
WARNING:Xst:653 - Signal <vbar2_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000111001011.
WARNING:Xst:653 - Signal <vbar2_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100100001.
WARNING:Xst:653 - Signal <vbar2_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000100010.
WARNING:Xst:653 - Signal <vbar2_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000011000.
WARNING:Xst:653 - Signal <vbar1_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000010111101.
WARNING:Xst:653 - Signal <vbar1_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000010011.
WARNING:Xst:653 - Signal <vbar1_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000100010.
WARNING:Xst:653 - Signal <vbar1_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000011000.
WARNING:Xst:653 - Signal <ppaddle_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001010010.
WARNING:Xst:653 - Signal <ppaddle_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001001000.
WARNING:Xst:653 - Signal <midline_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000101000001.
WARNING:Xst:653 - Signal <midline_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100111110.
WARNING:Xst:653 - Signal <m8_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000111000110.
WARNING:Xst:653 - Signal <m8_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000110011001.
WARNING:Xst:653 - Signal <m7_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000110001111.
WARNING:Xst:653 - Signal <m7_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000101100010.
WARNING:Xst:653 - Signal <m6_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000101011000.
WARNING:Xst:653 - Signal <m6_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100101011.
WARNING:Xst:653 - Signal <m5_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100100001.
WARNING:Xst:653 - Signal <m5_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000011110100.
WARNING:Xst:653 - Signal <m4_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000011101010.
WARNING:Xst:653 - Signal <m4_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000010111101.
WARNING:Xst:653 - Signal <m3_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000010110011.
WARNING:Xst:653 - Signal <m3_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000010000110.
WARNING:Xst:653 - Signal <m2_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001111100.
WARNING:Xst:653 - Signal <m2_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001001111.
WARNING:Xst:653 - Signal <m1_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001000101.
WARNING:Xst:653 - Signal <m1_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000011000.
WARNING:Xst:653 - Signal <hbar2_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000111010101.
WARNING:Xst:653 - Signal <hbar2_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000111001011.
WARNING:Xst:653 - Signal <hbar2_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001100110.
WARNING:Xst:653 - Signal <hbar2_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000011000.
WARNING:Xst:653 - Signal <hbar1_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000010011.
WARNING:Xst:653 - Signal <hbar1_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001001.
WARNING:Xst:653 - Signal <hbar1_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001100110.
WARNING:Xst:653 - Signal <hbar1_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000011000.
WARNING:Xst:653 - Signal <bpaddle_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000110110.
WARNING:Xst:653 - Signal <bpaddle_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000101100.
WARNING:Xst:653 - Signal <box2_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100100001.
WARNING:Xst:653 - Signal <box2_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000010111101.
WARNING:Xst:1780 - Signal <box2_x2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <box2_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001011100.
WARNING:Xst:653 - Signal <box1_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100100001.
WARNING:Xst:653 - Signal <box1_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000010111101.
WARNING:Xst:653 - Signal <box1_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000100010.
WARNING:Xst:1780 - Signal <box1_x1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <Rout>.
    Found 8-bit register for signal <Gout>.
    Found 8-bit register for signal <Bout>.
    Found 1-bit register for signal <h_sync>.
    Found 1-bit register for signal <v_sync>.
    Found 1-bit register for signal <clk_25>.
    Found 1-bit register for signal <ball_dirx>.
    Found 9-bit comparator greatequal for signal <ball_dirx$cmp_ge0000> created at line 248.
    Found 32-bit comparator greatequal for signal <ball_dirx$cmp_ge0001> created at line 249.
    Found 9-bit comparator greatequal for signal <ball_dirx$cmp_ge0002> created at line 249.
    Found 32-bit comparator greatequal for signal <ball_dirx$cmp_ge0003> created at line 243.
    Found 32-bit comparator greatequal for signal <ball_dirx$cmp_ge0004> created at line 243.
    Found 32-bit comparator greatequal for signal <ball_dirx$cmp_ge0005> created at line 241.
    Found 32-bit comparator lessequal for signal <ball_dirx$cmp_le0000> created at line 248.
    Found 9-bit comparator lessequal for signal <ball_dirx$cmp_le0001> created at line 248.
    Found 9-bit comparator lessequal for signal <ball_dirx$cmp_le0002> created at line 249.
    Found 32-bit comparator lessequal for signal <ball_dirx$cmp_le0003> created at line 243.
    Found 32-bit comparator lessequal for signal <ball_dirx$cmp_le0004> created at line 241.
    Found 32-bit comparator lessequal for signal <ball_dirx$cmp_le0005> created at line 241.
    Found 32-bit comparator lessequal for signal <ball_dirx$cmp_le0006> created at line 241.
    Found 32-bit comparator lessequal for signal <ball_dirx$cmp_le0007> created at line 241.
    Found 1-bit register for signal <ball_diry>.
    Found 32-bit comparator greatequal for signal <ball_diry$cmp_ge0000> created at line 253.
    Found 32-bit comparator lessequal for signal <ball_diry$cmp_le0000> created at line 254.
    Found 10-bit register for signal <ball_x1>.
    Found 10-bit addsub for signal <ball_x1$addsub0000>.
    Found 10-bit register for signal <ball_x2>.
    Found 10-bit addsub for signal <ball_x2$addsub0000>.
    Found 9-bit register for signal <ball_y1>.
    Found 9-bit addsub for signal <ball_y1$addsub0000>.
    Found 9-bit register for signal <ball_y2>.
    Found 9-bit addsub for signal <ball_y2$addsub0000>.
    Found 32-bit comparator greatequal for signal <Bout$cmp_ge0000> created at line 305.
    Found 32-bit comparator greatequal for signal <Bout$cmp_ge0001> created at line 309.
    Found 32-bit comparator lessequal for signal <Bout$cmp_le0000> created at line 305.
    Found 32-bit comparator lessequal for signal <Bout$cmp_le0001> created at line 309.
    Found 9-bit register for signal <bpaddle_y1>.
    Found 32-bit comparator greater for signal <bpaddle_y1$cmp_gt0000> created at line 214.
    Found 32-bit comparator lessequal for signal <bpaddle_y1$cmp_le0000> created at line 214.
    Found 32-bit comparator lessequal for signal <bpaddle_y1$cmp_le0001> created at line 214.
    Found 32-bit comparator less for signal <bpaddle_y1$cmp_lt0000> created at line 208.
    Found 9-bit addsub for signal <bpaddle_y1$mux0000>.
    Found 9-bit register for signal <bpaddle_y2>.
    Found 9-bit addsub for signal <bpaddle_y2$mux0000>.
    Found 1-bit register for signal <clk25>.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0000> created at line 322.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0001> created at line 325.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0002> created at line 325.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0003> created at line 325.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0004> created at line 325.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0005> created at line 325.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0006> created at line 325.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0007> created at line 325.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0008> created at line 325.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0000> created at line 322.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0001> created at line 325.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0002> created at line 325.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0003> created at line 325.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0004> created at line 325.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0005> created at line 325.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0006> created at line 325.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0007> created at line 325.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0008> created at line 325.
    Found 10-bit comparator greater for signal <h_sync$cmp_gt0000> created at line 266.
    Found 10-bit comparator less for signal <h_sync$cmp_lt0000> created at line 266.
    Found 10-bit up counter for signal <hcount>.
    Found 10-bit comparator greatequal for signal <hcount$cmp_ge0000> created at line 159.
    Found 1-bit register for signal <new_frame>.
    Found 10-bit comparator less for signal <new_frame$cmp_lt0000> created at line 159.
    Found 10-bit comparator less for signal <new_frame$cmp_lt0001> created at line 161.
    Found 9-bit register for signal <ppaddle_y1>.
    Found 32-bit comparator greater for signal <ppaddle_y1$cmp_gt0000> created at line 227.
    Found 32-bit comparator lessequal for signal <ppaddle_y1$cmp_le0000> created at line 227.
    Found 32-bit comparator lessequal for signal <ppaddle_y1$cmp_le0001> created at line 227.
    Found 32-bit comparator less for signal <ppaddle_y1$cmp_lt0000> created at line 221.
    Found 9-bit addsub for signal <ppaddle_y1$mux0000>.
    Found 9-bit register for signal <ppaddle_y2>.
    Found 9-bit addsub for signal <ppaddle_y2$mux0000>.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0000> created at line 282.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0001> created at line 282.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0002> created at line 285.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0003> created at line 289.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0004> created at line 293.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0005> created at line 297.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0006> created at line 305.
    Found 10-bit comparator greatequal for signal <Rout$cmp_ge0007> created at line 305.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0008> created at line 309.
    Found 10-bit comparator greatequal for signal <Rout$cmp_ge0009> created at line 309.
    Found 10-bit comparator greatequal for signal <Rout$cmp_ge0010> created at line 313.
    Found 10-bit comparator greatequal for signal <Rout$cmp_ge0011> created at line 313.
    Found 10-bit comparator lessequal for signal <Rout$cmp_le0000> created at line 278.
    Found 10-bit comparator lessequal for signal <Rout$cmp_le0001> created at line 278.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0002> created at line 282.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0003> created at line 282.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0004> created at line 285.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0005> created at line 289.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0006> created at line 289.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0007> created at line 293.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0008> created at line 305.
    Found 10-bit comparator lessequal for signal <Rout$cmp_le0009> created at line 305.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0010> created at line 309.
    Found 10-bit comparator lessequal for signal <Rout$cmp_le0011> created at line 309.
    Found 10-bit comparator lessequal for signal <Rout$cmp_le0012> created at line 313.
    Found 10-bit comparator lessequal for signal <Rout$cmp_le0013> created at line 313.
    Found 1-bit register for signal <score>.
    Found 32-bit comparator greatequal for signal <score$cmp_ge0000> created at line 178.
    Found 32-bit comparator greatequal for signal <score$cmp_ge0001> created at line 178.
    Found 32-bit comparator greatequal for signal <score$cmp_ge0002> created at line 178.
    Found 32-bit comparator greater for signal <score$cmp_gt0000> created at line 178.
    Found 32-bit comparator greater for signal <score$cmp_gt0001> created at line 178.
    Found 32-bit comparator lessequal for signal <score$cmp_le0000> created at line 178.
    Found 32-bit comparator lessequal for signal <score$cmp_le0001> created at line 178.
    Found 32-bit comparator lessequal for signal <score$cmp_le0002> created at line 178.
    Found 6-bit comparator less for signal <score$cmp_lt0000> created at line 186.
    Found 32-bit comparator less for signal <score$cmp_lt0001> created at line 178.
    Found 32-bit comparator less for signal <score$cmp_lt0002> created at line 178.
    Found 6-bit up counter for signal <score_timer>.
    Found 6-bit comparator greatequal for signal <score_timer$cmp_ge0000> created at line 186.
    Found 32-bit comparator greatequal for signal <score_timer$cmp_ge0001> created at line 178.
    Found 32-bit comparator greatequal for signal <score_timer$cmp_ge0002> created at line 178.
    Found 32-bit comparator lessequal for signal <score_timer$cmp_le0000> created at line 178.
    Found 32-bit comparator lessequal for signal <score_timer$cmp_le0001> created at line 178.
    Found 10-bit comparator greater for signal <v_sync$cmp_gt0000> created at line 271.
    Found 10-bit comparator less for signal <v_sync$cmp_lt0000> created at line 271.
    Found 10-bit up counter for signal <vcount>.
    Found 10-bit comparator greatequal for signal <vcount$cmp_ge0000> created at line 161.
    Summary:
	inferred   3 Counter(s).
	inferred 106 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred  96 Comparator(s).
Unit <pong> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit addsub                                         : 2
 9-bit addsub                                          : 6
# Counters                                             : 3
 10-bit up counter                                     : 2
 6-bit up counter                                      : 1
# Registers                                            : 19
 1-bit register                                        : 8
 10-bit register                                       : 2
 8-bit register                                        : 3
 9-bit register                                        : 6
# Comparators                                          : 96
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 6
 32-bit comparator greatequal                          : 29
 32-bit comparator greater                             : 4
 32-bit comparator less                                : 4
 32-bit comparator lessequal                           : 35
 6-bit comparator greatequal                           : 1
 6-bit comparator less                                 : 1
 9-bit comparator greatequal                           : 2
 9-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pong>.
The following registers are absorbed into accumulator <ppaddle_y1>: 1 register on signal <ppaddle_y1>.
The following registers are absorbed into accumulator <ppaddle_y2>: 1 register on signal <ppaddle_y2>.
The following registers are absorbed into accumulator <bpaddle_y1>: 1 register on signal <bpaddle_y1>.
The following registers are absorbed into accumulator <bpaddle_y2>: 1 register on signal <bpaddle_y2>.
Unit <pong> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit addsub                                         : 2
 9-bit addsub                                          : 2
# Counters                                             : 3
 10-bit up counter                                     : 2
 6-bit up counter                                      : 1
# Accumulators                                         : 4
 9-bit updown accumulator                              : 4
# Registers                                            : 70
 Flip-Flops                                            : 70
# Comparators                                          : 96
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 6
 32-bit comparator greatequal                          : 29
 32-bit comparator greater                             : 4
 32-bit comparator less                                : 4
 32-bit comparator lessequal                           : 35
 6-bit comparator greatequal                           : 1
 6-bit comparator less                                 : 1
 9-bit comparator greatequal                           : 2
 9-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Rout_0> in Unit <pong> is equivalent to the following 7 FFs/Latches, which will be removed : <Rout_1> <Rout_2> <Rout_3> <Rout_4> <Rout_5> <Rout_6> <Rout_7> 
INFO:Xst:2261 - The FF/Latch <Bout_0> in Unit <pong> is equivalent to the following 7 FFs/Latches, which will be removed : <Bout_1> <Bout_2> <Bout_3> <Bout_4> <Bout_5> <Bout_6> <Bout_7> 
INFO:Xst:2261 - The FF/Latch <Gout_0> in Unit <pong> is equivalent to the following 7 FFs/Latches, which will be removed : <Gout_1> <Gout_2> <Gout_3> <Gout_4> <Gout_5> <Gout_6> <Gout_7> 

Optimizing unit <pong> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong, actual ratio is 5.
FlipFlop vcount_1 has been replicated 1 time(s)
FlipFlop vcount_2 has been replicated 1 time(s)
FlipFlop vcount_3 has been replicated 1 time(s)
FlipFlop vcount_4 has been replicated 1 time(s)
FlipFlop vcount_5 has been replicated 1 time(s)
FlipFlop vcount_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 117
 Flip-Flops                                            : 117

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong.ngr
Top Level Output File Name         : pong
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 751
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 18
#      LUT2                        : 162
#      LUT2_D                      : 7
#      LUT2_L                      : 9
#      LUT3                        : 59
#      LUT3_L                      : 8
#      LUT4                        : 139
#      LUT4_D                      : 14
#      LUT4_L                      : 29
#      MUXCY                       : 200
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 94
# FlipFlops/Latches                : 117
#      FD                          : 1
#      FDE                         : 75
#      FDR                         : 14
#      FDRE                        : 22
#      FDRS                        : 3
#      FDRSE                       : 1
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 4
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      241  out of   4656     5%  
 Number of Slice Flip Flops:            117  out of   9312     1%  
 Number of 4 input LUTs:                454  out of   9312     4%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk251                             | BUFG                   | 115   |
clk_50                             | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.160ns (Maximum Frequency: 122.545MHz)
   Minimum input arrival time before clock: 4.590ns
   Maximum output required time after clock: 4.326ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk251'
  Clock period: 8.160ns (frequency: 122.545MHz)
  Total number of paths / destination ports: 7451 / 253
-------------------------------------------------------------------------
Delay:               8.160ns (Levels of Logic = 5)
  Source:            hcount_3 (FF)
  Destination:       vcount_0 (FF)
  Source Clock:      clk251 rising
  Destination Clock: clk251 rising

  Data Path: hcount_3 to vcount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.514   0.988  hcount_3 (hcount_3)
     LUT2_L:I0->LO         1   0.612   0.103  hcount_cmp_ge000031 (N92)
     LUT4:I3->O            1   0.612   0.387  hcount_cmp_ge000026 (hcount_cmp_ge000026)
     LUT3:I2->O            1   0.612   0.360  hcount_cmp_ge0000215_SW0 (N120)
     LUT4:I3->O           28   0.612   1.075  hcount_cmp_ge0000215 (hcount_cmp_ge0000)
     LUT4:I3->O           16   0.612   0.879  vcount_and0000 (vcount_and0000)
     FDRE:R                    0.795          vcount_0
    ----------------------------------------
    Total                      8.160ns (4.369ns logic, 3.791ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50'
  Clock period: 1.760ns (frequency: 568.069MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.760ns (Levels of Logic = 0)
  Source:            clk25 (FF)
  Destination:       clk25 (FF)
  Source Clock:      clk_50 rising
  Destination Clock: clk_50 rising

  Data Path: clk25 to clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  clk25 (clk251)
     FDR:R                     0.795          clk25
    ----------------------------------------
    Total                      1.760ns (1.309ns logic, 0.451ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk251'
  Total number of paths / destination ports: 288 / 72
-------------------------------------------------------------------------
Offset:              4.590ns (Levels of Logic = 3)
  Source:            sw3 (PAD)
  Destination:       ppaddle_y2_0 (FF)
  Destination Clock: clk251 rising

  Data Path: sw3 to ppaddle_y2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  sw3_IBUF (sw3_IBUF)
     LUT4:I0->O            1   0.612   0.360  ppaddle_y1_not000145_SW0 (N102)
     LUT4:I3->O           18   0.612   0.908  ppaddle_y1_not000145 (ppaddle_y1_not0001)
     FDE:CE                    0.483          ppaddle_y2_0
    ----------------------------------------
    Total                      4.590ns (2.813ns logic, 1.777ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk251'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              4.326ns (Levels of Logic = 1)
  Source:            Bout_0 (FF)
  Destination:       Bout<7> (PAD)
  Source Clock:      clk251 rising

  Data Path: Bout_0 to Bout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             8   0.514   0.643  Bout_0 (Bout_0)
     OBUF:I->O                 3.169          Bout_7_OBUF (Bout<7>)
    ----------------------------------------
    Total                      4.326ns (3.683ns logic, 0.643ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            clk_25 (FF)
  Destination:       clk_25 (PAD)
  Source Clock:      clk_50 rising

  Data Path: clk_25 to clk_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  clk_25 (clk_25_OBUF)
     OBUF:I->O                 3.169          clk_25_OBUF (clk_25)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.23 secs
 
--> 


Total memory usage is 650752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   54 (   0 filtered)
Number of infos    :    4 (   0 filtered)

