// Seed: 2834818806
module module_0 (
    input  wor   id_0,
    output wor   id_1,
    output tri   id_2,
    input  uwire id_3,
    input  wire  id_4,
    output tri   id_5
    , id_10, id_11,
    output tri   id_6,
    input  uwire id_7,
    input  tri0  id_8
);
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd39
) (
    input uwire id_0,
    input supply0 id_1,
    output wire id_2,
    input tri0 id_3,
    input tri1 id_4
    , _id_11,
    input wand id_5,
    output wor id_6,
    input tri0 id_7,
    input tri1 id_8,
    input wand id_9
);
  tri0 id_12;
  assign id_12 = 1;
  logic [-1 : 1] id_13;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_2,
      id_5,
      id_1,
      id_2,
      id_2,
      id_7,
      id_1
  );
  assign id_13 = -1 ^ 1;
  logic [-1 : id_11] id_14 = 1'b0;
endmodule
