
reading lef ...

units:       1000
#layers:     13
#macros:     438
#vias:       25
#viarulegen: 25

reading def ...

design:      user_project_wrapper
die area:    ( 0 0 ) ( 2920000 3520000 )
trackPts:    12
defvias:     1
#components: 1
#terminals:  644
#snets:      8
#nets:       636

reading guide ...

#guides:     3751
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 1

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 1
mcon shape region query size = 0
met1 shape region query size = 1
via shape region query size = 0
met2 shape region query size = 1735
via2 shape region query size = 0
met3 shape region query size = 110
via3 shape region query size = 0
met4 shape region query size = 3289
via4 shape region query size = 6280
met5 shape region query size = 3320


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 500 pins
  complete 600 pins
  complete 604 pins
  complete 0 unique inst patterns
  complete 0 groups
Expt1 runtime (pin-level access point gen): 1.97576
Expt2 runtime (design-level access pattern gen): 0.000181372
#scanned instances     = 1
#unique  instances     = 1
#stdCellGenAp          = 0
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 0
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 0
#instTermValidViaApCnt = 0
#macroGenAp            = 2302
#macroValidPlanarAp    = 2302
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 23.83 (MB), peak = 24.01 (MB)

post process guides ...
GCELLGRID X -1 DO 510 STEP 6900 ;
GCELLGRID Y -1 DO 423 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 0
mcon guide region query size = 0
met1 guide region query size = 678
via guide region query size = 0
met2 guide region query size = 1720
via2 guide region query size = 0
met3 guide region query size = 123
via3 guide region query size = 0
met4 guide region query size = 12
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1732 vertical wires in 9 frboxes and 801 horizontal wires in 11 frboxes.
Done with 304 vertical wires in 9 frboxes and 5 horizontal wires in 11 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.32 (MB), peak = 128.75 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 163.90 (MB), peak = 164.14 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:02, memory = 229.44 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:06, memory = 271.05 (MB)
    completing 30% with 8303 violations
    elapsed time = 00:00:08, memory = 227.58 (MB)
    completing 40% with 8303 violations
    elapsed time = 00:00:12, memory = 259.86 (MB)
    completing 50% with 5440 violations
    elapsed time = 00:00:14, memory = 218.72 (MB)
    completing 60% with 5425 violations
    elapsed time = 00:00:16, memory = 251.70 (MB)
    completing 70% with 5425 violations
    elapsed time = 00:00:21, memory = 276.61 (MB)
    completing 80% with 7957 violations
    elapsed time = 00:00:23, memory = 233.24 (MB)
    completing 90% with 7957 violations
    elapsed time = 00:00:27, memory = 265.60 (MB)
    completing 100% with 1455 violations
    elapsed time = 00:00:29, memory = 208.95 (MB)
  number of violations = 1455
cpu time = 00:01:58, elapsed time = 00:00:29, memory = 206.66 (MB), peak = 478.87 (MB)
total wire length = 1399898 um
total wire length on LAYER li1 = 69 um
total wire length on LAYER met1 = 406546 um
total wire length on LAYER met2 = 934309 um
total wire length on LAYER met3 = 40665 um
total wire length on LAYER met4 = 18308 um
total wire length on LAYER met5 = 0 um
total number of vias = 2347
up-via summary (total 2347):

-----------------------
 FR_MASTERSLICE       0
            li1      32
           met1    2156
           met2     135
           met3      24
           met4       0
-----------------------
                   2347


start 1st optimization iteration ...
    completing 10% with 1455 violations
    elapsed time = 00:00:02, memory = 248.23 (MB)
    completing 20% with 1455 violations
    elapsed time = 00:00:04, memory = 281.11 (MB)
    completing 30% with 1154 violations
    elapsed time = 00:00:06, memory = 229.82 (MB)
    completing 40% with 1154 violations
    elapsed time = 00:00:09, memory = 262.95 (MB)
    completing 50% with 1641 violations
    elapsed time = 00:00:11, memory = 217.92 (MB)
    completing 60% with 1653 violations
    elapsed time = 00:00:13, memory = 246.50 (MB)
    completing 70% with 1653 violations
    elapsed time = 00:00:15, memory = 279.68 (MB)
    completing 80% with 1470 violations
    elapsed time = 00:00:17, memory = 232.30 (MB)
    completing 90% with 1470 violations
    elapsed time = 00:00:20, memory = 265.00 (MB)
    completing 100% with 1484 violations
    elapsed time = 00:00:22, memory = 206.66 (MB)
  number of violations = 1484
cpu time = 00:01:29, elapsed time = 00:00:22, memory = 206.66 (MB), peak = 479.68 (MB)
total wire length = 1399934 um
total wire length on LAYER li1 = 228 um
total wire length on LAYER met1 = 406083 um
total wire length on LAYER met2 = 934184 um
total wire length on LAYER met3 = 41132 um
total wire length on LAYER met4 = 18304 um
total wire length on LAYER met5 = 0 um
total number of vias = 2417
up-via summary (total 2417):

-----------------------
 FR_MASTERSLICE       0
            li1     152
           met1    2100
           met2     141
           met3      24
           met4       0
-----------------------
                   2417


start 2nd optimization iteration ...
    completing 10% with 1484 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 20% with 1484 violations
    elapsed time = 00:00:01, memory = 224.89 (MB)
    completing 30% with 1823 violations
    elapsed time = 00:00:01, memory = 206.66 (MB)
    completing 40% with 1823 violations
    elapsed time = 00:00:02, memory = 229.45 (MB)
    completing 50% with 1568 violations
    elapsed time = 00:00:03, memory = 215.05 (MB)
    completing 60% with 1541 violations
    elapsed time = 00:00:03, memory = 219.62 (MB)
    completing 70% with 1541 violations
    elapsed time = 00:00:04, memory = 230.07 (MB)
    completing 80% with 1552 violations
    elapsed time = 00:00:04, memory = 212.88 (MB)
    completing 90% with 1552 violations
    elapsed time = 00:00:05, memory = 224.99 (MB)
    completing 100% with 1318 violations
    elapsed time = 00:00:05, memory = 215.02 (MB)
  number of violations = 1318
cpu time = 00:00:23, elapsed time = 00:00:06, memory = 215.02 (MB), peak = 488.04 (MB)
total wire length = 1400165 um
total wire length on LAYER li1 = 227 um
total wire length on LAYER met1 = 406102 um
total wire length on LAYER met2 = 934298 um
total wire length on LAYER met3 = 41207 um
total wire length on LAYER met4 = 18329 um
total wire length on LAYER met5 = 0 um
total number of vias = 2547
up-via summary (total 2547):

-----------------------
 FR_MASTERSLICE       0
            li1     148
           met1    2232
           met2     143
           met3      24
           met4       0
-----------------------
                   2547


start 3rd optimization iteration ...
    completing 10% with 1318 violations
    elapsed time = 00:00:00, memory = 223.73 (MB)
    completing 20% with 1318 violations
    elapsed time = 00:00:08, memory = 229.77 (MB)
    completing 30% with 1200 violations
    elapsed time = 00:00:08, memory = 213.26 (MB)
    completing 40% with 1200 violations
    elapsed time = 00:00:14, memory = 225.43 (MB)
    completing 50% with 914 violations
    elapsed time = 00:00:15, memory = 212.69 (MB)
    completing 60% with 914 violations
    elapsed time = 00:00:15, memory = 214.75 (MB)
    completing 70% with 914 violations
    elapsed time = 00:00:20, memory = 226.11 (MB)
    completing 80% with 781 violations
    elapsed time = 00:00:21, memory = 206.66 (MB)
    completing 90% with 781 violations
    elapsed time = 00:00:25, memory = 225.68 (MB)
    completing 100% with 530 violations
    elapsed time = 00:00:26, memory = 206.66 (MB)
  number of violations = 530
cpu time = 00:01:42, elapsed time = 00:00:26, memory = 206.66 (MB), peak = 488.04 (MB)
total wire length = 1400209 um
total wire length on LAYER li1 = 5106 um
total wire length on LAYER met1 = 406704 um
total wire length on LAYER met2 = 929285 um
total wire length on LAYER met3 = 40692 um
total wire length on LAYER met4 = 18416 um
total wire length on LAYER met5 = 5 um
total number of vias = 3589
up-via summary (total 3589):

-----------------------
 FR_MASTERSLICE       0
            li1     432
           met1    2702
           met2     373
           met3      80
           met4       2
-----------------------
                   3589


start 4th optimization iteration ...
    completing 10% with 530 violations
    elapsed time = 00:00:00, memory = 220.59 (MB)
    completing 20% with 530 violations
    elapsed time = 00:00:02, memory = 227.80 (MB)
    completing 30% with 463 violations
    elapsed time = 00:00:03, memory = 206.66 (MB)
    completing 40% with 463 violations
    elapsed time = 00:00:05, memory = 224.96 (MB)
    completing 50% with 356 violations
    elapsed time = 00:00:05, memory = 206.66 (MB)
    completing 60% with 356 violations
    elapsed time = 00:00:05, memory = 206.66 (MB)
    completing 70% with 356 violations
    elapsed time = 00:00:07, memory = 226.79 (MB)
    completing 80% with 308 violations
    elapsed time = 00:00:08, memory = 206.66 (MB)
    completing 90% with 308 violations
    elapsed time = 00:00:10, memory = 225.55 (MB)
    completing 100% with 228 violations
    elapsed time = 00:00:11, memory = 206.66 (MB)
  number of violations = 228
cpu time = 00:00:42, elapsed time = 00:00:11, memory = 206.66 (MB), peak = 488.04 (MB)
total wire length = 1400224 um
total wire length on LAYER li1 = 7436 um
total wire length on LAYER met1 = 406740 um
total wire length on LAYER met2 = 927093 um
total wire length on LAYER met3 = 40713 um
total wire length on LAYER met4 = 18233 um
total wire length on LAYER met5 = 5 um
total number of vias = 3927
up-via summary (total 3927):

-----------------------
 FR_MASTERSLICE       0
            li1     538
           met1    2868
           met2     419
           met3     100
           met4       2
-----------------------
                   3927


start 5th optimization iteration ...
    completing 10% with 228 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 20% with 228 violations
    elapsed time = 00:00:01, memory = 222.75 (MB)
    completing 30% with 187 violations
    elapsed time = 00:00:01, memory = 210.05 (MB)
    completing 40% with 187 violations
    elapsed time = 00:00:01, memory = 220.41 (MB)
    completing 50% with 150 violations
    elapsed time = 00:00:01, memory = 206.66 (MB)
    completing 60% with 150 violations
    elapsed time = 00:00:01, memory = 206.66 (MB)
    completing 70% with 150 violations
    elapsed time = 00:00:03, memory = 223.25 (MB)
    completing 80% with 119 violations
    elapsed time = 00:00:03, memory = 206.66 (MB)
    completing 90% with 119 violations
    elapsed time = 00:00:04, memory = 221.18 (MB)
    completing 100% with 94 violations
    elapsed time = 00:00:04, memory = 214.31 (MB)
  number of violations = 94
cpu time = 00:00:16, elapsed time = 00:00:04, memory = 214.31 (MB), peak = 488.04 (MB)
total wire length = 1400237 um
total wire length on LAYER li1 = 8538 um
total wire length on LAYER met1 = 406825 um
total wire length on LAYER met2 = 925967 um
total wire length on LAYER met3 = 40662 um
total wire length on LAYER met4 = 18238 um
total wire length on LAYER met5 = 5 um
total number of vias = 4069
up-via summary (total 4069):

-----------------------
 FR_MASTERSLICE       0
            li1     580
           met1    2940
           met2     443
           met3     104
           met4       2
-----------------------
                   4069


start 6th optimization iteration ...
    completing 10% with 94 violations
    elapsed time = 00:00:00, memory = 210.48 (MB)
    completing 20% with 94 violations
    elapsed time = 00:00:00, memory = 218.57 (MB)
    completing 30% with 75 violations
    elapsed time = 00:00:00, memory = 210.48 (MB)
    completing 40% with 75 violations
    elapsed time = 00:00:00, memory = 212.84 (MB)
    completing 50% with 70 violations
    elapsed time = 00:00:00, memory = 213.30 (MB)
    completing 60% with 70 violations
    elapsed time = 00:00:00, memory = 213.30 (MB)
    completing 70% with 70 violations
    elapsed time = 00:00:01, memory = 219.79 (MB)
    completing 80% with 49 violations
    elapsed time = 00:00:01, memory = 206.66 (MB)
    completing 90% with 49 violations
    elapsed time = 00:00:01, memory = 220.73 (MB)
    completing 100% with 26 violations
    elapsed time = 00:00:01, memory = 206.66 (MB)
  number of violations = 26
cpu time = 00:00:06, elapsed time = 00:00:02, memory = 206.66 (MB), peak = 488.04 (MB)
total wire length = 1400229 um
total wire length on LAYER li1 = 9287 um
total wire length on LAYER met1 = 406826 um
total wire length on LAYER met2 = 925212 um
total wire length on LAYER met3 = 40660 um
total wire length on LAYER met4 = 18238 um
total wire length on LAYER met5 = 5 um
total number of vias = 4107
up-via summary (total 4107):

-----------------------
 FR_MASTERSLICE       0
            li1     606
           met1    2954
           met2     441
           met3     104
           met4       2
-----------------------
                   4107


start 7th optimization iteration ...
    completing 10% with 26 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 20% with 26 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 30% with 26 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 40% with 26 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 50% with 26 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 60% with 26 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 70% with 26 violations
    elapsed time = 00:00:00, memory = 218.88 (MB)
    completing 80% with 8 violations
    elapsed time = 00:00:00, memory = 217.56 (MB)
    completing 90% with 8 violations
    elapsed time = 00:00:00, memory = 217.50 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 210.26 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 210.26 (MB), peak = 488.04 (MB)
total wire length = 1400231 um
total wire length on LAYER li1 = 9574 um
total wire length on LAYER met1 = 406833 um
total wire length on LAYER met2 = 924917 um
total wire length on LAYER met3 = 40662 um
total wire length on LAYER met4 = 18238 um
total wire length on LAYER met5 = 5 um
total number of vias = 4137
up-via summary (total 4137):

-----------------------
 FR_MASTERSLICE       0
            li1     616
           met1    2968
           met2     447
           met3     104
           met4       2
-----------------------
                   4137


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 210.26 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 206.66 (MB), peak = 488.04 (MB)
total wire length = 1400231 um
total wire length on LAYER li1 = 9574 um
total wire length on LAYER met1 = 406833 um
total wire length on LAYER met2 = 924917 um
total wire length on LAYER met3 = 40662 um
total wire length on LAYER met4 = 18238 um
total wire length on LAYER met5 = 5 um
total number of vias = 4137
up-via summary (total 4137):

-----------------------
 FR_MASTERSLICE       0
            li1     616
           met1    2968
           met2     447
           met3     104
           met4       2
-----------------------
                   4137


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 206.66 (MB), peak = 488.04 (MB)
total wire length = 1400231 um
total wire length on LAYER li1 = 9574 um
total wire length on LAYER met1 = 406833 um
total wire length on LAYER met2 = 924917 um
total wire length on LAYER met3 = 40662 um
total wire length on LAYER met4 = 18238 um
total wire length on LAYER met5 = 5 um
total number of vias = 4137
up-via summary (total 4137):

-----------------------
 FR_MASTERSLICE       0
            li1     616
           met1    2968
           met2     447
           met3     104
           met4       2
-----------------------
                   4137


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 206.66 (MB), peak = 488.04 (MB)
total wire length = 1400231 um
total wire length on LAYER li1 = 9574 um
total wire length on LAYER met1 = 406833 um
total wire length on LAYER met2 = 924917 um
total wire length on LAYER met3 = 40662 um
total wire length on LAYER met4 = 18238 um
total wire length on LAYER met5 = 5 um
total number of vias = 4137
up-via summary (total 4137):

-----------------------
 FR_MASTERSLICE       0
            li1     616
           met1    2968
           met2     447
           met3     104
           met4       2
-----------------------
                   4137


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 206.66 (MB), peak = 488.04 (MB)
total wire length = 1400231 um
total wire length on LAYER li1 = 9574 um
total wire length on LAYER met1 = 406833 um
total wire length on LAYER met2 = 924917 um
total wire length on LAYER met3 = 40662 um
total wire length on LAYER met4 = 18238 um
total wire length on LAYER met5 = 5 um
total number of vias = 4137
up-via summary (total 4137):

-----------------------
 FR_MASTERSLICE       0
            li1     616
           met1    2968
           met2     447
           met3     104
           met4       2
-----------------------
                   4137


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 206.66 (MB), peak = 488.04 (MB)
total wire length = 1400231 um
total wire length on LAYER li1 = 9574 um
total wire length on LAYER met1 = 406833 um
total wire length on LAYER met2 = 924917 um
total wire length on LAYER met3 = 40662 um
total wire length on LAYER met4 = 18238 um
total wire length on LAYER met5 = 5 um
total number of vias = 4137
up-via summary (total 4137):

-----------------------
 FR_MASTERSLICE       0
            li1     616
           met1    2968
           met2     447
           met3     104
           met4       2
-----------------------
                   4137


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 206.66 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 206.66 (MB), peak = 488.04 (MB)
total wire length = 1400231 um
total wire length on LAYER li1 = 9574 um
total wire length on LAYER met1 = 406833 um
total wire length on LAYER met2 = 924917 um
total wire length on LAYER met3 = 40662 um
total wire length on LAYER met4 = 18238 um
total wire length on LAYER met5 = 5 um
total number of vias = 4137
up-via summary (total 4137):

-----------------------
 FR_MASTERSLICE       0
            li1     616
           met1    2968
           met2     447
           met3     104
           met4       2
-----------------------
                   4137


complete detail routing
total wire length = 1400231 um
total wire length on LAYER li1 = 9574 um
total wire length on LAYER met1 = 406833 um
total wire length on LAYER met2 = 924917 um
total wire length on LAYER met3 = 40662 um
total wire length on LAYER met4 = 18238 um
total wire length on LAYER met5 = 5 um
total number of vias = 4137
up-via summary (total 4137):

-----------------------
 FR_MASTERSLICE       0
            li1     616
           met1    2968
           met2     447
           met3     104
           met4       2
-----------------------
                   4137

cpu time = 00:06:47, elapsed time = 00:01:45, memory = 206.66 (MB), peak = 488.04 (MB)

post processing ...

Runtime taken (hrt): 109.816
