-- generated by newgenasym Sat Apr 07 15:36:05 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity idtf1150nbgi8 is
    port (    
	GND:       INOUT  STD_LOGIC_VECTOR (16 DOWNTO 1);    
	\if_a+\:   INOUT  STD_LOGIC;    
	\if_a-\:   INOUT  STD_LOGIC;    
	\if_b+\:   INOUT  STD_LOGIC;    
	\if_b-\:   INOUT  STD_LOGIC;    
	IF_BIASA:  INOUT  STD_LOGIC;    
	IF_BIASB:  INOUT  STD_LOGIC;    
	LO1_ADJ:   INOUT  STD_LOGIC;    
	LO2_ADJ:   INOUT  STD_LOGIC;    
	LO_IN:     INOUT  STD_LOGIC;    
	LO_SW:     INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	PAD:       INOUT  STD_LOGIC;    
	RF_A:      INOUT  STD_LOGIC;    
	RF_B:      INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC_VECTOR (5 DOWNTO 1));
end idtf1150nbgi8;
