m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dP:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/simulation/modelsim
Ebcd_adder_structural
Z1 w1665212909
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural.vhd
Z6 FP:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural.vhd
l0
L5
VMQ2Xa?:NdD=@JinlI]^eD0
!s100 MK2VEoLP6CMe8`j]FJN>a1
Z7 OV;C;10.4b;61
31
Z8 !s110 1665214004
!i10b 1
Z9 !s108 1665214004.000000
Z10 !s90 -reportprogress|300|-93|-work|work|P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural.vhd|
Z11 !s107 P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1
Abcd_struct
R2
R3
R4
DEx4 work 20 bcd_adder_structural 0 22 MQ2Xa?:NdD=@JinlI]^eD0
l37
L13
V@R2XPe158k:OH]Yk100GU1
!s100 SRZ]2ef1bJ`fSAQD2kj=62
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ebcd_adder_structural_tb
Z14 w1665213791
R2
R3
R4
R0
Z15 8P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural_TB.vhd
Z16 FP:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural_TB.vhd
l0
L5
VSDLf9IG?:@]j8CY67Be7A0
!s100 Bc^f>UJUSPgZT6_<XOalk1
R7
31
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-93|-work|work|P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural_TB.vhd|
Z18 !s107 P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural_TB.vhd|
!i113 1
R12
R13
Atb
R2
R3
R4
DEx4 work 23 bcd_adder_structural_tb 0 22 SDLf9IG?:@]j8CY67Be7A0
l21
L9
VfJ2:Y;aVdnPBmKhJ0BZi`3
!s100 zaL92^Ra=LP38bYICkk4_2
R7
31
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Efull_adder
Z19 w1664841115
R2
R3
R4
R0
Z20 8P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd
Z21 FP:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd
l0
L5
VeKH69ae_]N^15lB?LdM`l3
!s100 HldeO?;XIlH9Tn;Zc^4lX0
R7
31
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-93|-work|work|P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd|
Z23 !s107 P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd|
!i113 1
R12
R13
Astruct
R2
R3
R4
DEx4 work 10 full_adder 0 22 eKH69ae_]N^15lB?LdM`l3
l20
L12
V01<48TF63:CfRIkfk@iLf1
!s100 9o5ZhCKn;>0lm@W6CPPc10
R7
31
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
Ehalf_adder
Z24 w1664829575
R2
R3
R4
R0
Z25 8P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd
Z26 FP:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd
l0
L5
V:zd>e8P8@1f?P07`XBP3S1
!s100 ag`3:czhQalfJOUh[YW6A3
R7
31
Z27 !s110 1665214003
!i10b 1
Z28 !s108 1665214003.000000
Z29 !s90 -reportprogress|300|-93|-work|work|P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd|
Z30 !s107 P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd|
!i113 1
R12
R13
Astruct
R2
R3
R4
DEx4 work 10 half_adder 0 22 :zd>e8P8@1f?P07`XBP3S1
l13
L12
V5a9X89c]K5nHM6WKdP5dY1
!s100 :A^3Wd@MO^3H6gaDY13M72
R7
31
R27
!i10b 1
R28
R29
R30
!i113 1
R12
R13
Erca_structural
Z31 w1665194568
R2
R3
R4
R0
Z32 8P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd
Z33 FP:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd
l0
L5
Vg:<;h`Y5f=2<C4THidj4Q0
!s100 ^S`BLcMZo`idfW_]2aKm30
R7
31
R8
!i10b 1
R9
Z34 !s90 -reportprogress|300|-93|-work|work|P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd|
Z35 !s107 P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd|
!i113 1
R12
R13
Arca_struct
R2
R3
R4
DEx4 work 14 rca_structural 0 22 g:<;h`Y5f=2<C4THidj4Q0
l23
L12
VQ0?4WCI:ZGAhC4aa_1iD31
!s100 ic2^01VoXe]im43dCJ<nc3
R7
31
R8
!i10b 1
R9
R34
R35
!i113 1
R12
R13
