{
  "Top": "pool",
  "RtlTop": "pool",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "unroll pool\/pool_label4 {} {}",
      "unroll pool\/pool_label5 {} {}",
      "unroll pool\/pool_label6 {} {}",
      "pipeline pool\/pool_label3 {{II 50}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pool",
    "Version": "1.0",
    "DisplayName": "Pool",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["pool.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pool_fcmp_32ns_32bkb.vhd",
      "impl\/vhdl\/pool_mux_1127_32_cud.vhd",
      "impl\/vhdl\/pool.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pool_fcmp_32ns_32bkb.v",
      "impl\/verilog\/pool_mux_1127_32_cud.v",
      "impl\/verilog\/pool.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/pool_ap_fcmp_0_no_dsp_32_ip.tcl"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [{
        "name": "pool_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name pool_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real float",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "out_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "real float",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "out_V_din": {
      "dir": "out",
      "width": "32"
    },
    "out_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_write": {
      "dir": "out",
      "width": "1"
    },
    "in_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "in_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_read": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "out_V": {
      "interfaceRef": "out_V",
      "dir": "out",
      "firstOutLatency": "7"
    },
    "in_V": {
      "interfaceRef": "in_V",
      "dir": "in"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "pool"},
    "Metrics": {"pool": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.72"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "14",
            "Latency": "21504",
            "PipelineII": "",
            "PipelineDepth": "1536",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "2",
                "Latency": "1534",
                "PipelineII": "",
                "PipelineDepth": "767",
                "Loops": [
                  {
                    "Name": "Loop 1.1.1",
                    "TripCount": "14",
                    "Latency": "756",
                    "PipelineII": "",
                    "PipelineDepth": "54",
                    "Loops": [{
                        "Name": "Loop 1.1.1.1",
                        "TripCount": "2",
                        "Latency": "52",
                        "PipelineII": "",
                        "PipelineDepth": "26",
                        "Loops": [{
                            "Name": "Loop 1.1.1.1.1",
                            "TripCount": "8",
                            "Latency": "24",
                            "PipelineII": "",
                            "PipelineDepth": "3"
                          }]
                      }]
                  },
                  {
                    "Name": "Loop 1.1.2",
                    "TripCount": "8",
                    "Latency": "8",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }
                ]
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "DSP48E": "0",
          "FF": "3776",
          "LUT": "1269",
          "BRAM_18K": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-04-19 10:53:14 EEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4.1"
  }
}
