{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513628102241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513628102248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 23:15:02 2017 " "Processing started: Mon Dec 18 23:15:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513628102248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628102248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DPLL -c DPLL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DPLL -c DPLL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628102248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513628103160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513628103160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasecontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file phasecontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseController " "Found entity 1: PhaseController" {  } { { "PhaseController.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/PhaseController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628118222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628118222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpll.sv 1 1 " "Found 1 design units, including 1 entities, in source file dpll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DPLL " "Found entity 1: DPLL" {  } { { "DPLL.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/DPLL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628118222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628118222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasedetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file phasedetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseDetector " "Found entity 1: PhaseDetector" {  } { { "PhaseDetector.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/PhaseDetector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628118239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628118239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialloopfilter.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialloopfilter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SerialLoopFilter " "Found entity 1: SerialLoopFilter" {  } { { "SerialLoopFilter.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/SerialLoopFilter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628118242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628118242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628118244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628118244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kgb.sv 1 1 " "Found 1 design units, including 1 entities, in source file kgb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KGB " "Found entity 1: KGB" {  } { { "KGB.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/KGB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628118244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628118244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reversivecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reversivecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ReversiveCounter " "Found entity 1: ReversiveCounter" {  } { { "ReversiveCounter.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/ReversiveCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628118244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628118244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628118244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628118244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file freqdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628118244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628118244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513628118291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPLL DPLL:dpll " "Elaborating entity \"DPLL\" for hierarchy \"DPLL:dpll\"" {  } { { "top.sv" "dpll" { Text "E:/Documents/Projects FPGA/DPLL/top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628118291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseDetector DPLL:dpll\|PhaseDetector:detector " "Elaborating entity \"PhaseDetector\" for hierarchy \"DPLL:dpll\|PhaseDetector:detector\"" {  } { { "DPLL.sv" "detector" { Text "E:/Documents/Projects FPGA/DPLL/DPLL.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628118291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialLoopFilter DPLL:dpll\|SerialLoopFilter:filter " "Elaborating entity \"SerialLoopFilter\" for hierarchy \"DPLL:dpll\|SerialLoopFilter:filter\"" {  } { { "DPLL.sv" "filter" { Text "E:/Documents/Projects FPGA/DPLL/DPLL.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628118291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KGB DPLL:dpll\|SerialLoopFilter:filter\|KGB:kgbM " "Elaborating entity \"KGB\" for hierarchy \"DPLL:dpll\|SerialLoopFilter:filter\|KGB:kgbM\"" {  } { { "SerialLoopFilter.sv" "kgbM" { Text "E:/Documents/Projects FPGA/DPLL/SerialLoopFilter.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628118291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReversiveCounter DPLL:dpll\|SerialLoopFilter:filter\|KGB:kgbM\|ReversiveCounter:reversiveCounter " "Elaborating entity \"ReversiveCounter\" for hierarchy \"DPLL:dpll\|SerialLoopFilter:filter\|KGB:kgbM\|ReversiveCounter:reversiveCounter\"" {  } { { "KGB.sv" "reversiveCounter" { Text "E:/Documents/Projects FPGA/DPLL/KGB.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628118307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseController DPLL:dpll\|PhaseController:phaseController " "Elaborating entity \"PhaseController\" for hierarchy \"DPLL:dpll\|PhaseController:phaseController\"" {  } { { "DPLL.sv" "phaseController" { Text "E:/Documents/Projects FPGA/DPLL/DPLL.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628118307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDivider DPLL:dpll\|FreqDivider:divider " "Elaborating entity \"FreqDivider\" for hierarchy \"DPLL:dpll\|FreqDivider:divider\"" {  } { { "DPLL.sv" "divider" { Text "E:/Documents/Projects FPGA/DPLL/DPLL.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628118307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513628119116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513628119505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628119505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513628119538 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513628119538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513628119538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513628119538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513628119569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 23:15:19 2017 " "Processing ended: Mon Dec 18 23:15:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513628119569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513628119569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513628119569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628119569 ""}
