<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCVSXSwapRemoval.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCVSXSwapRemoval.cpp.html'>PPCVSXSwapRemoval.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===----------- PPCVSXSwapRemoval.cpp - Remove VSX LE Swaps -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===---------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass analyzes vector computations and removes unnecessary</i></td></tr>
<tr><th id="10">10</th><td><i>// doubleword swaps (xxswapd instructions).  This pass is performed</i></td></tr>
<tr><th id="11">11</th><td><i>// only for little-endian VSX code generation.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>// For this specific case, loads and stores of v4i32, v4f32, v2i64,</i></td></tr>
<tr><th id="14">14</th><td><i>// and v2f64 vectors are inefficient.  These are implemented using</i></td></tr>
<tr><th id="15">15</th><td><i>// the lxvd2x and stxvd2x instructions, which invert the order of</i></td></tr>
<tr><th id="16">16</th><td><i>// doublewords in a vector register.  Thus code generation inserts</i></td></tr>
<tr><th id="17">17</th><td><i>// an xxswapd after each such load, and prior to each such store.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>// The extra xxswapd instructions reduce performance.  The purpose</i></td></tr>
<tr><th id="20">20</th><td><i>// of this pass is to reduce the number of xxswapd instructions</i></td></tr>
<tr><th id="21">21</th><td><i>// required for correctness.</i></td></tr>
<tr><th id="22">22</th><td><i>//</i></td></tr>
<tr><th id="23">23</th><td><i>// The primary insight is that much code that operates on vectors</i></td></tr>
<tr><th id="24">24</th><td><i>// does not care about the relative order of elements in a register,</i></td></tr>
<tr><th id="25">25</th><td><i>// so long as the correct memory order is preserved.  If we have a</i></td></tr>
<tr><th id="26">26</th><td><i>// computation where all input values are provided by lxvd2x/xxswapd,</i></td></tr>
<tr><th id="27">27</th><td><i>// all outputs are stored using xxswapd/lxvd2x, and all intermediate</i></td></tr>
<tr><th id="28">28</th><td><i>// computations are lane-insensitive (independent of element order),</i></td></tr>
<tr><th id="29">29</th><td><i>// then all the xxswapd instructions associated with the loads and</i></td></tr>
<tr><th id="30">30</th><td><i>// stores may be removed without changing observable semantics.</i></td></tr>
<tr><th id="31">31</th><td><i>//</i></td></tr>
<tr><th id="32">32</th><td><i>// This pass uses standard equivalence class infrastructure to create</i></td></tr>
<tr><th id="33">33</th><td><i>// maximal webs of computations fitting the above description.  Each</i></td></tr>
<tr><th id="34">34</th><td><i>// such web is then optimized by removing its unnecessary xxswapd</i></td></tr>
<tr><th id="35">35</th><td><i>// instructions.</i></td></tr>
<tr><th id="36">36</th><td><i>//</i></td></tr>
<tr><th id="37">37</th><td><i>// There are some lane-sensitive operations for which we can still</i></td></tr>
<tr><th id="38">38</th><td><i>// permit the optimization, provided we modify those operations</i></td></tr>
<tr><th id="39">39</th><td><i>// accordingly.  Such operations are identified as using "special</i></td></tr>
<tr><th id="40">40</th><td><i>// handling" within this module.</i></td></tr>
<tr><th id="41">41</th><td><i>//</i></td></tr>
<tr><th id="42">42</th><td><i>//===---------------------------------------------------------------------===//</i></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="PPC.h.html">"PPC.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="PPCInstrBuilder.h.html">"PPCInstrBuilder.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="PPCInstrInfo.h.html">"PPCInstrInfo.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="PPCTargetMachine.h.html">"PPCTargetMachine.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/ADT/EquivalenceClasses.h.html">"llvm/ADT/EquivalenceClasses.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/Support/Format.h.html">"llvm/Support/Format.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"ppc-vsx-swaps"</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><b>namespace</b> {</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i  data-doc="(anonymousnamespace)::PPCVSXSwapEntry">// A PPCVSXSwapEntry is created for each machine instruction that</i></td></tr>
<tr><th id="65">65</th><td><i  data-doc="(anonymousnamespace)::PPCVSXSwapEntry">// is relevant to a vector computation.</i></td></tr>
<tr><th id="66">66</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PPCVSXSwapEntry" title='(anonymous namespace)::PPCVSXSwapEntry' data-ref="(anonymousnamespace)::PPCVSXSwapEntry">PPCVSXSwapEntry</dfn> {</td></tr>
<tr><th id="67">67</th><td>  <i  data-doc="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">// Pointer to the instruction.</i></td></tr>
<tr><th id="68">68</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</dfn>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <i  data-doc="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">// Unique ID (position in the swap vector).</i></td></tr>
<tr><th id="71">71</th><td>  <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-type='int' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i  data-doc="(anonymousnamespace)::PPCVSXSwapEntry::IsLoad">// Attributes of this node.</i></td></tr>
<tr><th id="74">74</th><td>  <em>unsigned</em> <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapEntry::IsLoad" title='(anonymous namespace)::PPCVSXSwapEntry::IsLoad' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsLoad">IsLoad</dfn> : <var>1</var>;</td></tr>
<tr><th id="75">75</th><td>  <em>unsigned</em> <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapEntry::IsStore" title='(anonymous namespace)::PPCVSXSwapEntry::IsStore' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsStore">IsStore</dfn> : <var>1</var>;</td></tr>
<tr><th id="76">76</th><td>  <em>unsigned</em> <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwap' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap">IsSwap</dfn> : <var>1</var>;</td></tr>
<tr><th id="77">77</th><td>  <em>unsigned</em> <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapEntry::MentionsPhysVR" title='(anonymous namespace)::PPCVSXSwapEntry::MentionsPhysVR' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::MentionsPhysVR">MentionsPhysVR</dfn> : <var>1</var>;</td></tr>
<tr><th id="78">78</th><td>  <em>unsigned</em> <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</dfn> : <var>1</var>;</td></tr>
<tr><th id="79">79</th><td>  <em>unsigned</em> <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapEntry::MentionsPartialVR" title='(anonymous namespace)::PPCVSXSwapEntry::MentionsPartialVR' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::MentionsPartialVR">MentionsPartialVR</dfn> : <var>1</var>;</td></tr>
<tr><th id="80">80</th><td>  <em>unsigned</em> <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling" title='(anonymous namespace)::PPCVSXSwapEntry::SpecialHandling' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling">SpecialHandling</dfn> : <var>3</var>;</td></tr>
<tr><th id="81">81</th><td>  <em>unsigned</em> <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapEntry::WebRejected" title='(anonymous namespace)::PPCVSXSwapEntry::WebRejected' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WebRejected">WebRejected</dfn> : <var>1</var>;</td></tr>
<tr><th id="82">82</th><td>  <em>unsigned</em> <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapEntry::WillRemove" title='(anonymous namespace)::PPCVSXSwapEntry::WillRemove' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WillRemove">WillRemove</dfn> : <var>1</var>;</td></tr>
<tr><th id="83">83</th><td>};</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::SHValues" title='(anonymous namespace)::SHValues' data-ref="(anonymousnamespace)::SHValues">SHValues</dfn> {</td></tr>
<tr><th id="86">86</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SHValues::SH_NONE" title='(anonymous namespace)::SHValues::SH_NONE' data-type='0' data-ref="(anonymousnamespace)::SHValues::SH_NONE">SH_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SHValues::SH_EXTRACT" title='(anonymous namespace)::SHValues::SH_EXTRACT' data-type='1' data-ref="(anonymousnamespace)::SHValues::SH_EXTRACT">SH_EXTRACT</dfn>,</td></tr>
<tr><th id="88">88</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SHValues::SH_INSERT" title='(anonymous namespace)::SHValues::SH_INSERT' data-type='2' data-ref="(anonymousnamespace)::SHValues::SH_INSERT">SH_INSERT</dfn>,</td></tr>
<tr><th id="89">89</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SHValues::SH_NOSWAP_LD" title='(anonymous namespace)::SHValues::SH_NOSWAP_LD' data-type='3' data-ref="(anonymousnamespace)::SHValues::SH_NOSWAP_LD">SH_NOSWAP_LD</dfn>,</td></tr>
<tr><th id="90">90</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SHValues::SH_NOSWAP_ST" title='(anonymous namespace)::SHValues::SH_NOSWAP_ST' data-type='4' data-ref="(anonymousnamespace)::SHValues::SH_NOSWAP_ST">SH_NOSWAP_ST</dfn>,</td></tr>
<tr><th id="91">91</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SHValues::SH_SPLAT" title='(anonymous namespace)::SHValues::SH_SPLAT' data-type='5' data-ref="(anonymousnamespace)::SHValues::SH_SPLAT">SH_SPLAT</dfn>,</td></tr>
<tr><th id="92">92</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SHValues::SH_XXPERMDI" title='(anonymous namespace)::SHValues::SH_XXPERMDI' data-type='6' data-ref="(anonymousnamespace)::SHValues::SH_XXPERMDI">SH_XXPERMDI</dfn>,</td></tr>
<tr><th id="93">93</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::SHValues::SH_COPYWIDEN" title='(anonymous namespace)::SHValues::SH_COPYWIDEN' data-type='7' data-ref="(anonymousnamespace)::SHValues::SH_COPYWIDEN">SH_COPYWIDEN</dfn></td></tr>
<tr><th id="94">94</th><td>};</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapRemoval::ID" title='(anonymous namespace)::PPCVSXSwapRemoval::ID' data-type='char' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::ID">ID</dfn>;</td></tr>
<tr><th id="99">99</th><td>  <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapRemoval::TII" title='(anonymous namespace)::PPCVSXSwapRemoval::TII' data-type='const llvm::PPCInstrInfo *' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::TII">TII</dfn>;</td></tr>
<tr><th id="100">100</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapRemoval::MF" title='(anonymous namespace)::PPCVSXSwapRemoval::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MF">MF</dfn>;</td></tr>
<tr><th id="101">101</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapRemoval::MRI" title='(anonymous namespace)::PPCVSXSwapRemoval::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MRI">MRI</dfn>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <i  data-doc="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">// Swap entries are allocated in a vector for better performance.</i></td></tr>
<tr><th id="104">104</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapEntry" title='(anonymous namespace)::PPCVSXSwapEntry' data-ref="(anonymousnamespace)::PPCVSXSwapEntry">PPCVSXSwapEntry</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-type='std::vector&lt;PPCVSXSwapEntry&gt;' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</dfn>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i  data-doc="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap">// A mapping is maintained between machine instructions and</i></td></tr>
<tr><th id="107">107</th><td><i  data-doc="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap">  // their swap entries.  The key is the address of the MI.</i></td></tr>
<tr><th id="108">108</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>int</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapMap' data-type='DenseMap&lt;llvm::MachineInstr *, int&gt;' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap">SwapMap</dfn>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i  data-doc="(anonymousnamespace)::PPCVSXSwapRemoval::EC">// Equivalence classes are used to gather webs of related computation.</i></td></tr>
<tr><th id="111">111</th><td><i  data-doc="(anonymousnamespace)::PPCVSXSwapRemoval::EC">  // Swap entries are represented by their VSEId fields.</i></td></tr>
<tr><th id="112">112</th><td>  <a class="type" href="../../../include/llvm/ADT/EquivalenceClasses.h.html#llvm::EquivalenceClasses" title='llvm::EquivalenceClasses' data-ref="llvm::EquivalenceClasses">EquivalenceClasses</a>&lt;<em>int</em>&gt; *<dfn class="tu decl" id="(anonymousnamespace)::PPCVSXSwapRemoval::EC" title='(anonymous namespace)::PPCVSXSwapRemoval::EC' data-type='EquivalenceClasses&lt;int&gt; *' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::EC">EC</dfn>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemovalC1Ev" title='(anonymous namespace)::PPCVSXSwapRemoval::PPCVSXSwapRemoval' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::PPCVSXSwapRemoval()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemovalC1Ev">PPCVSXSwapRemoval</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::ID" title='(anonymous namespace)::PPCVSXSwapRemoval::ID' data-use='a' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::ID">ID</a>) {</td></tr>
<tr><th id="115">115</th><td>    <a class="ref" href="#1043" title='llvm::initializePPCVSXSwapRemovalPass' data-ref="_ZN4llvm31initializePPCVSXSwapRemovalPassERNS_12PassRegistryE">initializePPCVSXSwapRemovalPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="116">116</th><td>  }</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><b>private</b>:</td></tr>
<tr><th id="119">119</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10initializeERN4llvm15MachineFunctionE">// Initialize data structures.</i></td></tr>
<tr><th id="120">120</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCVSXSwapRemoval::initialize' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::initialize(llvm::MachineFunction &amp; MFParm)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10initializeERN4llvm15MachineFunctionE">initialize</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MFParm" title='MFParm' data-type='llvm::MachineFunction &amp;' data-ref="1MFParm">MFParm</dfn>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv">// Walk the machine instructions to gather vector usage information.</i></td></tr>
<tr><th id="123">123</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv">  // Return true iff vector mentions are present.</i></td></tr>
<tr><th id="124">124</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv" title='(anonymous namespace)::PPCVSXSwapRemoval::gatherVectorInstructions' data-type='bool (anonymous namespace)::PPCVSXSwapRemoval::gatherVectorInstructions()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv">gatherVectorInstructions</a>();</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12addSwapEntryEPN4llvm12MachineInstrERNS_15PPCVSXSwapEntryE">// Add an entry to the swap vector and swap map.</i></td></tr>
<tr><th id="127">127</th><td>  <em>int</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12addSwapEntryEPN4llvm12MachineInstrERNS_15PPCVSXSwapEntryE" title='(anonymous namespace)::PPCVSXSwapRemoval::addSwapEntry' data-type='int (anonymous namespace)::PPCVSXSwapRemoval::addSwapEntry(llvm::MachineInstr * MI, (anonymous namespace)::PPCVSXSwapEntry &amp; SwapEntry)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12addSwapEntryEPN4llvm12MachineInstrERNS_15PPCVSXSwapEntryE">addSwapEntry</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="2MI" title='MI' data-type='llvm::MachineInstr *' data-ref="2MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapEntry" title='(anonymous namespace)::PPCVSXSwapEntry' data-ref="(anonymousnamespace)::PPCVSXSwapEntry">PPCVSXSwapEntry</a> &amp;<dfn class="local col3 decl" id="3SwapEntry" title='SwapEntry' data-type='(anonymous namespace)::PPCVSXSwapEntry &amp;' data-ref="3SwapEntry">SwapEntry</dfn>);</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">// Hunt backwards through COPY and SUBREG_TO_REG chains for a</i></td></tr>
<tr><th id="130">130</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">  // source register.  VecIdx indicates the swap vector entry to</i></td></tr>
<tr><th id="131">131</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">  // mark as mentioning a physical register if the search leads</i></td></tr>
<tr><th id="132">132</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">  // to one.</i></td></tr>
<tr><th id="133">133</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj" title='(anonymous namespace)::PPCVSXSwapRemoval::lookThruCopyLike' data-type='unsigned int (anonymous namespace)::PPCVSXSwapRemoval::lookThruCopyLike(unsigned int SrcReg, unsigned int VecIdx)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">lookThruCopyLike</a>(<em>unsigned</em> <dfn class="local col4 decl" id="4SrcReg" title='SrcReg' data-type='unsigned int' data-ref="4SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5VecIdx" title='VecIdx' data-type='unsigned int' data-ref="5VecIdx">VecIdx</dfn>);</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv">// Generate equivalence classes for related computations (webs).</i></td></tr>
<tr><th id="136">136</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv" title='(anonymous namespace)::PPCVSXSwapRemoval::formWebs' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::formWebs()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv">formWebs</a>();</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23recordUnoptimizableWebsEv">// Analyze webs and determine those that cannot be optimized.</i></td></tr>
<tr><th id="139">139</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23recordUnoptimizableWebsEv" title='(anonymous namespace)::PPCVSXSwapRemoval::recordUnoptimizableWebs' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::recordUnoptimizableWebs()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23recordUnoptimizableWebsEv">recordUnoptimizableWebs</a>();</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv">// Record which swap instructions can be safely removed.</i></td></tr>
<tr><th id="142">142</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv" title='(anonymous namespace)::PPCVSXSwapRemoval::markSwapsForRemoval' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::markSwapsForRemoval()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv">markSwapsForRemoval</a>();</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11removeSwapsEv">// Remove swaps and update other instructions requiring special</i></td></tr>
<tr><th id="145">145</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11removeSwapsEv">  // handling.  Return true iff any changes are made.</i></td></tr>
<tr><th id="146">146</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11removeSwapsEv" title='(anonymous namespace)::PPCVSXSwapRemoval::removeSwaps' data-type='bool (anonymous namespace)::PPCVSXSwapRemoval::removeSwaps()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11removeSwapsEv">removeSwaps</a>();</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj">// Insert a swap instruction from SrcReg to DstReg at the given</i></td></tr>
<tr><th id="149">149</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj">  // InsertPoint.</i></td></tr>
<tr><th id="150">150</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj" title='(anonymous namespace)::PPCVSXSwapRemoval::insertSwap' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::insertSwap(llvm::MachineInstr * MI, MachineBasicBlock::iterator InsertPoint, unsigned int DstReg, unsigned int SrcReg)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj">insertSwap</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="6MI" title='MI' data-type='llvm::MachineInstr *' data-ref="6MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="7InsertPoint" title='InsertPoint' data-type='MachineBasicBlock::iterator' data-ref="7InsertPoint">InsertPoint</dfn>,</td></tr>
<tr><th id="151">151</th><td>                  <em>unsigned</em> <dfn class="local col8 decl" id="8DstReg" title='DstReg' data-type='unsigned int' data-ref="8DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="9SrcReg" title='SrcReg' data-type='unsigned int' data-ref="9SrcReg">SrcReg</dfn>);</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23handleSpecialSwappablesEi">// Update instructions requiring special handling.</i></td></tr>
<tr><th id="154">154</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23handleSpecialSwappablesEi" title='(anonymous namespace)::PPCVSXSwapRemoval::handleSpecialSwappables' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::handleSpecialSwappables(int EntryIdx)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23handleSpecialSwappablesEi">handleSpecialSwappables</a>(<em>int</em> <dfn class="local col0 decl" id="10EntryIdx" title='EntryIdx' data-type='int' data-ref="10EntryIdx">EntryIdx</dfn>);</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14dumpSwapVectorEv">// Dump a description of the entries in the swap vector.</i></td></tr>
<tr><th id="157">157</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14dumpSwapVectorEv" title='(anonymous namespace)::PPCVSXSwapRemoval::dumpSwapVector' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::dumpSwapVector()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14dumpSwapVectorEv">dumpSwapVector</a>();</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12isRegInClassEjPKN4llvm19TargetRegisterClassE">// Return true iff the given register is in the given class.</i></td></tr>
<tr><th id="160">160</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12isRegInClassEjPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCVSXSwapRemoval::isRegInClass' data-type='bool (anonymous namespace)::PPCVSXSwapRemoval::isRegInClass(unsigned int Reg, const llvm::TargetRegisterClass * RC)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12isRegInClassEjPKN4llvm19TargetRegisterClassE">isRegInClass</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="11Reg" title='Reg' data-type='unsigned int' data-ref="11Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="12RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="12RC">RC</dfn>) {</td></tr>
<tr><th id="161">161</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg">Reg</a>))</td></tr>
<tr><th id="162">162</th><td>      <b>return</b> <a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MRI" title='(anonymous namespace)::PPCVSXSwapRemoval::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg">Reg</a>));</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg">Reg</a>);</td></tr>
<tr><th id="164">164</th><td>  }</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj">// Return true iff the given register is a full vector register.</i></td></tr>
<tr><th id="167">167</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isVecReg' data-type='bool (anonymous namespace)::PPCVSXSwapRemoval::isVecReg(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj">isVecReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="13Reg" title='Reg' data-type='unsigned int' data-ref="13Reg">Reg</dfn>) {</td></tr>
<tr><th id="168">168</th><td>    <b>return</b> (isRegInClass(Reg, &amp;PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>) ||</td></tr>
<tr><th id="169">169</th><td>            isRegInClass(Reg, &amp;PPC::<span class='error' title="no member named &apos;VRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClass</span>));</td></tr>
<tr><th id="170">170</th><td>  }</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj">// Return true iff the given register is a partial vector register.</i></td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isScalarVecReg' data-type='bool (anonymous namespace)::PPCVSXSwapRemoval::isScalarVecReg(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj">isScalarVecReg</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='unsigned int' data-ref="14Reg">Reg</dfn>) {</td></tr>
<tr><th id="174">174</th><td>    <b>return</b> (isRegInClass(Reg, &amp;PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>) ||</td></tr>
<tr><th id="175">175</th><td>            isRegInClass(Reg, &amp;PPC::<span class='error' title="no member named &apos;VSSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSSRCRegClass</span>));</td></tr>
<tr><th id="176">176</th><td>  }</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11isAnyVecRegEjRb">// Return true iff the given register mentions all or part of a</i></td></tr>
<tr><th id="179">179</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11isAnyVecRegEjRb">  // vector register.  Also sets Partial to true if the mention</i></td></tr>
<tr><th id="180">180</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11isAnyVecRegEjRb">  // is for just the floating-point register overlap of the register.</i></td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11isAnyVecRegEjRb" title='(anonymous namespace)::PPCVSXSwapRemoval::isAnyVecReg' data-type='bool (anonymous namespace)::PPCVSXSwapRemoval::isAnyVecReg(unsigned int Reg, bool &amp; Partial)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11isAnyVecRegEjRb">isAnyVecReg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="15Reg" title='Reg' data-type='unsigned int' data-ref="15Reg">Reg</dfn>, <em>bool</em> &amp;<dfn class="local col6 decl" id="16Partial" title='Partial' data-type='bool &amp;' data-ref="16Partial">Partial</dfn>) {</td></tr>
<tr><th id="182">182</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isScalarVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj">isScalarVecReg</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>))</td></tr>
<tr><th id="183">183</th><td>      <a class="local col6 ref" href="#16Partial" title='Partial' data-ref="16Partial">Partial</a> = <b>true</b>;</td></tr>
<tr><th id="184">184</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isScalarVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj">isScalarVecReg</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>) || <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj">isVecReg</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>);</td></tr>
<tr><th id="185">185</th><td>  }</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><b>public</b>:</td></tr>
<tr><th id="188">188</th><td>  <i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval20runOnMachineFunctionERN4llvm15MachineFunctionE">// Main entry point for this pass.</i></td></tr>
<tr><th id="189">189</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCVSXSwapRemoval::runOnMachineFunction' data-type='bool (anonymous namespace)::PPCVSXSwapRemoval::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="17MF">MF</dfn>) override {</td></tr>
<tr><th id="190">190</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="191">191</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>    <i>// If we don't have VSX on the subtarget, don't do anything.</i></td></tr>
<tr><th id="194">194</th><td><i>    // Also, on Power 9 the load and store ops preserve element order and so</i></td></tr>
<tr><th id="195">195</th><td><i>    // the swaps are not required.</i></td></tr>
<tr><th id="196">196</th><td>    <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col8 decl" id="18STI" title='STI' data-type='const llvm::PPCSubtarget &amp;' data-ref="18STI">STI</dfn> = <a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="197">197</th><td>    <b>if</b> (!<a class="local col8 ref" href="#18STI" title='STI' data-ref="18STI">STI</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasVSXEv" title='llvm::PPCSubtarget::hasVSX' data-ref="_ZNK4llvm12PPCSubtarget6hasVSXEv">hasVSX</a>() || !<a class="local col8 ref" href="#18STI" title='STI' data-ref="18STI">STI</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget22needsSwapsForVSXMemOpsEv" title='llvm::PPCSubtarget::needsSwapsForVSXMemOps' data-ref="_ZNK4llvm12PPCSubtarget22needsSwapsForVSXMemOpsEv">needsSwapsForVSXMemOps</a>())</td></tr>
<tr><th id="198">198</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <em>bool</em> <dfn class="local col9 decl" id="19Changed" title='Changed' data-type='bool' data-ref="19Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="201">201</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCVSXSwapRemoval::initialize' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10initializeERN4llvm15MachineFunctionE">initialize</a>(<span class='refarg'><a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF">MF</a></span>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv" title='(anonymous namespace)::PPCVSXSwapRemoval::gatherVectorInstructions' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv">gatherVectorInstructions</a>()) {</td></tr>
<tr><th id="204">204</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv" title='(anonymous namespace)::PPCVSXSwapRemoval::formWebs' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv">formWebs</a>();</td></tr>
<tr><th id="205">205</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23recordUnoptimizableWebsEv" title='(anonymous namespace)::PPCVSXSwapRemoval::recordUnoptimizableWebs' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23recordUnoptimizableWebsEv">recordUnoptimizableWebs</a>();</td></tr>
<tr><th id="206">206</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv" title='(anonymous namespace)::PPCVSXSwapRemoval::markSwapsForRemoval' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv">markSwapsForRemoval</a>();</td></tr>
<tr><th id="207">207</th><td>      <a class="local col9 ref" href="#19Changed" title='Changed' data-ref="19Changed">Changed</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11removeSwapsEv" title='(anonymous namespace)::PPCVSXSwapRemoval::removeSwaps' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11removeSwapsEv">removeSwaps</a>();</td></tr>
<tr><th id="208">208</th><td>    }</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>    <i>// FIXME: See the allocation of EC in initialize().</i></td></tr>
<tr><th id="211">211</th><td>    <b>delete</b> <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::EC" title='(anonymous namespace)::PPCVSXSwapRemoval::EC' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::EC">EC</a>;</td></tr>
<tr><th id="212">212</th><td>    <b>return</b> <a class="local col9 ref" href="#19Changed" title='Changed' data-ref="19Changed">Changed</a>;</td></tr>
<tr><th id="213">213</th><td>  }</td></tr>
<tr><th id="214">214</th><td>};</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10initializeERN4llvm15MachineFunctionE">// Initialize data structures for this pass.  In particular, clear the</i></td></tr>
<tr><th id="217">217</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10initializeERN4llvm15MachineFunctionE">// swap vector and allocate the equivalence class mapping before</i></td></tr>
<tr><th id="218">218</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10initializeERN4llvm15MachineFunctionE">// processing each function.</i></td></tr>
<tr><th id="219">219</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCVSXSwapRemoval::initialize' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::initialize(llvm::MachineFunction &amp; MFParm)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10initializeERN4llvm15MachineFunctionE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="20MFParm" title='MFParm' data-type='llvm::MachineFunction &amp;' data-ref="20MFParm">MFParm</dfn>) {</td></tr>
<tr><th id="220">220</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MF" title='(anonymous namespace)::PPCVSXSwapRemoval::MF' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MF">MF</a> = &amp;<a class="local col0 ref" href="#20MFParm" title='MFParm' data-ref="20MFParm">MFParm</a>;</td></tr>
<tr><th id="221">221</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MRI" title='(anonymous namespace)::PPCVSXSwapRemoval::MRI' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MRI">MRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MF" title='(anonymous namespace)::PPCVSXSwapRemoval::MF' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="222">222</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::TII" title='(anonymous namespace)::PPCVSXSwapRemoval::TII' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MF" title='(anonymous namespace)::PPCVSXSwapRemoval::MF' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;().<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <i>// An initial vector size of 256 appears to work well in practice.</i></td></tr>
<tr><th id="225">225</th><td><i>  // Small/medium functions with vector content tend not to incur a</i></td></tr>
<tr><th id="226">226</th><td><i>  // reallocation at this size.  Three of the vector tests in</i></td></tr>
<tr><th id="227">227</th><td><i>  // projects/test-suite reallocate, which seems like a reasonable rate.</i></td></tr>
<tr><th id="228">228</th><td>  <em>const</em> <em>int</em> <dfn class="local col1 decl" id="21InitialVectorSize" title='InitialVectorSize' data-type='const int' data-ref="21InitialVectorSize">InitialVectorSize</dfn>(<var>256</var>);</td></tr>
<tr><th id="229">229</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-use='c' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="230">230</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-use='c' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="local col1 ref" href="#21InitialVectorSize" title='InitialVectorSize' data-ref="21InitialVectorSize">InitialVectorSize</a>);</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <i>// FIXME: Currently we allocate EC each time because we don't have</i></td></tr>
<tr><th id="233">233</th><td><i>  // access to the set representation on which to call clear().  Should</i></td></tr>
<tr><th id="234">234</th><td><i>  // consider adding a clear() method to the EquivalenceClasses class.</i></td></tr>
<tr><th id="235">235</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::EC" title='(anonymous namespace)::PPCVSXSwapRemoval::EC' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::EC">EC</a> = <b>new</b> <a class="ref fake" href="../../../include/llvm/ADT/EquivalenceClasses.h.html#_ZN4llvm18EquivalenceClassesC1Ev" title='llvm::EquivalenceClasses::EquivalenceClasses&lt;ElemTy&gt;' data-ref="_ZN4llvm18EquivalenceClassesC1Ev"></a><a class="type" href="../../../include/llvm/ADT/EquivalenceClasses.h.html#llvm::EquivalenceClasses" title='llvm::EquivalenceClasses' data-ref="llvm::EquivalenceClasses">EquivalenceClasses</a>&lt;<em>int</em>&gt;;</td></tr>
<tr><th id="236">236</th><td>}</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv">// Create an entry in the swap vector for each instruction that mentions</i></td></tr>
<tr><th id="239">239</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv">// a full vector register, recording various characteristics of the</i></td></tr>
<tr><th id="240">240</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv">// instructions there.</i></td></tr>
<tr><th id="241">241</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv" title='(anonymous namespace)::PPCVSXSwapRemoval::gatherVectorInstructions' data-type='bool (anonymous namespace)::PPCVSXSwapRemoval::gatherVectorInstructions()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv">gatherVectorInstructions</dfn>() {</td></tr>
<tr><th id="242">242</th><td>  <em>bool</em> <dfn class="local col2 decl" id="22RelevantFunction" title='RelevantFunction' data-type='bool' data-ref="22RelevantFunction">RelevantFunction</dfn> = <b>false</b>;</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="23MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MF" title='(anonymous namespace)::PPCVSXSwapRemoval::MF' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MF">MF</a>) {</td></tr>
<tr><th id="245">245</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="24MI">MI</dfn> : <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>) {</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>      <b>if</b> (<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="248">248</th><td>        <b>continue</b>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>      <em>bool</em> <dfn class="local col5 decl" id="25RelevantInstr" title='RelevantInstr' data-type='bool' data-ref="25RelevantInstr">RelevantInstr</dfn> = <b>false</b>;</td></tr>
<tr><th id="251">251</th><td>      <em>bool</em> <dfn class="local col6 decl" id="26Partial" title='Partial' data-type='bool' data-ref="26Partial">Partial</dfn> = <b>false</b>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="27MO">MO</dfn> : <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="254">254</th><td>        <b>if</b> (!<a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="255">255</th><td>          <b>continue</b>;</td></tr>
<tr><th id="256">256</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="28Reg" title='Reg' data-type='unsigned int' data-ref="28Reg">Reg</dfn> = <a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="257">257</th><td>        <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11isAnyVecRegEjRb" title='(anonymous namespace)::PPCVSXSwapRemoval::isAnyVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11isAnyVecRegEjRb">isAnyVecReg</a>(<a class="local col8 ref" href="#28Reg" title='Reg' data-ref="28Reg">Reg</a>, <span class='refarg'><a class="local col6 ref" href="#26Partial" title='Partial' data-ref="26Partial">Partial</a></span>)) {</td></tr>
<tr><th id="258">258</th><td>          <a class="local col5 ref" href="#25RelevantInstr" title='RelevantInstr' data-ref="25RelevantInstr">RelevantInstr</a> = <b>true</b>;</td></tr>
<tr><th id="259">259</th><td>          <b>break</b>;</td></tr>
<tr><th id="260">260</th><td>        }</td></tr>
<tr><th id="261">261</th><td>      }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>      <b>if</b> (!<a class="local col5 ref" href="#25RelevantInstr" title='RelevantInstr' data-ref="25RelevantInstr">RelevantInstr</a>)</td></tr>
<tr><th id="264">264</th><td>        <b>continue</b>;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>      <a class="local col2 ref" href="#22RelevantFunction" title='RelevantFunction' data-ref="22RelevantFunction">RelevantFunction</a> = <b>true</b>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>      <i>// Create a SwapEntry initialized to zeros, then fill in the</i></td></tr>
<tr><th id="269">269</th><td><i>      // instruction and ID fields before pushing it to the back</i></td></tr>
<tr><th id="270">270</th><td><i>      // of the swap vector.</i></td></tr>
<tr><th id="271">271</th><td>      <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapEntry" title='(anonymous namespace)::PPCVSXSwapEntry' data-ref="(anonymousnamespace)::PPCVSXSwapEntry">PPCVSXSwapEntry</a> <dfn class="local col9 decl" id="29SwapEntry" title='SwapEntry' data-type='(anonymous namespace)::PPCVSXSwapEntry' data-ref="29SwapEntry">SwapEntry</dfn>{};</td></tr>
<tr><th id="272">272</th><td>      <em>int</em> <dfn class="local col0 decl" id="30VecIdx" title='VecIdx' data-type='int' data-ref="30VecIdx">VecIdx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12addSwapEntryEPN4llvm12MachineInstrERNS_15PPCVSXSwapEntryE" title='(anonymous namespace)::PPCVSXSwapRemoval::addSwapEntry' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12addSwapEntryEPN4llvm12MachineInstrERNS_15PPCVSXSwapEntryE">addSwapEntry</a>(&amp;<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#29SwapEntry" title='SwapEntry' data-ref="29SwapEntry">SwapEntry</a></span>);</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>      <b>switch</b>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="275">275</th><td>      <b>default</b>:</td></tr>
<tr><th id="276">276</th><td>        <i>// Unless noted otherwise, an instruction is considered</i></td></tr>
<tr><th id="277">277</th><td><i>        // safe for the optimization.  There are a large number of</i></td></tr>
<tr><th id="278">278</th><td><i>        // such true-SIMD instructions (all vector math, logical,</i></td></tr>
<tr><th id="279">279</th><td><i>        // select, compare, etc.).  However, if the instruction</i></td></tr>
<tr><th id="280">280</th><td><i>        // mentions a partial vector register and does not have</i></td></tr>
<tr><th id="281">281</th><td><i>        // special handling defined, it is not swappable.</i></td></tr>
<tr><th id="282">282</th><td>        <b>if</b> (<a class="local col6 ref" href="#26Partial" title='Partial' data-ref="26Partial">Partial</a>)</td></tr>
<tr><th id="283">283</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::MentionsPartialVR" title='(anonymous namespace)::PPCVSXSwapEntry::MentionsPartialVR' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::MentionsPartialVR">MentionsPartialVR</a> = <var>1</var>;</td></tr>
<tr><th id="284">284</th><td>        <b>else</b></td></tr>
<tr><th id="285">285</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</a> = <var>1</var>;</td></tr>
<tr><th id="286">286</th><td>        <b>break</b>;</td></tr>
<tr><th id="287">287</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;XXPERMDI&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;llvm::PPCISD::XXPERMDI&apos;?">PPC</span>::<a class="enum" href="PPCISelLowering.h.html#llvm::PPCISD::NodeType::XXPERMDI" title='llvm::PPCISD::NodeType::XXPERMDI' data-ref="llvm::PPCISD::NodeType::XXPERMDI">XXPERMDI</a></span>: {</td></tr>
<tr><th id="288">288</th><td>        <i>// This is a swap if it is of the form XXPERMDI t, s, s, 2.</i></td></tr>
<tr><th id="289">289</th><td><i>        // Unfortunately, MachineCSE ignores COPY and SUBREG_TO_REG, so we</i></td></tr>
<tr><th id="290">290</th><td><i>        // can also see XXPERMDI t, SUBREG_TO_REG(s), SUBREG_TO_REG(s), 2,</i></td></tr>
<tr><th id="291">291</th><td><i>        // for example.  We have to look through chains of COPY and</i></td></tr>
<tr><th id="292">292</th><td><i>        // SUBREG_TO_REG to find the real source value for comparison.</i></td></tr>
<tr><th id="293">293</th><td><i>        // If the real source value is a physical register, then mark the</i></td></tr>
<tr><th id="294">294</th><td><i>        // XXPERMDI as mentioning a physical register.</i></td></tr>
<tr><th id="295">295</th><td>        <em>int</em> <dfn class="local col1 decl" id="31immed" title='immed' data-type='int' data-ref="31immed">immed</dfn> = <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="296">296</th><td>        <b>if</b> (<a class="local col1 ref" href="#31immed" title='immed' data-ref="31immed">immed</a> == <var>2</var>) {</td></tr>
<tr><th id="297">297</th><td>          <em>unsigned</em> <dfn class="local col2 decl" id="32trueReg1" title='trueReg1' data-type='unsigned int' data-ref="32trueReg1">trueReg1</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj" title='(anonymous namespace)::PPCVSXSwapRemoval::lookThruCopyLike' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">lookThruCopyLike</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="298">298</th><td>                                               <a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>);</td></tr>
<tr><th id="299">299</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="33trueReg2" title='trueReg2' data-type='unsigned int' data-ref="33trueReg2">trueReg2</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj" title='(anonymous namespace)::PPCVSXSwapRemoval::lookThruCopyLike' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">lookThruCopyLike</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="300">300</th><td>                                               <a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>);</td></tr>
<tr><th id="301">301</th><td>          <b>if</b> (<a class="local col2 ref" href="#32trueReg1" title='trueReg1' data-ref="32trueReg1">trueReg1</a> == <a class="local col3 ref" href="#33trueReg2" title='trueReg2' data-ref="33trueReg2">trueReg2</a>)</td></tr>
<tr><th id="302">302</th><td>            <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwap" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwap' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap">IsSwap</a> = <var>1</var>;</td></tr>
<tr><th id="303">303</th><td>          <b>else</b> {</td></tr>
<tr><th id="304">304</th><td>            <i>// We can still handle these if the two registers are not</i></td></tr>
<tr><th id="305">305</th><td><i>            // identical, by adjusting the form of the XXPERMDI.</i></td></tr>
<tr><th id="306">306</th><td>            <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</a> = <var>1</var>;</td></tr>
<tr><th id="307">307</th><td>            <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling" title='(anonymous namespace)::PPCVSXSwapEntry::SpecialHandling' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling">SpecialHandling</a> = <a class="tu type" href="#(anonymousnamespace)::SHValues" title='(anonymous namespace)::SHValues' data-ref="(anonymousnamespace)::SHValues">SHValues</a>::<a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_XXPERMDI" title='(anonymous namespace)::SHValues::SH_XXPERMDI' data-use='r' data-ref="(anonymousnamespace)::SHValues::SH_XXPERMDI">SH_XXPERMDI</a>;</td></tr>
<tr><th id="308">308</th><td>          }</td></tr>
<tr><th id="309">309</th><td>        <i>// This is a doubleword splat if it is of the form</i></td></tr>
<tr><th id="310">310</th><td><i>        // XXPERMDI t, s, s, 0 or XXPERMDI t, s, s, 3.  As above we</i></td></tr>
<tr><th id="311">311</th><td><i>        // must look through chains of copy-likes to find the source</i></td></tr>
<tr><th id="312">312</th><td><i>        // register.  We turn off the marking for mention of a physical</i></td></tr>
<tr><th id="313">313</th><td><i>        // register, because splatting it is safe; the optimization</i></td></tr>
<tr><th id="314">314</th><td><i>        // will not swap the value in the physical register.  Whether</i></td></tr>
<tr><th id="315">315</th><td><i>        // or not the two input registers are identical, we can handle</i></td></tr>
<tr><th id="316">316</th><td><i>        // these by adjusting the form of the XXPERMDI.</i></td></tr>
<tr><th id="317">317</th><td>        } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#31immed" title='immed' data-ref="31immed">immed</a> == <var>0</var> || <a class="local col1 ref" href="#31immed" title='immed' data-ref="31immed">immed</a> == <var>3</var>) {</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</a> = <var>1</var>;</td></tr>
<tr><th id="320">320</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling" title='(anonymous namespace)::PPCVSXSwapEntry::SpecialHandling' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling">SpecialHandling</a> = <a class="tu type" href="#(anonymousnamespace)::SHValues" title='(anonymous namespace)::SHValues' data-ref="(anonymousnamespace)::SHValues">SHValues</a>::<a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_XXPERMDI" title='(anonymous namespace)::SHValues::SH_XXPERMDI' data-use='r' data-ref="(anonymousnamespace)::SHValues::SH_XXPERMDI">SH_XXPERMDI</a>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>          <em>unsigned</em> <dfn class="local col4 decl" id="34trueReg1" title='trueReg1' data-type='unsigned int' data-ref="34trueReg1">trueReg1</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj" title='(anonymous namespace)::PPCVSXSwapRemoval::lookThruCopyLike' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">lookThruCopyLike</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="323">323</th><td>                                               <a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>);</td></tr>
<tr><th id="324">324</th><td>          <em>unsigned</em> <dfn class="local col5 decl" id="35trueReg2" title='trueReg2' data-type='unsigned int' data-ref="35trueReg2">trueReg2</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj" title='(anonymous namespace)::PPCVSXSwapRemoval::lookThruCopyLike' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">lookThruCopyLike</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="325">325</th><td>                                               <a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>);</td></tr>
<tr><th id="326">326</th><td>          <b>if</b> (<a class="local col4 ref" href="#34trueReg1" title='trueReg1' data-ref="34trueReg1">trueReg1</a> == <a class="local col5 ref" href="#35trueReg2" title='trueReg2' data-ref="35trueReg2">trueReg2</a>)</td></tr>
<tr><th id="327">327</th><td>            <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::MentionsPhysVR" title='(anonymous namespace)::PPCVSXSwapEntry::MentionsPhysVR' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::MentionsPhysVR">MentionsPhysVR</a> = <var>0</var>;</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>        } <b>else</b> {</td></tr>
<tr><th id="330">330</th><td>          <i>// We can still handle these by adjusting the form of the XXPERMDI.</i></td></tr>
<tr><th id="331">331</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</a> = <var>1</var>;</td></tr>
<tr><th id="332">332</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling" title='(anonymous namespace)::PPCVSXSwapEntry::SpecialHandling' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling">SpecialHandling</a> = <a class="tu type" href="#(anonymousnamespace)::SHValues" title='(anonymous namespace)::SHValues' data-ref="(anonymousnamespace)::SHValues">SHValues</a>::<a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_XXPERMDI" title='(anonymous namespace)::SHValues::SH_XXPERMDI' data-use='r' data-ref="(anonymousnamespace)::SHValues::SH_XXPERMDI">SH_XXPERMDI</a>;</td></tr>
<tr><th id="333">333</th><td>        }</td></tr>
<tr><th id="334">334</th><td>        <b>break</b>;</td></tr>
<tr><th id="335">335</th><td>      }</td></tr>
<tr><th id="336">336</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LVX&apos; in namespace &apos;llvm::PPC&apos;">LVX</span>:</td></tr>
<tr><th id="337">337</th><td>        <i>// Non-permuting loads are currently unsafe.  We can use special</i></td></tr>
<tr><th id="338">338</th><td><i>        // handling for this in the future.  By not marking these as</i></td></tr>
<tr><th id="339">339</th><td><i>        // IsSwap, we ensure computations containing them will be rejected</i></td></tr>
<tr><th id="340">340</th><td><i>        // for now.</i></td></tr>
<tr><th id="341">341</th><td>        SwapVector[VecIdx].IsLoad = <var>1</var>;</td></tr>
<tr><th id="342">342</th><td>        <b>break</b>;</td></tr>
<tr><th id="343">343</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;LXVD2X&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;llvm::PPCISD::LXVD2X&apos;?">PPC</span>::<a class="enum" href="PPCISelLowering.h.html#llvm::PPCISD::NodeType::LXVD2X" title='llvm::PPCISD::NodeType::LXVD2X' data-ref="llvm::PPCISD::NodeType::LXVD2X">LXVD2X</a></span>:</td></tr>
<tr><th id="344">344</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LXVW4X&apos; in namespace &apos;llvm::PPC&apos;">LXVW4X</span>:</td></tr>
<tr><th id="345">345</th><td>        <i>// Permuting loads are marked as both load and swap, and are</i></td></tr>
<tr><th id="346">346</th><td><i>        // safe for optimization.</i></td></tr>
<tr><th id="347">347</th><td>        <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsLoad" title='(anonymous namespace)::PPCVSXSwapEntry::IsLoad' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsLoad">IsLoad</a> = <var>1</var>;</td></tr>
<tr><th id="348">348</th><td>        <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwap" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwap' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap">IsSwap</a> = <var>1</var>;</td></tr>
<tr><th id="349">349</th><td>        <b>break</b>;</td></tr>
<tr><th id="350">350</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LXSDX&apos; in namespace &apos;llvm::PPC&apos;">LXSDX</span>:</td></tr>
<tr><th id="351">351</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LXSSPX&apos; in namespace &apos;llvm::PPC&apos;">LXSSPX</span>:</td></tr>
<tr><th id="352">352</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;XFLOADf64&apos; in namespace &apos;llvm::PPC&apos;">XFLOADf64</span>:</td></tr>
<tr><th id="353">353</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;XFLOADf32&apos; in namespace &apos;llvm::PPC&apos;">XFLOADf32</span>:</td></tr>
<tr><th id="354">354</th><td>        <i>// A load of a floating-point value into the high-order half of</i></td></tr>
<tr><th id="355">355</th><td><i>        // a vector register is safe, provided that we introduce a swap</i></td></tr>
<tr><th id="356">356</th><td><i>        // following the load, which will be done by the SUBREG_TO_REG</i></td></tr>
<tr><th id="357">357</th><td><i>        // support.  So just mark these as safe.</i></td></tr>
<tr><th id="358">358</th><td>        SwapVector[VecIdx].IsLoad = <var>1</var>;</td></tr>
<tr><th id="359">359</th><td>        <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</a> = <var>1</var>;</td></tr>
<tr><th id="360">360</th><td>        <b>break</b>;</td></tr>
<tr><th id="361">361</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STVX&apos; in namespace &apos;llvm::PPC&apos;">STVX</span>:</td></tr>
<tr><th id="362">362</th><td>        <i>// Non-permuting stores are currently unsafe.  We can use special</i></td></tr>
<tr><th id="363">363</th><td><i>        // handling for this in the future.  By not marking these as</i></td></tr>
<tr><th id="364">364</th><td><i>        // IsSwap, we ensure computations containing them will be rejected</i></td></tr>
<tr><th id="365">365</th><td><i>        // for now.</i></td></tr>
<tr><th id="366">366</th><td>        SwapVector[VecIdx].IsStore = <var>1</var>;</td></tr>
<tr><th id="367">367</th><td>        <b>break</b>;</td></tr>
<tr><th id="368">368</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;STXVD2X&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;llvm::PPCISD::STXVD2X&apos;?">PPC</span>::<a class="enum" href="PPCISelLowering.h.html#llvm::PPCISD::NodeType::STXVD2X" title='llvm::PPCISD::NodeType::STXVD2X' data-ref="llvm::PPCISD::NodeType::STXVD2X">STXVD2X</a></span>:</td></tr>
<tr><th id="369">369</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STXVW4X&apos; in namespace &apos;llvm::PPC&apos;">STXVW4X</span>:</td></tr>
<tr><th id="370">370</th><td>        <i>// Permuting stores are marked as both store and swap, and are</i></td></tr>
<tr><th id="371">371</th><td><i>        // safe for optimization.</i></td></tr>
<tr><th id="372">372</th><td>        <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsStore" title='(anonymous namespace)::PPCVSXSwapEntry::IsStore' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsStore">IsStore</a> = <var>1</var>;</td></tr>
<tr><th id="373">373</th><td>        <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwap" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwap' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap">IsSwap</a> = <var>1</var>;</td></tr>
<tr><th id="374">374</th><td>        <b>break</b>;</td></tr>
<tr><th id="375">375</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">PPC</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>:</td></tr>
<tr><th id="376">376</th><td>        <i>// These are fine provided they are moving between full vector</i></td></tr>
<tr><th id="377">377</th><td><i>        // register classes.</i></td></tr>
<tr><th id="378">378</th><td>        <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj">isVecReg</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="379">379</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj">isVecReg</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="380">380</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</a> = <var>1</var>;</td></tr>
<tr><th id="381">381</th><td>        <i>// If we have a copy from one scalar floating-point register</i></td></tr>
<tr><th id="382">382</th><td><i>        // to another, we can accept this even if it is a physical</i></td></tr>
<tr><th id="383">383</th><td><i>        // register.  The only way this gets involved is if it feeds</i></td></tr>
<tr><th id="384">384</th><td><i>        // a SUBREG_TO_REG, which is handled by introducing a swap.</i></td></tr>
<tr><th id="385">385</th><td>        <b>else</b> <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isScalarVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj">isScalarVecReg</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="386">386</th><td>                 <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isScalarVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj">isScalarVecReg</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="387">387</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</a> = <var>1</var>;</td></tr>
<tr><th id="388">388</th><td>        <b>break</b>;</td></tr>
<tr><th id="389">389</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;llvm::TargetOpcode::SUBREG_TO_REG&apos;?">PPC</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a></span>: {</td></tr>
<tr><th id="390">390</th><td>        <i>// These are fine provided they are moving between full vector</i></td></tr>
<tr><th id="391">391</th><td><i>        // register classes.  If they are moving from a scalar</i></td></tr>
<tr><th id="392">392</th><td><i>        // floating-point class to a vector class, we can handle those</i></td></tr>
<tr><th id="393">393</th><td><i>        // as well, provided we introduce a swap.  It is generally the</i></td></tr>
<tr><th id="394">394</th><td><i>        // case that we will introduce fewer swaps than we remove, but</i></td></tr>
<tr><th id="395">395</th><td><i>        // (FIXME) a cost model could be used.  However, introduced</i></td></tr>
<tr><th id="396">396</th><td><i>        // swaps could potentially be CSEd, so this is not trivial.</i></td></tr>
<tr><th id="397">397</th><td>        <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj">isVecReg</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="398">398</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj">isVecReg</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="399">399</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</a> = <var>1</var>;</td></tr>
<tr><th id="400">400</th><td>        <b>else</b> <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj">isVecReg</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="401">401</th><td>                 <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isScalarVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj">isScalarVecReg</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="402">402</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</a> = <var>1</var>;</td></tr>
<tr><th id="403">403</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling" title='(anonymous namespace)::PPCVSXSwapEntry::SpecialHandling' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling">SpecialHandling</a> = <a class="tu type" href="#(anonymousnamespace)::SHValues" title='(anonymous namespace)::SHValues' data-ref="(anonymousnamespace)::SHValues">SHValues</a>::<a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_COPYWIDEN" title='(anonymous namespace)::SHValues::SH_COPYWIDEN' data-use='r' data-ref="(anonymousnamespace)::SHValues::SH_COPYWIDEN">SH_COPYWIDEN</a>;</td></tr>
<tr><th id="404">404</th><td>        }</td></tr>
<tr><th id="405">405</th><td>        <b>break</b>;</td></tr>
<tr><th id="406">406</th><td>      }</td></tr>
<tr><th id="407">407</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSPLTB&apos; in namespace &apos;llvm::PPC&apos;">VSPLTB</span>:</td></tr>
<tr><th id="408">408</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSPLTH&apos; in namespace &apos;llvm::PPC&apos;">VSPLTH</span>:</td></tr>
<tr><th id="409">409</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSPLTW&apos; in namespace &apos;llvm::PPC&apos;">VSPLTW</span>:</td></tr>
<tr><th id="410">410</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;XXSPLTW&apos; in namespace &apos;llvm::PPC&apos;">XXSPLTW</span>:</td></tr>
<tr><th id="411">411</th><td>        <i>// Splats are lane-sensitive, but we can use special handling</i></td></tr>
<tr><th id="412">412</th><td><i>        // to adjust the source lane for the splat.</i></td></tr>
<tr><th id="413">413</th><td>        SwapVector[VecIdx].IsSwappable = <var>1</var>;</td></tr>
<tr><th id="414">414</th><td>        <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30VecIdx" title='VecIdx' data-ref="30VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling" title='(anonymous namespace)::PPCVSXSwapEntry::SpecialHandling' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling">SpecialHandling</a> = <a class="tu type" href="#(anonymousnamespace)::SHValues" title='(anonymous namespace)::SHValues' data-ref="(anonymousnamespace)::SHValues">SHValues</a>::<a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_SPLAT" title='(anonymous namespace)::SHValues::SH_SPLAT' data-use='r' data-ref="(anonymousnamespace)::SHValues::SH_SPLAT">SH_SPLAT</a>;</td></tr>
<tr><th id="415">415</th><td>        <b>break</b>;</td></tr>
<tr><th id="416">416</th><td>      <i>// The presence of the following lane-sensitive operations in a</i></td></tr>
<tr><th id="417">417</th><td><i>      // web will kill the optimization, at least for now.  For these</i></td></tr>
<tr><th id="418">418</th><td><i>      // we do nothing, causing the optimization to fail.</i></td></tr>
<tr><th id="419">419</th><td><i>      // FIXME: Some of these could be permitted with special handling,</i></td></tr>
<tr><th id="420">420</th><td><i>      // and will be phased in as time permits.</i></td></tr>
<tr><th id="421">421</th><td><i>      // FIXME: There is no simple and maintainable way to express a set</i></td></tr>
<tr><th id="422">422</th><td><i>      // of opcodes having a common attribute in TableGen.  Should this</i></td></tr>
<tr><th id="423">423</th><td><i>      // change, this is a prime candidate to use such a mechanism.</i></td></tr>
<tr><th id="424">424</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;INLINEASM&apos; in namespace &apos;llvm::PPC&apos;">INLINEASM</span>:</td></tr>
<tr><th id="425">425</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;INLINEASM_BR&apos; in namespace &apos;llvm::PPC&apos;">INLINEASM_BR</span>:</td></tr>
<tr><th id="426">426</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;EXTRACT_SUBREG&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;llvm::TargetOpcode::EXTRACT_SUBREG&apos;?">PPC</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a></span>:</td></tr>
<tr><th id="427">427</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;llvm::TargetOpcode::INSERT_SUBREG&apos;?">PPC</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a></span>:</td></tr>
<tr><th id="428">428</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;COPY_TO_REGCLASS&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;llvm::TargetOpcode::COPY_TO_REGCLASS&apos;?">PPC</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#75" title='llvm::TargetOpcode::COPY_TO_REGCLASS' data-ref="llvm::TargetOpcode::COPY_TO_REGCLASS">COPY_TO_REGCLASS</a></span>:</td></tr>
<tr><th id="429">429</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LVEBX&apos; in namespace &apos;llvm::PPC&apos;">LVEBX</span>:</td></tr>
<tr><th id="430">430</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LVEHX&apos; in namespace &apos;llvm::PPC&apos;">LVEHX</span>:</td></tr>
<tr><th id="431">431</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LVEWX&apos; in namespace &apos;llvm::PPC&apos;">LVEWX</span>:</td></tr>
<tr><th id="432">432</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LVSL&apos; in namespace &apos;llvm::PPC&apos;">LVSL</span>:</td></tr>
<tr><th id="433">433</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LVSR&apos; in namespace &apos;llvm::PPC&apos;">LVSR</span>:</td></tr>
<tr><th id="434">434</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LVXL&apos; in namespace &apos;llvm::PPC&apos;">LVXL</span>:</td></tr>
<tr><th id="435">435</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STVEBX&apos; in namespace &apos;llvm::PPC&apos;">STVEBX</span>:</td></tr>
<tr><th id="436">436</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STVEHX&apos; in namespace &apos;llvm::PPC&apos;">STVEHX</span>:</td></tr>
<tr><th id="437">437</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STVEWX&apos; in namespace &apos;llvm::PPC&apos;">STVEWX</span>:</td></tr>
<tr><th id="438">438</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STVXL&apos; in namespace &apos;llvm::PPC&apos;">STVXL</span>:</td></tr>
<tr><th id="439">439</th><td>        <i>// We can handle STXSDX and STXSSPX similarly to LXSDX and LXSSPX,</i></td></tr>
<tr><th id="440">440</th><td><i>        // by adding special handling for narrowing copies as well as</i></td></tr>
<tr><th id="441">441</th><td><i>        // widening ones.  However, I've experimented with this, and in</i></td></tr>
<tr><th id="442">442</th><td><i>        // practice we currently do not appear to use STXSDX fed by</i></td></tr>
<tr><th id="443">443</th><td><i>        // a narrowing copy from a full vector register.  Since I can't</i></td></tr>
<tr><th id="444">444</th><td><i>        // generate any useful test cases, I've left this alone for now.</i></td></tr>
<tr><th id="445">445</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STXSDX&apos; in namespace &apos;llvm::PPC&apos;">STXSDX</span>:</td></tr>
<tr><th id="446">446</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STXSSPX&apos; in namespace &apos;llvm::PPC&apos;">STXSSPX</span>:</td></tr>
<tr><th id="447">447</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VCIPHER&apos; in namespace &apos;llvm::PPC&apos;">VCIPHER</span>:</td></tr>
<tr><th id="448">448</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VCIPHERLAST&apos; in namespace &apos;llvm::PPC&apos;">VCIPHERLAST</span>:</td></tr>
<tr><th id="449">449</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMRGHB&apos; in namespace &apos;llvm::PPC&apos;">VMRGHB</span>:</td></tr>
<tr><th id="450">450</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMRGHH&apos; in namespace &apos;llvm::PPC&apos;">VMRGHH</span>:</td></tr>
<tr><th id="451">451</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMRGHW&apos; in namespace &apos;llvm::PPC&apos;">VMRGHW</span>:</td></tr>
<tr><th id="452">452</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMRGLB&apos; in namespace &apos;llvm::PPC&apos;">VMRGLB</span>:</td></tr>
<tr><th id="453">453</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMRGLH&apos; in namespace &apos;llvm::PPC&apos;">VMRGLH</span>:</td></tr>
<tr><th id="454">454</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMRGLW&apos; in namespace &apos;llvm::PPC&apos;">VMRGLW</span>:</td></tr>
<tr><th id="455">455</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMULESB&apos; in namespace &apos;llvm::PPC&apos;">VMULESB</span>:</td></tr>
<tr><th id="456">456</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMULESH&apos; in namespace &apos;llvm::PPC&apos;">VMULESH</span>:</td></tr>
<tr><th id="457">457</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMULESW&apos; in namespace &apos;llvm::PPC&apos;">VMULESW</span>:</td></tr>
<tr><th id="458">458</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMULEUB&apos; in namespace &apos;llvm::PPC&apos;">VMULEUB</span>:</td></tr>
<tr><th id="459">459</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMULEUH&apos; in namespace &apos;llvm::PPC&apos;">VMULEUH</span>:</td></tr>
<tr><th id="460">460</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMULEUW&apos; in namespace &apos;llvm::PPC&apos;">VMULEUW</span>:</td></tr>
<tr><th id="461">461</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMULOSB&apos; in namespace &apos;llvm::PPC&apos;">VMULOSB</span>:</td></tr>
<tr><th id="462">462</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMULOSH&apos; in namespace &apos;llvm::PPC&apos;">VMULOSH</span>:</td></tr>
<tr><th id="463">463</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMULOSW&apos; in namespace &apos;llvm::PPC&apos;">VMULOSW</span>:</td></tr>
<tr><th id="464">464</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMULOUB&apos; in namespace &apos;llvm::PPC&apos;">VMULOUB</span>:</td></tr>
<tr><th id="465">465</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMULOUH&apos; in namespace &apos;llvm::PPC&apos;">VMULOUH</span>:</td></tr>
<tr><th id="466">466</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VMULOUW&apos; in namespace &apos;llvm::PPC&apos;">VMULOUW</span>:</td></tr>
<tr><th id="467">467</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VNCIPHER&apos; in namespace &apos;llvm::PPC&apos;">VNCIPHER</span>:</td></tr>
<tr><th id="468">468</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VNCIPHERLAST&apos; in namespace &apos;llvm::PPC&apos;">VNCIPHERLAST</span>:</td></tr>
<tr><th id="469">469</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPERM&apos; in namespace &apos;llvm::PPC&apos;">VPERM</span>:</td></tr>
<tr><th id="470">470</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPERMXOR&apos; in namespace &apos;llvm::PPC&apos;">VPERMXOR</span>:</td></tr>
<tr><th id="471">471</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKPX&apos; in namespace &apos;llvm::PPC&apos;">VPKPX</span>:</td></tr>
<tr><th id="472">472</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKSHSS&apos; in namespace &apos;llvm::PPC&apos;">VPKSHSS</span>:</td></tr>
<tr><th id="473">473</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKSHUS&apos; in namespace &apos;llvm::PPC&apos;">VPKSHUS</span>:</td></tr>
<tr><th id="474">474</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKSDSS&apos; in namespace &apos;llvm::PPC&apos;">VPKSDSS</span>:</td></tr>
<tr><th id="475">475</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKSDUS&apos; in namespace &apos;llvm::PPC&apos;">VPKSDUS</span>:</td></tr>
<tr><th id="476">476</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKSWSS&apos; in namespace &apos;llvm::PPC&apos;">VPKSWSS</span>:</td></tr>
<tr><th id="477">477</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKSWUS&apos; in namespace &apos;llvm::PPC&apos;">VPKSWUS</span>:</td></tr>
<tr><th id="478">478</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKUDUM&apos; in namespace &apos;llvm::PPC&apos;">VPKUDUM</span>:</td></tr>
<tr><th id="479">479</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKUDUS&apos; in namespace &apos;llvm::PPC&apos;">VPKUDUS</span>:</td></tr>
<tr><th id="480">480</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKUHUM&apos; in namespace &apos;llvm::PPC&apos;">VPKUHUM</span>:</td></tr>
<tr><th id="481">481</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKUHUS&apos; in namespace &apos;llvm::PPC&apos;">VPKUHUS</span>:</td></tr>
<tr><th id="482">482</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKUWUM&apos; in namespace &apos;llvm::PPC&apos;">VPKUWUM</span>:</td></tr>
<tr><th id="483">483</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPKUWUS&apos; in namespace &apos;llvm::PPC&apos;">VPKUWUS</span>:</td></tr>
<tr><th id="484">484</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPMSUMB&apos; in namespace &apos;llvm::PPC&apos;">VPMSUMB</span>:</td></tr>
<tr><th id="485">485</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPMSUMD&apos; in namespace &apos;llvm::PPC&apos;">VPMSUMD</span>:</td></tr>
<tr><th id="486">486</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPMSUMH&apos; in namespace &apos;llvm::PPC&apos;">VPMSUMH</span>:</td></tr>
<tr><th id="487">487</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VPMSUMW&apos; in namespace &apos;llvm::PPC&apos;">VPMSUMW</span>:</td></tr>
<tr><th id="488">488</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VRLB&apos; in namespace &apos;llvm::PPC&apos;">VRLB</span>:</td></tr>
<tr><th id="489">489</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VRLD&apos; in namespace &apos;llvm::PPC&apos;">VRLD</span>:</td></tr>
<tr><th id="490">490</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VRLH&apos; in namespace &apos;llvm::PPC&apos;">VRLH</span>:</td></tr>
<tr><th id="491">491</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VRLW&apos; in namespace &apos;llvm::PPC&apos;">VRLW</span>:</td></tr>
<tr><th id="492">492</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSBOX&apos; in namespace &apos;llvm::PPC&apos;">VSBOX</span>:</td></tr>
<tr><th id="493">493</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSHASIGMAD&apos; in namespace &apos;llvm::PPC&apos;">VSHASIGMAD</span>:</td></tr>
<tr><th id="494">494</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSHASIGMAW&apos; in namespace &apos;llvm::PPC&apos;">VSHASIGMAW</span>:</td></tr>
<tr><th id="495">495</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSL&apos; in namespace &apos;llvm::PPC&apos;">VSL</span>:</td></tr>
<tr><th id="496">496</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSLDOI&apos; in namespace &apos;llvm::PPC&apos;">VSLDOI</span>:</td></tr>
<tr><th id="497">497</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSLO&apos; in namespace &apos;llvm::PPC&apos;">VSLO</span>:</td></tr>
<tr><th id="498">498</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSR&apos; in namespace &apos;llvm::PPC&apos;">VSR</span>:</td></tr>
<tr><th id="499">499</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSRO&apos; in namespace &apos;llvm::PPC&apos;">VSRO</span>:</td></tr>
<tr><th id="500">500</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSUM2SWS&apos; in namespace &apos;llvm::PPC&apos;">VSUM2SWS</span>:</td></tr>
<tr><th id="501">501</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSUM4SBS&apos; in namespace &apos;llvm::PPC&apos;">VSUM4SBS</span>:</td></tr>
<tr><th id="502">502</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSUM4SHS&apos; in namespace &apos;llvm::PPC&apos;">VSUM4SHS</span>:</td></tr>
<tr><th id="503">503</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSUM4UBS&apos; in namespace &apos;llvm::PPC&apos;">VSUM4UBS</span>:</td></tr>
<tr><th id="504">504</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSUMSWS&apos; in namespace &apos;llvm::PPC&apos;">VSUMSWS</span>:</td></tr>
<tr><th id="505">505</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VUPKHPX&apos; in namespace &apos;llvm::PPC&apos;">VUPKHPX</span>:</td></tr>
<tr><th id="506">506</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VUPKHSB&apos; in namespace &apos;llvm::PPC&apos;">VUPKHSB</span>:</td></tr>
<tr><th id="507">507</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VUPKHSH&apos; in namespace &apos;llvm::PPC&apos;">VUPKHSH</span>:</td></tr>
<tr><th id="508">508</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VUPKHSW&apos; in namespace &apos;llvm::PPC&apos;">VUPKHSW</span>:</td></tr>
<tr><th id="509">509</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VUPKLPX&apos; in namespace &apos;llvm::PPC&apos;">VUPKLPX</span>:</td></tr>
<tr><th id="510">510</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VUPKLSB&apos; in namespace &apos;llvm::PPC&apos;">VUPKLSB</span>:</td></tr>
<tr><th id="511">511</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VUPKLSH&apos; in namespace &apos;llvm::PPC&apos;">VUPKLSH</span>:</td></tr>
<tr><th id="512">512</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VUPKLSW&apos; in namespace &apos;llvm::PPC&apos;">VUPKLSW</span>:</td></tr>
<tr><th id="513">513</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;XXMRGHW&apos; in namespace &apos;llvm::PPC&apos;">XXMRGHW</span>:</td></tr>
<tr><th id="514">514</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;XXMRGLW&apos; in namespace &apos;llvm::PPC&apos;">XXMRGLW</span>:</td></tr>
<tr><th id="515">515</th><td>      <i>// XXSLDWI could be replaced by a general permute with one of three</i></td></tr>
<tr><th id="516">516</th><td><i>      // permute control vectors (for shift values 1, 2, 3).  However,</i></td></tr>
<tr><th id="517">517</th><td><i>      // VPERM has a more restrictive register class.</i></td></tr>
<tr><th id="518">518</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;XXSLDWI&apos; in namespace &apos;llvm::PPC&apos;">XXSLDWI</span>:</td></tr>
<tr><th id="519">519</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;XSCVDPSPN&apos; in namespace &apos;llvm::PPC&apos;">XSCVDPSPN</span>:</td></tr>
<tr><th id="520">520</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;XSCVSPDPN&apos; in namespace &apos;llvm::PPC&apos;">XSCVSPDPN</span>:</td></tr>
<tr><th id="521">521</th><td>        <b>break</b>;</td></tr>
<tr><th id="522">522</th><td>      }</td></tr>
<tr><th id="523">523</th><td>    }</td></tr>
<tr><th id="524">524</th><td>  }</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <b>if</b> (<a class="local col2 ref" href="#22RelevantFunction" title='RelevantFunction' data-ref="22RelevantFunction">RelevantFunction</a>) {</td></tr>
<tr><th id="527">527</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;Swap vector when first built\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Swap vector when first built\n\n"</q>);</td></tr>
<tr><th id="528">528</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dumpSwapVector(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14dumpSwapVectorEv" title='(anonymous namespace)::PPCVSXSwapRemoval::dumpSwapVector' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14dumpSwapVectorEv">dumpSwapVector</a>());</td></tr>
<tr><th id="529">529</th><td>  }</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <b>return</b> <a class="local col2 ref" href="#22RelevantFunction" title='RelevantFunction' data-ref="22RelevantFunction">RelevantFunction</a>;</td></tr>
<tr><th id="532">532</th><td>}</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12addSwapEntryEPN4llvm12MachineInstrERNS_15PPCVSXSwapEntryE">// Add an entry to the swap vector and swap map, and make a</i></td></tr>
<tr><th id="535">535</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12addSwapEntryEPN4llvm12MachineInstrERNS_15PPCVSXSwapEntryE">// singleton equivalence class for the entry.</i></td></tr>
<tr><th id="536">536</th><td><em>int</em> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12addSwapEntryEPN4llvm12MachineInstrERNS_15PPCVSXSwapEntryE" title='(anonymous namespace)::PPCVSXSwapRemoval::addSwapEntry' data-type='int (anonymous namespace)::PPCVSXSwapRemoval::addSwapEntry(llvm::MachineInstr * MI, (anonymous namespace)::PPCVSXSwapEntry &amp; SwapEntry)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12addSwapEntryEPN4llvm12MachineInstrERNS_15PPCVSXSwapEntryE">addSwapEntry</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="36MI" title='MI' data-type='llvm::MachineInstr *' data-ref="36MI">MI</dfn>,</td></tr>
<tr><th id="537">537</th><td>                                  <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapEntry" title='(anonymous namespace)::PPCVSXSwapEntry' data-ref="(anonymousnamespace)::PPCVSXSwapEntry">PPCVSXSwapEntry</a>&amp; <dfn class="local col7 decl" id="37SwapEntry" title='SwapEntry' data-type='(anonymous namespace)::PPCVSXSwapEntry &amp;' data-ref="37SwapEntry">SwapEntry</dfn>) {</td></tr>
<tr><th id="538">538</th><td>  <a class="local col7 ref" href="#37SwapEntry" title='SwapEntry' data-ref="37SwapEntry">SwapEntry</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>;</td></tr>
<tr><th id="539">539</th><td>  <a class="local col7 ref" href="#37SwapEntry" title='SwapEntry' data-ref="37SwapEntry">SwapEntry</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="540">540</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col7 ref" href="#37SwapEntry" title='SwapEntry' data-ref="37SwapEntry">SwapEntry</a>);</td></tr>
<tr><th id="541">541</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::EC" title='(anonymous namespace)::PPCVSXSwapRemoval::EC' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::EC">EC</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/EquivalenceClasses.h.html#_ZN4llvm18EquivalenceClasses6insertERKT_" title='llvm::EquivalenceClasses::insert' data-ref="_ZN4llvm18EquivalenceClasses6insertERKT_">insert</a>(<a class="local col7 ref" href="#37SwapEntry" title='SwapEntry' data-ref="37SwapEntry">SwapEntry</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>);</td></tr>
<tr><th id="542">542</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapMap' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap">SwapMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>]</a> = <a class="local col7 ref" href="#37SwapEntry" title='SwapEntry' data-ref="37SwapEntry">SwapEntry</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>;</td></tr>
<tr><th id="543">543</th><td>  <b>return</b> <a class="local col7 ref" href="#37SwapEntry" title='SwapEntry' data-ref="37SwapEntry">SwapEntry</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>;</td></tr>
<tr><th id="544">544</th><td>}</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">// This is used to find the "true" source register for an</i></td></tr>
<tr><th id="547">547</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">// XXPERMDI instruction, since MachineCSE does not handle the</i></td></tr>
<tr><th id="548">548</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">// "copy-like" operations (Copy and SubregToReg).  Returns</i></td></tr>
<tr><th id="549">549</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">// the original SrcReg unless it is the target of a copy-like</i></td></tr>
<tr><th id="550">550</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">// operation, in which case we chain backwards through all</i></td></tr>
<tr><th id="551">551</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">// such operations to the ultimate source register.  If a</i></td></tr>
<tr><th id="552">552</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">// physical register is encountered, we stop the search and</i></td></tr>
<tr><th id="553">553</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">// flag the swap entry indicated by VecIdx (the original</i></td></tr>
<tr><th id="554">554</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">// XXPERMDI) as mentioning a physical register.</i></td></tr>
<tr><th id="555">555</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj" title='(anonymous namespace)::PPCVSXSwapRemoval::lookThruCopyLike' data-type='unsigned int (anonymous namespace)::PPCVSXSwapRemoval::lookThruCopyLike(unsigned int SrcReg, unsigned int VecIdx)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">lookThruCopyLike</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="38SrcReg" title='SrcReg' data-type='unsigned int' data-ref="38SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="556">556</th><td>                                             <em>unsigned</em> <dfn class="local col9 decl" id="39VecIdx" title='VecIdx' data-type='unsigned int' data-ref="39VecIdx">VecIdx</dfn>) {</td></tr>
<tr><th id="557">557</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="40MI" title='MI' data-type='llvm::MachineInstr *' data-ref="40MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MRI" title='(anonymous namespace)::PPCVSXSwapRemoval::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#38SrcReg" title='SrcReg' data-ref="38SrcReg">SrcReg</a>);</td></tr>
<tr><th id="558">558</th><td>  <b>if</b> (!<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="559">559</th><td>    <b>return</b> <a class="local col8 ref" href="#38SrcReg" title='SrcReg' data-ref="38SrcReg">SrcReg</a>;</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41CopySrcReg" title='CopySrcReg' data-type='unsigned int' data-ref="41CopySrcReg">CopySrcReg</dfn>;</td></tr>
<tr><th id="562">562</th><td>  <b>if</b> (<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="563">563</th><td>    <a class="local col1 ref" href="#41CopySrcReg" title='CopySrcReg' data-ref="41CopySrcReg">CopySrcReg</a> = <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="564">564</th><td>  <b>else</b> {</td></tr>
<tr><th id="565">565</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;isSubregToReg() &amp;&amp; &quot;bad opcode for lookThruCopyLike&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;isSubregToReg() &amp;&amp; \&quot;bad opcode for lookThruCopyLike\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp&quot;, 565, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isSubregToRegEv" title='llvm::MachineInstr::isSubregToReg' data-ref="_ZNK4llvm12MachineInstr13isSubregToRegEv">isSubregToReg</a>() &amp;&amp; <q>"bad opcode for lookThruCopyLike"</q>);</td></tr>
<tr><th id="566">566</th><td>    <a class="local col1 ref" href="#41CopySrcReg" title='CopySrcReg' data-ref="41CopySrcReg">CopySrcReg</a> = <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="567">567</th><td>  }</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#41CopySrcReg" title='CopySrcReg' data-ref="41CopySrcReg">CopySrcReg</a>)) {</td></tr>
<tr><th id="570">570</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isScalarVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj">isScalarVecReg</a>(<a class="local col1 ref" href="#41CopySrcReg" title='CopySrcReg' data-ref="41CopySrcReg">CopySrcReg</a>))</td></tr>
<tr><th id="571">571</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#39VecIdx" title='VecIdx' data-ref="39VecIdx">VecIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::MentionsPhysVR" title='(anonymous namespace)::PPCVSXSwapEntry::MentionsPhysVR' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::MentionsPhysVR">MentionsPhysVR</a> = <var>1</var>;</td></tr>
<tr><th id="572">572</th><td>    <b>return</b> <a class="local col1 ref" href="#41CopySrcReg" title='CopySrcReg' data-ref="41CopySrcReg">CopySrcReg</a>;</td></tr>
<tr><th id="573">573</th><td>  }</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj" title='(anonymous namespace)::PPCVSXSwapRemoval::lookThruCopyLike' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj">lookThruCopyLike</a>(<a class="local col1 ref" href="#41CopySrcReg" title='CopySrcReg' data-ref="41CopySrcReg">CopySrcReg</a>, <a class="local col9 ref" href="#39VecIdx" title='VecIdx' data-ref="39VecIdx">VecIdx</a>);</td></tr>
<tr><th id="576">576</th><td>}</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv">// Generate equivalence classes for related computations (webs) by</i></td></tr>
<tr><th id="579">579</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv">// def-use relationships of virtual registers.  Mention of a physical</i></td></tr>
<tr><th id="580">580</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv">// register terminates the generation of equivalence classes as this</i></td></tr>
<tr><th id="581">581</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv">// indicates a use of a parameter, definition of a return value, use</i></td></tr>
<tr><th id="582">582</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv">// of a value returned from a call, or definition of a parameter to a</i></td></tr>
<tr><th id="583">583</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv">// call.  Computations with physical register mentions are flagged</i></td></tr>
<tr><th id="584">584</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv">// as such so their containing webs will not be optimized.</i></td></tr>
<tr><th id="585">585</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv" title='(anonymous namespace)::PPCVSXSwapRemoval::formWebs' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::formWebs()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv">formWebs</dfn>() {</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;\n*** Forming webs for swap removal ***\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n*** Forming webs for swap removal ***\n\n"</q>);</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="42EntryIdx" title='EntryIdx' data-type='unsigned int' data-ref="42EntryIdx">EntryIdx</dfn> = <var>0</var>; <a class="local col2 ref" href="#42EntryIdx" title='EntryIdx' data-ref="42EntryIdx">EntryIdx</a> &lt; <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col2 ref" href="#42EntryIdx" title='EntryIdx' data-ref="42EntryIdx">EntryIdx</a>) {</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="43MI" title='MI' data-type='llvm::MachineInstr *' data-ref="43MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#42EntryIdx" title='EntryIdx' data-ref="42EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>;</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;\n&quot; &lt;&lt; SwapVector[EntryIdx].VSEId &lt;&lt; &quot; &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>[<a class="local col2 ref" href="#42EntryIdx" title='EntryIdx' data-ref="42EntryIdx">EntryIdx</a>].<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>);</td></tr>
<tr><th id="594">594</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { MI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>    <i>// It's sufficient to walk vector uses and join them to their unique</i></td></tr>
<tr><th id="597">597</th><td><i>    // definitions.  In addition, check full vector register operands</i></td></tr>
<tr><th id="598">598</th><td><i>    // for physical regs.  We exclude partial-vector register operands</i></td></tr>
<tr><th id="599">599</th><td><i>    // because we can handle them if copied to a full vector.</i></td></tr>
<tr><th id="600">600</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="44MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="44MO">MO</dfn> : <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="601">601</th><td>      <b>if</b> (!<a class="local col4 ref" href="#44MO" title='MO' data-ref="44MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="602">602</th><td>        <b>continue</b>;</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="45Reg" title='Reg' data-type='unsigned int' data-ref="45Reg">Reg</dfn> = <a class="local col4 ref" href="#44MO" title='MO' data-ref="44MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="605">605</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8isVecRegEj">isVecReg</a>(<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>) &amp;&amp; !<a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isScalarVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj">isScalarVecReg</a>(<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>))</td></tr>
<tr><th id="606">606</th><td>        <b>continue</b>;</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>)) {</td></tr>
<tr><th id="609">609</th><td>        <b>if</b> (!(<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj" title='(anonymous namespace)::PPCVSXSwapRemoval::isScalarVecReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14isScalarVecRegEj">isScalarVecReg</a>(<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>)))</td></tr>
<tr><th id="610">610</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#42EntryIdx" title='EntryIdx' data-ref="42EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::MentionsPhysVR" title='(anonymous namespace)::PPCVSXSwapEntry::MentionsPhysVR' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::MentionsPhysVR">MentionsPhysVR</a> = <var>1</var>;</td></tr>
<tr><th id="611">611</th><td>        <b>continue</b>;</td></tr>
<tr><th id="612">612</th><td>      }</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>      <b>if</b> (!<a class="local col4 ref" href="#44MO" title='MO' data-ref="44MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="615">615</th><td>        <b>continue</b>;</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* <dfn class="local col6 decl" id="46DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="46DefMI">DefMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MRI" title='(anonymous namespace)::PPCVSXSwapRemoval::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>);</td></tr>
<tr><th id="618">618</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SwapMap.find(DefMI) != SwapMap.end() &amp;&amp; &quot;Inconsistency: def of vector reg not found in swap map!&quot;) ? void (0) : __assert_fail (&quot;SwapMap.find(DefMI) != SwapMap.end() &amp;&amp; \&quot;Inconsistency: def of vector reg not found in swap map!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp&quot;, 619, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapMap' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap">SwapMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col6 ref" href="#46DefMI" title='DefMI' data-ref="46DefMI">DefMI</a>) <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapMap' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap">SwapMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="619">619</th><td>             <q>"Inconsistency: def of vector reg not found in swap map!"</q>);</td></tr>
<tr><th id="620">620</th><td>      <em>int</em> <dfn class="local col7 decl" id="47DefIdx" title='DefIdx' data-type='int' data-ref="47DefIdx">DefIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapMap' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap">SwapMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#46DefMI" title='DefMI' data-ref="46DefMI">DefMI</a>]</a>;</td></tr>
<tr><th id="621">621</th><td>      (<em>void</em>)<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::EC" title='(anonymous namespace)::PPCVSXSwapRemoval::EC' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::EC">EC</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/EquivalenceClasses.h.html#_ZN4llvm18EquivalenceClasses9unionSetsERKT_S3_" title='llvm::EquivalenceClasses::unionSets' data-ref="_ZN4llvm18EquivalenceClasses9unionSetsERKT_S3_">unionSets</a>(<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#47DefIdx" title='DefIdx' data-ref="47DefIdx">DefIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>,</td></tr>
<tr><th id="622">622</th><td>                          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#42EntryIdx" title='EntryIdx' data-ref="42EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>);</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; format(&quot;Unioning %d with %d\n&quot;, SwapVector[DefIdx].VSEId, SwapVector[EntryIdx].VSEId); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>"Unioning %d with %d\n"</q>,</td></tr>
<tr><th id="625">625</th><td>                                  <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>[<a class="local col7 ref" href="#47DefIdx" title='DefIdx' data-ref="47DefIdx">DefIdx</a>].<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>,</td></tr>
<tr><th id="626">626</th><td>                                  <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>[<a class="local col2 ref" href="#42EntryIdx" title='EntryIdx' data-ref="42EntryIdx">EntryIdx</a>].<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>));</td></tr>
<tr><th id="627">627</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;  Def: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Def: "</q>);</td></tr>
<tr><th id="628">628</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { DefMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col6 ref" href="#46DefMI" title='DefMI' data-ref="46DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="629">629</th><td>    }</td></tr>
<tr><th id="630">630</th><td>  }</td></tr>
<tr><th id="631">631</th><td>}</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23recordUnoptimizableWebsEv">// Walk the swap vector entries looking for conditions that prevent their</i></td></tr>
<tr><th id="634">634</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23recordUnoptimizableWebsEv">// containing computations from being optimized.  When such conditions are</i></td></tr>
<tr><th id="635">635</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23recordUnoptimizableWebsEv">// found, mark the representative of the computation's equivalence class</i></td></tr>
<tr><th id="636">636</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23recordUnoptimizableWebsEv">// as rejected.</i></td></tr>
<tr><th id="637">637</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23recordUnoptimizableWebsEv" title='(anonymous namespace)::PPCVSXSwapRemoval::recordUnoptimizableWebs' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::recordUnoptimizableWebs()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23recordUnoptimizableWebsEv">recordUnoptimizableWebs</dfn>() {</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;\n*** Rejecting webs for swap removal ***\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n*** Rejecting webs for swap removal ***\n\n"</q>);</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="48EntryIdx" title='EntryIdx' data-type='unsigned int' data-ref="48EntryIdx">EntryIdx</dfn> = <var>0</var>; <a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a> &lt; <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>) {</td></tr>
<tr><th id="642">642</th><td>    <em>int</em> <dfn class="local col9 decl" id="49Repr" title='Repr' data-type='int' data-ref="49Repr">Repr</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::EC" title='(anonymous namespace)::PPCVSXSwapRemoval::EC' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::EC">EC</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/EquivalenceClasses.h.html#_ZNK4llvm18EquivalenceClasses14getLeaderValueERKT_" title='llvm::EquivalenceClasses::getLeaderValue' data-ref="_ZNK4llvm18EquivalenceClasses14getLeaderValueERKT_">getLeaderValue</a>(<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>);</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>    <i>// If representative is already rejected, don't waste further time.</i></td></tr>
<tr><th id="645">645</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#49Repr" title='Repr' data-ref="49Repr">Repr</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WebRejected" title='(anonymous namespace)::PPCVSXSwapEntry::WebRejected' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WebRejected">WebRejected</a>)</td></tr>
<tr><th id="646">646</th><td>      <b>continue</b>;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>    <i>// Reject webs containing mentions of physical or partial registers, or</i></td></tr>
<tr><th id="649">649</th><td><i>    // containing operations that we don't know how to handle in a lane-</i></td></tr>
<tr><th id="650">650</th><td><i>    // permuted region.</i></td></tr>
<tr><th id="651">651</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::MentionsPhysVR" title='(anonymous namespace)::PPCVSXSwapEntry::MentionsPhysVR' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::MentionsPhysVR">MentionsPhysVR</a> ||</td></tr>
<tr><th id="652">652</th><td>        <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::MentionsPartialVR" title='(anonymous namespace)::PPCVSXSwapEntry::MentionsPartialVR' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::MentionsPartialVR">MentionsPartialVR</a> ||</td></tr>
<tr><th id="653">653</th><td>        !(<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</a> || <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwap" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwap' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap">IsSwap</a>)) {</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#49Repr" title='Repr' data-ref="49Repr">Repr</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WebRejected" title='(anonymous namespace)::PPCVSXSwapEntry::WebRejected' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WebRejected">WebRejected</a> = <var>1</var>;</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; format(&quot;Web %d rejected for physreg, partial reg, or not &quot; &quot;swap[pable]\n&quot;, Repr); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="658">658</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>"Web %d rejected for physreg, partial reg, or not "</q></td></tr>
<tr><th id="659">659</th><td>                           <q>"swap[pable]\n"</q>,</td></tr>
<tr><th id="660">660</th><td>                           <a class="local col9 ref" href="#49Repr" title='Repr' data-ref="49Repr">Repr</a>));</td></tr>
<tr><th id="661">661</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;  in &quot; &lt;&lt; EntryIdx &lt;&lt; &quot;: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  in "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q>);</td></tr>
<tr><th id="662">662</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { SwapVector[EntryIdx].VSEMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>[<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>].<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="663">663</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="664">664</th><td>    }</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>    <i>// Reject webs than contain swapping loads that feed something other</i></td></tr>
<tr><th id="667">667</th><td><i>    // than a swap instruction.</i></td></tr>
<tr><th id="668">668</th><td>    <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsLoad" title='(anonymous namespace)::PPCVSXSwapEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsLoad">IsLoad</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwap" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwap' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap">IsSwap</a>) {</td></tr>
<tr><th id="669">669</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50MI" title='MI' data-type='llvm::MachineInstr *' data-ref="50MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>;</td></tr>
<tr><th id="670">670</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="51DefReg" title='DefReg' data-type='unsigned int' data-ref="51DefReg">DefReg</dfn> = <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>      <i>// We skip debug instructions in the analysis.  (Note that debug</i></td></tr>
<tr><th id="673">673</th><td><i>      // location information is still maintained by this optimization</i></td></tr>
<tr><th id="674">674</th><td><i>      // because it remains on the LXVD2X and STXVD2X instructions after</i></td></tr>
<tr><th id="675">675</th><td><i>      // the XXPERMDIs are removed.)</i></td></tr>
<tr><th id="676">676</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="52UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="52UseMI">UseMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MRI" title='(anonymous namespace)::PPCVSXSwapRemoval::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col1 ref" href="#51DefReg" title='DefReg' data-ref="51DefReg">DefReg</a>)) {</td></tr>
<tr><th id="677">677</th><td>        <em>int</em> <dfn class="local col3 decl" id="53UseIdx" title='UseIdx' data-type='int' data-ref="53UseIdx">UseIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapMap' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap">SwapMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col2 ref" href="#52UseMI" title='UseMI' data-ref="52UseMI">UseMI</a>]</a>;</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#53UseIdx" title='UseIdx' data-ref="53UseIdx">UseIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwap" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwap' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap">IsSwap</a> || <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#53UseIdx" title='UseIdx' data-ref="53UseIdx">UseIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsLoad" title='(anonymous namespace)::PPCVSXSwapEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsLoad">IsLoad</a> ||</td></tr>
<tr><th id="680">680</th><td>            <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#53UseIdx" title='UseIdx' data-ref="53UseIdx">UseIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsStore" title='(anonymous namespace)::PPCVSXSwapEntry::IsStore' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsStore">IsStore</a>) {</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#49Repr" title='Repr' data-ref="49Repr">Repr</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WebRejected" title='(anonymous namespace)::PPCVSXSwapEntry::WebRejected' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WebRejected">WebRejected</a> = <var>1</var>;</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; format( &quot;Web %d rejected for load not feeding swap\n&quot;, Repr); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(</td></tr>
<tr><th id="685">685</th><td>                         <q>"Web %d rejected for load not feeding swap\n"</q>, <a class="local col9 ref" href="#49Repr" title='Repr' data-ref="49Repr">Repr</a>));</td></tr>
<tr><th id="686">686</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;  def &quot; &lt;&lt; EntryIdx &lt;&lt; &quot;: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  def "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q>);</td></tr>
<tr><th id="687">687</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { MI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="688">688</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;  use &quot; &lt;&lt; UseIdx &lt;&lt; &quot;: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  use "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col3 ref" href="#53UseIdx" title='UseIdx' data-ref="53UseIdx">UseIdx</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q>);</td></tr>
<tr><th id="689">689</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { UseMI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col2 ref" href="#52UseMI" title='UseMI' data-ref="52UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="690">690</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="691">691</th><td>        }</td></tr>
<tr><th id="692">692</th><td>      }</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>    <i>// Reject webs that contain swapping stores that are fed by something</i></td></tr>
<tr><th id="695">695</th><td><i>    // other than a swap instruction.</i></td></tr>
<tr><th id="696">696</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsStore" title='(anonymous namespace)::PPCVSXSwapEntry::IsStore' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsStore">IsStore</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwap" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwap' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap">IsSwap</a>) {</td></tr>
<tr><th id="697">697</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="54MI" title='MI' data-type='llvm::MachineInstr *' data-ref="54MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>;</td></tr>
<tr><th id="698">698</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="55UseReg" title='UseReg' data-type='unsigned int' data-ref="55UseReg">UseReg</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="699">699</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="56DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="56DefMI">DefMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MRI" title='(anonymous namespace)::PPCVSXSwapRemoval::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#55UseReg" title='UseReg' data-ref="55UseReg">UseReg</a>);</td></tr>
<tr><th id="700">700</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="57DefReg" title='DefReg' data-type='unsigned int' data-ref="57DefReg">DefReg</dfn> = <a class="local col6 ref" href="#56DefMI" title='DefMI' data-ref="56DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="701">701</th><td>      <em>int</em> <dfn class="local col8 decl" id="58DefIdx" title='DefIdx' data-type='int' data-ref="58DefIdx">DefIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapMap' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap">SwapMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#56DefMI" title='DefMI' data-ref="56DefMI">DefMI</a>]</a>;</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#58DefIdx" title='DefIdx' data-ref="58DefIdx">DefIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwap" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwap' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap">IsSwap</a> || <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#58DefIdx" title='DefIdx' data-ref="58DefIdx">DefIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsLoad" title='(anonymous namespace)::PPCVSXSwapEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsLoad">IsLoad</a> ||</td></tr>
<tr><th id="704">704</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#58DefIdx" title='DefIdx' data-ref="58DefIdx">DefIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsStore" title='(anonymous namespace)::PPCVSXSwapEntry::IsStore' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsStore">IsStore</a>) {</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>        <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#49Repr" title='Repr' data-ref="49Repr">Repr</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WebRejected" title='(anonymous namespace)::PPCVSXSwapEntry::WebRejected' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WebRejected">WebRejected</a> = <var>1</var>;</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; format( &quot;Web %d rejected for store not fed by swap\n&quot;, Repr); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(</td></tr>
<tr><th id="709">709</th><td>                       <q>"Web %d rejected for store not fed by swap\n"</q>, <a class="local col9 ref" href="#49Repr" title='Repr' data-ref="49Repr">Repr</a>));</td></tr>
<tr><th id="710">710</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;  def &quot; &lt;&lt; DefIdx &lt;&lt; &quot;: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  def "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col8 ref" href="#58DefIdx" title='DefIdx' data-ref="58DefIdx">DefIdx</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q>);</td></tr>
<tr><th id="711">711</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { DefMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col6 ref" href="#56DefMI" title='DefMI' data-ref="56DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="712">712</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;  use &quot; &lt;&lt; EntryIdx &lt;&lt; &quot;: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  use "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#48EntryIdx" title='EntryIdx' data-ref="48EntryIdx">EntryIdx</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q>);</td></tr>
<tr><th id="713">713</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { MI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="714">714</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="715">715</th><td>      }</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>      <i>// Ensure all uses of the register defined by DefMI feed store</i></td></tr>
<tr><th id="718">718</th><td><i>      // instructions</i></td></tr>
<tr><th id="719">719</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="59UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="59UseMI">UseMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MRI" title='(anonymous namespace)::PPCVSXSwapRemoval::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col7 ref" href="#57DefReg" title='DefReg' data-ref="57DefReg">DefReg</a>)) {</td></tr>
<tr><th id="720">720</th><td>        <em>int</em> <dfn class="local col0 decl" id="60UseIdx" title='UseIdx' data-type='int' data-ref="60UseIdx">UseIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapMap' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap">SwapMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col9 ref" href="#59UseMI" title='UseMI' data-ref="59UseMI">UseMI</a>]</a>;</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#60UseIdx" title='UseIdx' data-ref="60UseIdx">UseIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="723">723</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#49Repr" title='Repr' data-ref="49Repr">Repr</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WebRejected" title='(anonymous namespace)::PPCVSXSwapEntry::WebRejected' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WebRejected">WebRejected</a> = <var>1</var>;</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; format( &quot;Web %d rejected for swap not feeding only stores\n&quot;, Repr); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="726">726</th><td>              <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(</td></tr>
<tr><th id="727">727</th><td>                  <q>"Web %d rejected for swap not feeding only stores\n"</q>, <a class="local col9 ref" href="#49Repr" title='Repr' data-ref="49Repr">Repr</a>));</td></tr>
<tr><th id="728">728</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;  def &quot; &lt;&lt; &quot; : &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  def "</q></td></tr>
<tr><th id="729">729</th><td>                            <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" : "</q>);</td></tr>
<tr><th id="730">730</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { DefMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col6 ref" href="#56DefMI" title='DefMI' data-ref="56DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="731">731</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;  use &quot; &lt;&lt; UseIdx &lt;&lt; &quot;: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  use "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#60UseIdx" title='UseIdx' data-ref="60UseIdx">UseIdx</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q>);</td></tr>
<tr><th id="732">732</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { SwapVector[UseIdx].VSEMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>[<a class="local col0 ref" href="#60UseIdx" title='UseIdx' data-ref="60UseIdx">UseIdx</a>].<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="733">733</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="734">734</th><td>        }</td></tr>
<tr><th id="735">735</th><td>      }</td></tr>
<tr><th id="736">736</th><td>    }</td></tr>
<tr><th id="737">737</th><td>  }</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;Swap vector after web analysis:\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Swap vector after web analysis:\n\n"</q>);</td></tr>
<tr><th id="740">740</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dumpSwapVector(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14dumpSwapVectorEv" title='(anonymous namespace)::PPCVSXSwapRemoval::dumpSwapVector' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14dumpSwapVectorEv">dumpSwapVector</a>());</td></tr>
<tr><th id="741">741</th><td>}</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv">// Walk the swap vector entries looking for swaps fed by permuting loads</i></td></tr>
<tr><th id="744">744</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv">// and swaps that feed permuting stores.  If the containing computation</i></td></tr>
<tr><th id="745">745</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv">// has not been marked rejected, mark each such swap for removal.</i></td></tr>
<tr><th id="746">746</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv">// (Removal is delayed in case optimization has disturbed the pattern,</i></td></tr>
<tr><th id="747">747</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv">// such that multiple loads feed the same swap, etc.)</i></td></tr>
<tr><th id="748">748</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv" title='(anonymous namespace)::PPCVSXSwapRemoval::markSwapsForRemoval' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::markSwapsForRemoval()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv">markSwapsForRemoval</dfn>() {</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;\n*** Marking swaps for removal ***\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n*** Marking swaps for removal ***\n\n"</q>);</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="61EntryIdx" title='EntryIdx' data-type='unsigned int' data-ref="61EntryIdx">EntryIdx</dfn> = <var>0</var>; <a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a> &lt; <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>) {</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsLoad" title='(anonymous namespace)::PPCVSXSwapEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsLoad">IsLoad</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwap" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwap' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap">IsSwap</a>) {</td></tr>
<tr><th id="755">755</th><td>      <em>int</em> <dfn class="local col2 decl" id="62Repr" title='Repr' data-type='int' data-ref="62Repr">Repr</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::EC" title='(anonymous namespace)::PPCVSXSwapRemoval::EC' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::EC">EC</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/EquivalenceClasses.h.html#_ZNK4llvm18EquivalenceClasses14getLeaderValueERKT_" title='llvm::EquivalenceClasses::getLeaderValue' data-ref="_ZNK4llvm18EquivalenceClasses14getLeaderValueERKT_">getLeaderValue</a>(<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>);</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#62Repr" title='Repr' data-ref="62Repr">Repr</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WebRejected" title='(anonymous namespace)::PPCVSXSwapEntry::WebRejected' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WebRejected">WebRejected</a>) {</td></tr>
<tr><th id="758">758</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63MI" title='MI' data-type='llvm::MachineInstr *' data-ref="63MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>;</td></tr>
<tr><th id="759">759</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="64DefReg" title='DefReg' data-type='unsigned int' data-ref="64DefReg">DefReg</dfn> = <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="65UseMI">UseMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MRI" title='(anonymous namespace)::PPCVSXSwapRemoval::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col4 ref" href="#64DefReg" title='DefReg' data-ref="64DefReg">DefReg</a>)) {</td></tr>
<tr><th id="762">762</th><td>          <em>int</em> <dfn class="local col6 decl" id="66UseIdx" title='UseIdx' data-type='int' data-ref="66UseIdx">UseIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapMap' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap">SwapMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col5 ref" href="#65UseMI" title='UseMI' data-ref="65UseMI">UseMI</a>]</a>;</td></tr>
<tr><th id="763">763</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#66UseIdx" title='UseIdx' data-ref="66UseIdx">UseIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WillRemove" title='(anonymous namespace)::PPCVSXSwapEntry::WillRemove' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WillRemove">WillRemove</a> = <var>1</var>;</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;Marking swap fed by load for removal: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Marking swap fed by load for removal: "</q>);</td></tr>
<tr><th id="766">766</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { UseMI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col5 ref" href="#65UseMI" title='UseMI' data-ref="65UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="767">767</th><td>        }</td></tr>
<tr><th id="768">768</th><td>      }</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsStore" title='(anonymous namespace)::PPCVSXSwapEntry::IsStore' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsStore">IsStore</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwap" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwap' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap">IsSwap</a>) {</td></tr>
<tr><th id="771">771</th><td>      <em>int</em> <dfn class="local col7 decl" id="67Repr" title='Repr' data-type='int' data-ref="67Repr">Repr</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::EC" title='(anonymous namespace)::PPCVSXSwapRemoval::EC' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::EC">EC</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/EquivalenceClasses.h.html#_ZNK4llvm18EquivalenceClasses14getLeaderValueERKT_" title='llvm::EquivalenceClasses::getLeaderValue' data-ref="_ZNK4llvm18EquivalenceClasses14getLeaderValueERKT_">getLeaderValue</a>(<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>);</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#67Repr" title='Repr' data-ref="67Repr">Repr</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WebRejected" title='(anonymous namespace)::PPCVSXSwapEntry::WebRejected' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WebRejected">WebRejected</a>) {</td></tr>
<tr><th id="774">774</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="68MI" title='MI' data-type='llvm::MachineInstr *' data-ref="68MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>;</td></tr>
<tr><th id="775">775</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="69UseReg" title='UseReg' data-type='unsigned int' data-ref="69UseReg">UseReg</dfn> = <a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="776">776</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="70DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="70DefMI">DefMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MRI" title='(anonymous namespace)::PPCVSXSwapRemoval::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#69UseReg" title='UseReg' data-ref="69UseReg">UseReg</a>);</td></tr>
<tr><th id="777">777</th><td>        <em>int</em> <dfn class="local col1 decl" id="71DefIdx" title='DefIdx' data-type='int' data-ref="71DefIdx">DefIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapMap' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapMap">SwapMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#70DefMI" title='DefMI' data-ref="70DefMI">DefMI</a>]</a>;</td></tr>
<tr><th id="778">778</th><td>        <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#71DefIdx" title='DefIdx' data-ref="71DefIdx">DefIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WillRemove" title='(anonymous namespace)::PPCVSXSwapEntry::WillRemove' data-use='w' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WillRemove">WillRemove</a> = <var>1</var>;</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;Marking swap feeding store for removal: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Marking swap feeding store for removal: "</q>);</td></tr>
<tr><th id="781">781</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { DefMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col0 ref" href="#70DefMI" title='DefMI' data-ref="70DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="782">782</th><td>      }</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</a> &amp;&amp;</td></tr>
<tr><th id="785">785</th><td>               <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling" title='(anonymous namespace)::PPCVSXSwapEntry::SpecialHandling' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling">SpecialHandling</a> != <var>0</var>) {</td></tr>
<tr><th id="786">786</th><td>      <em>int</em> <dfn class="local col2 decl" id="72Repr" title='Repr' data-type='int' data-ref="72Repr">Repr</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::EC" title='(anonymous namespace)::PPCVSXSwapRemoval::EC' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::EC">EC</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/EquivalenceClasses.h.html#_ZNK4llvm18EquivalenceClasses14getLeaderValueERKT_" title='llvm::EquivalenceClasses::getLeaderValue' data-ref="_ZNK4llvm18EquivalenceClasses14getLeaderValueERKT_">getLeaderValue</a>(<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>);</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#72Repr" title='Repr' data-ref="72Repr">Repr</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WebRejected" title='(anonymous namespace)::PPCVSXSwapEntry::WebRejected' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WebRejected">WebRejected</a>)</td></tr>
<tr><th id="789">789</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23handleSpecialSwappablesEi" title='(anonymous namespace)::PPCVSXSwapRemoval::handleSpecialSwappables' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23handleSpecialSwappablesEi">handleSpecialSwappables</a>(<a class="local col1 ref" href="#61EntryIdx" title='EntryIdx' data-ref="61EntryIdx">EntryIdx</a>);</td></tr>
<tr><th id="790">790</th><td>    }</td></tr>
<tr><th id="791">791</th><td>  }</td></tr>
<tr><th id="792">792</th><td>}</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj">// Create an xxswapd instruction and insert it prior to the given point.</i></td></tr>
<tr><th id="795">795</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj">// MI is used to determine basic block and debug loc information.</i></td></tr>
<tr><th id="796">796</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj">// FIXME: When inserting a swap, we should check whether SrcReg is</i></td></tr>
<tr><th id="797">797</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj">// defined by another swap:  SrcReg = XXPERMDI Reg, Reg, 2;  If so,</i></td></tr>
<tr><th id="798">798</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj">// then instead we should generate a copy from Reg to DstReg.</i></td></tr>
<tr><th id="799">799</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj" title='(anonymous namespace)::PPCVSXSwapRemoval::insertSwap' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::insertSwap(llvm::MachineInstr * MI, MachineBasicBlock::iterator InsertPoint, unsigned int DstReg, unsigned int SrcReg)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj">insertSwap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="73MI" title='MI' data-type='llvm::MachineInstr *' data-ref="73MI">MI</dfn>,</td></tr>
<tr><th id="800">800</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="74InsertPoint" title='InsertPoint' data-type='MachineBasicBlock::iterator' data-ref="74InsertPoint">InsertPoint</dfn>,</td></tr>
<tr><th id="801">801</th><td>                                   <em>unsigned</em> <dfn class="local col5 decl" id="75DstReg" title='DstReg' data-type='unsigned int' data-ref="75DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="76SrcReg" title='SrcReg' data-type='unsigned int' data-ref="76SrcReg">SrcReg</dfn>) {</td></tr>
<tr><th id="802">802</th><td>  BuildMI(*MI-&gt;getParent(), InsertPoint, MI-&gt;getDebugLoc(),</td></tr>
<tr><th id="803">803</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;XXPERMDI&apos; in namespace &apos;llvm::PPC&apos;">XXPERMDI</span>), DstReg)</td></tr>
<tr><th id="804">804</th><td>    .addReg(SrcReg)</td></tr>
<tr><th id="805">805</th><td>    .addReg(SrcReg)</td></tr>
<tr><th id="806">806</th><td>    .addImm(<var>2</var>);</td></tr>
<tr><th id="807">807</th><td>}</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23handleSpecialSwappablesEi">// The identified swap entry requires special handling to allow its</i></td></tr>
<tr><th id="810">810</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23handleSpecialSwappablesEi">// containing computation to be optimized.  Perform that handling</i></td></tr>
<tr><th id="811">811</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23handleSpecialSwappablesEi">// here.</i></td></tr>
<tr><th id="812">812</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23handleSpecialSwappablesEi">// FIXME: Additional opportunities will be phased in with subsequent</i></td></tr>
<tr><th id="813">813</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23handleSpecialSwappablesEi">// patches.</i></td></tr>
<tr><th id="814">814</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23handleSpecialSwappablesEi" title='(anonymous namespace)::PPCVSXSwapRemoval::handleSpecialSwappables' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::handleSpecialSwappables(int EntryIdx)' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23handleSpecialSwappablesEi">handleSpecialSwappables</dfn>(<em>int</em> <dfn class="local col7 decl" id="77EntryIdx" title='EntryIdx' data-type='int' data-ref="77EntryIdx">EntryIdx</dfn>) {</td></tr>
<tr><th id="815">815</th><td>  <b>switch</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#77EntryIdx" title='EntryIdx' data-ref="77EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling" title='(anonymous namespace)::PPCVSXSwapEntry::SpecialHandling' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling">SpecialHandling</a>) {</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <b>default</b>:</td></tr>
<tr><th id="818">818</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected special handling type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp&quot;, 818)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected special handling type"</q>);</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <i>// For splats based on an index into a vector, add N/2 modulo N</i></td></tr>
<tr><th id="821">821</th><td><i>  // to the index, where N is the number of vector elements.</i></td></tr>
<tr><th id="822">822</th><td>  <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SHValues" title='(anonymous namespace)::SHValues' data-ref="(anonymousnamespace)::SHValues">SHValues</a>::<a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_SPLAT" title='(anonymous namespace)::SHValues::SH_SPLAT' data-ref="(anonymousnamespace)::SHValues::SH_SPLAT">SH_SPLAT</a>: {</td></tr>
<tr><th id="823">823</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="78MI" title='MI' data-type='llvm::MachineInstr *' data-ref="78MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#77EntryIdx" title='EntryIdx' data-ref="77EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>;</td></tr>
<tr><th id="824">824</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="79NElts" title='NElts' data-type='unsigned int' data-ref="79NElts">NElts</dfn>;</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;Changing splat: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Changing splat: "</q>);</td></tr>
<tr><th id="827">827</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { MI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>    <b>switch</b> (<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="830">830</th><td>    <b>default</b>:</td></tr>
<tr><th id="831">831</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected splat opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp&quot;, 831)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected splat opcode"</q>);</td></tr>
<tr><th id="832">832</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;VSPLTB&apos; in namespace &apos;llvm::PPC&apos;">VSPLTB</span>: NElts = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="833">833</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;VSPLTH&apos; in namespace &apos;llvm::PPC&apos;">VSPLTH</span>: NElts = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="834">834</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;VSPLTW&apos; in namespace &apos;llvm::PPC&apos;">VSPLTW</span>:</td></tr>
<tr><th id="835">835</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;XXSPLTW&apos; in namespace &apos;llvm::PPC&apos;">XXSPLTW</span>: NElts = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="836">836</th><td>    }</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="80EltNo" title='EltNo' data-type='unsigned int' data-ref="80EltNo">EltNo</dfn>;</td></tr>
<tr><th id="839">839</th><td>    <b>if</b> (MI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;XXSPLTW&apos; in namespace &apos;llvm::PPC&apos;">XXSPLTW</span>)</td></tr>
<tr><th id="840">840</th><td>      <a class="local col0 ref" href="#80EltNo" title='EltNo' data-ref="80EltNo">EltNo</a> = <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="841">841</th><td>    <b>else</b></td></tr>
<tr><th id="842">842</th><td>      <a class="local col0 ref" href="#80EltNo" title='EltNo' data-ref="80EltNo">EltNo</a> = <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>    <a class="local col0 ref" href="#80EltNo" title='EltNo' data-ref="80EltNo">EltNo</a> = (<a class="local col0 ref" href="#80EltNo" title='EltNo' data-ref="80EltNo">EltNo</a> + <a class="local col9 ref" href="#79NElts" title='NElts' data-ref="79NElts">NElts</a> / <var>2</var>) % <a class="local col9 ref" href="#79NElts" title='NElts' data-ref="79NElts">NElts</a>;</td></tr>
<tr><th id="845">845</th><td>    <b>if</b> (MI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;XXSPLTW&apos; in namespace &apos;llvm::PPC&apos;">XXSPLTW</span>)</td></tr>
<tr><th id="846">846</th><td>      <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#80EltNo" title='EltNo' data-ref="80EltNo">EltNo</a>);</td></tr>
<tr><th id="847">847</th><td>    <b>else</b></td></tr>
<tr><th id="848">848</th><td>      <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#80EltNo" title='EltNo' data-ref="80EltNo">EltNo</a>);</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;  Into: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Into: "</q>);</td></tr>
<tr><th id="851">851</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { MI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="852">852</th><td>    <b>break</b>;</td></tr>
<tr><th id="853">853</th><td>  }</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <i>// For an XXPERMDI that isn't handled otherwise, we need to</i></td></tr>
<tr><th id="856">856</th><td><i>  // reverse the order of the operands.  If the selector operand</i></td></tr>
<tr><th id="857">857</th><td><i>  // has a value of 0 or 3, we need to change it to 3 or 0,</i></td></tr>
<tr><th id="858">858</th><td><i>  // respectively.  Otherwise we should leave it alone.  (This</i></td></tr>
<tr><th id="859">859</th><td><i>  // is equivalent to reversing the two bits of the selector</i></td></tr>
<tr><th id="860">860</th><td><i>  // operand and complementing the result.)</i></td></tr>
<tr><th id="861">861</th><td>  <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SHValues" title='(anonymous namespace)::SHValues' data-ref="(anonymousnamespace)::SHValues">SHValues</a>::<a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_XXPERMDI" title='(anonymous namespace)::SHValues::SH_XXPERMDI' data-ref="(anonymousnamespace)::SHValues::SH_XXPERMDI">SH_XXPERMDI</a>: {</td></tr>
<tr><th id="862">862</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="81MI" title='MI' data-type='llvm::MachineInstr *' data-ref="81MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#77EntryIdx" title='EntryIdx' data-ref="77EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>;</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;Changing XXPERMDI: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Changing XXPERMDI: "</q>);</td></tr>
<tr><th id="865">865</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { MI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="82Selector" title='Selector' data-type='unsigned int' data-ref="82Selector">Selector</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="868">868</th><td>    <b>if</b> (<a class="local col2 ref" href="#82Selector" title='Selector' data-ref="82Selector">Selector</a> == <var>0</var> || <a class="local col2 ref" href="#82Selector" title='Selector' data-ref="82Selector">Selector</a> == <var>3</var>)</td></tr>
<tr><th id="869">869</th><td>      <a class="local col2 ref" href="#82Selector" title='Selector' data-ref="82Selector">Selector</a> = <var>3</var> - <a class="local col2 ref" href="#82Selector" title='Selector' data-ref="82Selector">Selector</a>;</td></tr>
<tr><th id="870">870</th><td>    <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col2 ref" href="#82Selector" title='Selector' data-ref="82Selector">Selector</a>);</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="83Reg1" title='Reg1' data-type='unsigned int' data-ref="83Reg1">Reg1</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="873">873</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="84Reg2" title='Reg2' data-type='unsigned int' data-ref="84Reg2">Reg2</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="874">874</th><td>    <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#84Reg2" title='Reg2' data-ref="84Reg2">Reg2</a>);</td></tr>
<tr><th id="875">875</th><td>    <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#83Reg1" title='Reg1' data-ref="83Reg1">Reg1</a>);</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>    <i>// We also need to swap kill flag associated with the register.</i></td></tr>
<tr><th id="878">878</th><td>    <em>bool</em> <dfn class="local col5 decl" id="85IsKill1" title='IsKill1' data-type='bool' data-ref="85IsKill1">IsKill1</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="879">879</th><td>    <em>bool</em> <dfn class="local col6 decl" id="86IsKill2" title='IsKill2' data-type='bool' data-ref="86IsKill2">IsKill2</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="880">880</th><td>    <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col6 ref" href="#86IsKill2" title='IsKill2' data-ref="86IsKill2">IsKill2</a>);</td></tr>
<tr><th id="881">881</th><td>    <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col5 ref" href="#85IsKill1" title='IsKill1' data-ref="85IsKill1">IsKill1</a>);</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;  Into: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Into: "</q>);</td></tr>
<tr><th id="884">884</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { MI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="885">885</th><td>    <b>break</b>;</td></tr>
<tr><th id="886">886</th><td>  }</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <i>// For a copy from a scalar floating-point register to a vector</i></td></tr>
<tr><th id="889">889</th><td><i>  // register, removing swaps will leave the copied value in the</i></td></tr>
<tr><th id="890">890</th><td><i>  // wrong lane.  Insert a swap following the copy to fix this.</i></td></tr>
<tr><th id="891">891</th><td>  <b>case</b> <a class="tu type" href="#(anonymousnamespace)::SHValues" title='(anonymous namespace)::SHValues' data-ref="(anonymousnamespace)::SHValues">SHValues</a>::<a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_COPYWIDEN" title='(anonymous namespace)::SHValues::SH_COPYWIDEN' data-ref="(anonymousnamespace)::SHValues::SH_COPYWIDEN">SH_COPYWIDEN</a>: {</td></tr>
<tr><th id="892">892</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="87MI" title='MI' data-type='llvm::MachineInstr *' data-ref="87MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#77EntryIdx" title='EntryIdx' data-ref="77EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>;</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;Changing SUBREG_TO_REG: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Changing SUBREG_TO_REG: "</q>);</td></tr>
<tr><th id="895">895</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { MI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="88DstReg" title='DstReg' data-type='unsigned int' data-ref="88DstReg">DstReg</dfn> = <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="898">898</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="89DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="89DstRC">DstRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MRI" title='(anonymous namespace)::PPCVSXSwapRemoval::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#88DstReg" title='DstReg' data-ref="88DstReg">DstReg</a>);</td></tr>
<tr><th id="899">899</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="90NewVReg" title='NewVReg' data-type='unsigned int' data-ref="90NewVReg">NewVReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::MRI" title='(anonymous namespace)::PPCVSXSwapRemoval::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#89DstRC" title='DstRC' data-ref="89DstRC">DstRC</a>);</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>    <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#90NewVReg" title='NewVReg' data-ref="90NewVReg">NewVReg</a>);</td></tr>
<tr><th id="902">902</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;  Into: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Into: "</q>);</td></tr>
<tr><th id="903">903</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { MI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td>    <em>auto</em> <dfn class="local col1 decl" id="91InsertPoint" title='InsertPoint' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="91InsertPoint">InsertPoint</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>);</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>    <i>// Note that an XXPERMDI requires a VSRC, so if the SUBREG_TO_REG</i></td></tr>
<tr><th id="908">908</th><td><i>    // is copying to a VRRC, we need to be careful to avoid a register</i></td></tr>
<tr><th id="909">909</th><td><i>    // assignment problem.  In this case we must copy from VRRC to VSRC</i></td></tr>
<tr><th id="910">910</th><td><i>    // prior to the swap, and from VSRC to VRRC following the swap.</i></td></tr>
<tr><th id="911">911</th><td><i>    // Coalescing will usually remove all this mess.</i></td></tr>
<tr><th id="912">912</th><td>    <b>if</b> (DstRC == &amp;PPC::<span class='error' title="no member named &apos;VRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClass</span>) {</td></tr>
<tr><th id="913">913</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="92VSRCTmp1" title='VSRCTmp1' data-type='unsigned int' data-ref="92VSRCTmp1">VSRCTmp1</dfn> = MRI-&gt;createVirtualRegister(&amp;PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>);</td></tr>
<tr><th id="914">914</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="93VSRCTmp2" title='VSRCTmp2' data-type='unsigned int' data-ref="93VSRCTmp2">VSRCTmp2</dfn> = MRI-&gt;createVirtualRegister(&amp;PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>);</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>      BuildMI(*MI-&gt;getParent(), InsertPoint, MI-&gt;getDebugLoc(),</td></tr>
<tr><th id="917">917</th><td>              TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;">COPY</span>), VSRCTmp1)</td></tr>
<tr><th id="918">918</th><td>        .addReg(NewVReg);</td></tr>
<tr><th id="919">919</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { std::prev(InsertPoint)-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#91InsertPoint" title='InsertPoint' data-ref="91InsertPoint">InsertPoint</a>)<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj" title='(anonymous namespace)::PPCVSXSwapRemoval::insertSwap' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj">insertSwap</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#91InsertPoint" title='InsertPoint' data-ref="91InsertPoint">InsertPoint</a>, <a class="local col3 ref" href="#93VSRCTmp2" title='VSRCTmp2' data-ref="93VSRCTmp2">VSRCTmp2</a>, <a class="local col2 ref" href="#92VSRCTmp1" title='VSRCTmp1' data-ref="92VSRCTmp1">VSRCTmp1</a>);</td></tr>
<tr><th id="922">922</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { std::prev(InsertPoint)-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#91InsertPoint" title='InsertPoint' data-ref="91InsertPoint">InsertPoint</a>)<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>      BuildMI(*MI-&gt;getParent(), InsertPoint, MI-&gt;getDebugLoc(),</td></tr>
<tr><th id="925">925</th><td>              TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;">COPY</span>), DstReg)</td></tr>
<tr><th id="926">926</th><td>        .addReg(VSRCTmp2);</td></tr>
<tr><th id="927">927</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { std::prev(InsertPoint)-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#91InsertPoint" title='InsertPoint' data-ref="91InsertPoint">InsertPoint</a>)<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>    } <b>else</b> {</td></tr>
<tr><th id="930">930</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj" title='(anonymous namespace)::PPCVSXSwapRemoval::insertSwap' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval10insertSwapEPN4llvm12MachineInstrENS1_26MachineInstrBundleIteratorIS2_Lb0EEEjj">insertSwap</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#91InsertPoint" title='InsertPoint' data-ref="91InsertPoint">InsertPoint</a>, <a class="local col8 ref" href="#88DstReg" title='DstReg' data-ref="88DstReg">DstReg</a>, <a class="local col0 ref" href="#90NewVReg" title='NewVReg' data-ref="90NewVReg">NewVReg</a>);</td></tr>
<tr><th id="931">931</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { std::prev(InsertPoint)-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#91InsertPoint" title='InsertPoint' data-ref="91InsertPoint">InsertPoint</a>)<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="932">932</th><td>    }</td></tr>
<tr><th id="933">933</th><td>    <b>break</b>;</td></tr>
<tr><th id="934">934</th><td>  }</td></tr>
<tr><th id="935">935</th><td>  }</td></tr>
<tr><th id="936">936</th><td>}</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11removeSwapsEv">// Walk the swap vector and replace each entry marked for removal with</i></td></tr>
<tr><th id="939">939</th><td><i  data-doc="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11removeSwapsEv">// a copy operation.</i></td></tr>
<tr><th id="940">940</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11removeSwapsEv" title='(anonymous namespace)::PPCVSXSwapRemoval::removeSwaps' data-type='bool (anonymous namespace)::PPCVSXSwapRemoval::removeSwaps()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval11removeSwapsEv">removeSwaps</dfn>() {</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; &quot;\n*** Removing swaps ***\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n*** Removing swaps ***\n\n"</q>);</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>  <em>bool</em> <dfn class="local col4 decl" id="94Changed" title='Changed' data-type='bool' data-ref="94Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="95EntryIdx" title='EntryIdx' data-type='unsigned int' data-ref="95EntryIdx">EntryIdx</dfn> = <var>0</var>; <a class="local col5 ref" href="#95EntryIdx" title='EntryIdx' data-ref="95EntryIdx">EntryIdx</a> &lt; <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col5 ref" href="#95EntryIdx" title='EntryIdx' data-ref="95EntryIdx">EntryIdx</a>) {</td></tr>
<tr><th id="947">947</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#95EntryIdx" title='EntryIdx' data-ref="95EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WillRemove" title='(anonymous namespace)::PPCVSXSwapEntry::WillRemove' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WillRemove">WillRemove</a>) {</td></tr>
<tr><th id="948">948</th><td>      <a class="local col4 ref" href="#94Changed" title='Changed' data-ref="94Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="949">949</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="96MI" title='MI' data-type='llvm::MachineInstr *' data-ref="96MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#95EntryIdx" title='EntryIdx' data-ref="95EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>;</td></tr>
<tr><th id="950">950</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="97MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="97MBB">MBB</dfn> = <a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="951">951</th><td>      BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(TargetOpcode::COPY),</td></tr>
<tr><th id="952">952</th><td>              MI-&gt;getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="953">953</th><td>          .add(MI-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { dbgs() &lt;&lt; format(&quot;Replaced %d with copy: &quot;, SwapVector[EntryIdx].VSEId); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>"Replaced %d with copy: "</q>,</td></tr>
<tr><th id="956">956</th><td>                                  <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>[<a class="local col5 ref" href="#95EntryIdx" title='EntryIdx' data-ref="95EntryIdx">EntryIdx</a>].<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>));</td></tr>
<tr><th id="957">957</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-vsx-swaps&quot;)) { MI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>      <a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="960">960</th><td>    }</td></tr>
<tr><th id="961">961</th><td>  }</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>  <b>return</b> <a class="local col4 ref" href="#94Changed" title='Changed' data-ref="94Changed">Changed</a>;</td></tr>
<tr><th id="964">964</th><td>}</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td><u>#<span data-ppcond="966">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="967">967</th><td><i>// For debug purposes, dump the contents of the swap vector.</i></td></tr>
<tr><th id="968">968</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14dumpSwapVectorEv" title='(anonymous namespace)::PPCVSXSwapRemoval::dumpSwapVector' data-type='void (anonymous namespace)::PPCVSXSwapRemoval::dumpSwapVector()' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemoval14dumpSwapVectorEv">dumpSwapVector</dfn>() {</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="98EntryIdx" title='EntryIdx' data-type='unsigned int' data-ref="98EntryIdx">EntryIdx</dfn> = <var>0</var>; <a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a> &lt; <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a>) {</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="99MI" title='MI' data-type='llvm::MachineInstr *' data-ref="99MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEMI" title='(anonymous namespace)::PPCVSXSwapEntry::VSEMI' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEMI">VSEMI</a>;</td></tr>
<tr><th id="973">973</th><td>    <em>int</em> <dfn class="local col0 decl" id="100ID" title='ID' data-type='int' data-ref="100ID">ID</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::VSEId" title='(anonymous namespace)::PPCVSXSwapEntry::VSEId' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::VSEId">VSEId</a>;</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>"%6d"</q>, <a class="local col0 ref" href="#100ID" title='ID' data-ref="100ID">ID</a>);</td></tr>
<tr><th id="976">976</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>"%6d"</q>, <a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::EC" title='(anonymous namespace)::PPCVSXSwapRemoval::EC' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::EC">EC</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/EquivalenceClasses.h.html#_ZNK4llvm18EquivalenceClasses14getLeaderValueERKT_" title='llvm::EquivalenceClasses::getLeaderValue' data-ref="_ZNK4llvm18EquivalenceClasses14getLeaderValueERKT_">getLeaderValue</a>(<a class="local col0 ref" href="#100ID" title='ID' data-ref="100ID">ID</a>));</td></tr>
<tr><th id="977">977</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>" %bb.%3d"</q>, <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>());</td></tr>
<tr><th id="978">978</th><td>    dbgs() &lt;&lt; format(<q>"  %14s  "</q>, TII-&gt;<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::PPCInstrInfo&apos;">getName</span>(MI-&gt;getOpcode()).str().c_str());</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsLoad" title='(anonymous namespace)::PPCVSXSwapEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsLoad">IsLoad</a>)</td></tr>
<tr><th id="981">981</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"load "</q>;</td></tr>
<tr><th id="982">982</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsStore" title='(anonymous namespace)::PPCVSXSwapEntry::IsStore' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsStore">IsStore</a>)</td></tr>
<tr><th id="983">983</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"store "</q>;</td></tr>
<tr><th id="984">984</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwap" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwap' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwap">IsSwap</a>)</td></tr>
<tr><th id="985">985</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"swap "</q>;</td></tr>
<tr><th id="986">986</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::MentionsPhysVR" title='(anonymous namespace)::PPCVSXSwapEntry::MentionsPhysVR' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::MentionsPhysVR">MentionsPhysVR</a>)</td></tr>
<tr><th id="987">987</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"physreg "</q>;</td></tr>
<tr><th id="988">988</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::MentionsPartialVR" title='(anonymous namespace)::PPCVSXSwapEntry::MentionsPartialVR' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::MentionsPartialVR">MentionsPartialVR</a>)</td></tr>
<tr><th id="989">989</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"partialreg "</q>;</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable" title='(anonymous namespace)::PPCVSXSwapEntry::IsSwappable' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::IsSwappable">IsSwappable</a>) {</td></tr>
<tr><th id="992">992</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"swappable "</q>;</td></tr>
<tr><th id="993">993</th><td>      <b>switch</b>(<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling" title='(anonymous namespace)::PPCVSXSwapEntry::SpecialHandling' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::SpecialHandling">SpecialHandling</a>) {</td></tr>
<tr><th id="994">994</th><td>      <b>default</b>:</td></tr>
<tr><th id="995">995</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"special:**unknown**"</q>;</td></tr>
<tr><th id="996">996</th><td>        <b>break</b>;</td></tr>
<tr><th id="997">997</th><td>      <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_NONE" title='(anonymous namespace)::SHValues::SH_NONE' data-ref="(anonymousnamespace)::SHValues::SH_NONE">SH_NONE</a>:</td></tr>
<tr><th id="998">998</th><td>        <b>break</b>;</td></tr>
<tr><th id="999">999</th><td>      <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_EXTRACT" title='(anonymous namespace)::SHValues::SH_EXTRACT' data-ref="(anonymousnamespace)::SHValues::SH_EXTRACT">SH_EXTRACT</a>:</td></tr>
<tr><th id="1000">1000</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"special:extract "</q>;</td></tr>
<tr><th id="1001">1001</th><td>        <b>break</b>;</td></tr>
<tr><th id="1002">1002</th><td>      <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_INSERT" title='(anonymous namespace)::SHValues::SH_INSERT' data-ref="(anonymousnamespace)::SHValues::SH_INSERT">SH_INSERT</a>:</td></tr>
<tr><th id="1003">1003</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"special:insert "</q>;</td></tr>
<tr><th id="1004">1004</th><td>        <b>break</b>;</td></tr>
<tr><th id="1005">1005</th><td>      <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_NOSWAP_LD" title='(anonymous namespace)::SHValues::SH_NOSWAP_LD' data-ref="(anonymousnamespace)::SHValues::SH_NOSWAP_LD">SH_NOSWAP_LD</a>:</td></tr>
<tr><th id="1006">1006</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"special:load "</q>;</td></tr>
<tr><th id="1007">1007</th><td>        <b>break</b>;</td></tr>
<tr><th id="1008">1008</th><td>      <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_NOSWAP_ST" title='(anonymous namespace)::SHValues::SH_NOSWAP_ST' data-ref="(anonymousnamespace)::SHValues::SH_NOSWAP_ST">SH_NOSWAP_ST</a>:</td></tr>
<tr><th id="1009">1009</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"special:store "</q>;</td></tr>
<tr><th id="1010">1010</th><td>        <b>break</b>;</td></tr>
<tr><th id="1011">1011</th><td>      <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_SPLAT" title='(anonymous namespace)::SHValues::SH_SPLAT' data-ref="(anonymousnamespace)::SHValues::SH_SPLAT">SH_SPLAT</a>:</td></tr>
<tr><th id="1012">1012</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"special:splat "</q>;</td></tr>
<tr><th id="1013">1013</th><td>        <b>break</b>;</td></tr>
<tr><th id="1014">1014</th><td>      <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_XXPERMDI" title='(anonymous namespace)::SHValues::SH_XXPERMDI' data-ref="(anonymousnamespace)::SHValues::SH_XXPERMDI">SH_XXPERMDI</a>:</td></tr>
<tr><th id="1015">1015</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"special:xxpermdi "</q>;</td></tr>
<tr><th id="1016">1016</th><td>        <b>break</b>;</td></tr>
<tr><th id="1017">1017</th><td>      <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::SHValues::SH_COPYWIDEN" title='(anonymous namespace)::SHValues::SH_COPYWIDEN' data-ref="(anonymousnamespace)::SHValues::SH_COPYWIDEN">SH_COPYWIDEN</a>:</td></tr>
<tr><th id="1018">1018</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"special:copywiden "</q>;</td></tr>
<tr><th id="1019">1019</th><td>        <b>break</b>;</td></tr>
<tr><th id="1020">1020</th><td>      }</td></tr>
<tr><th id="1021">1021</th><td>    }</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WebRejected" title='(anonymous namespace)::PPCVSXSwapEntry::WebRejected' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WebRejected">WebRejected</a>)</td></tr>
<tr><th id="1024">1024</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"rejected "</q>;</td></tr>
<tr><th id="1025">1025</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector" title='(anonymous namespace)::PPCVSXSwapRemoval::SwapVector' data-use='m' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::SwapVector">SwapVector</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#98EntryIdx" title='EntryIdx' data-ref="98EntryIdx">EntryIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCVSXSwapEntry::WillRemove" title='(anonymous namespace)::PPCVSXSwapEntry::WillRemove' data-use='r' data-ref="(anonymousnamespace)::PPCVSXSwapEntry::WillRemove">WillRemove</a>)</td></tr>
<tr><th id="1026">1026</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"remove "</q>;</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td>    <i>// For no-asserts builds.</i></td></tr>
<tr><th id="1031">1031</th><td>    (<em>void</em>)<a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI">MI</a>;</td></tr>
<tr><th id="1032">1032</th><td>    (<em>void</em>)<a class="local col0 ref" href="#100ID" title='ID' data-ref="100ID">ID</a>;</td></tr>
<tr><th id="1033">1033</th><td>  }</td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1036">1036</th><td>}</td></tr>
<tr><th id="1037">1037</th><td><u>#<span data-ppcond="966">endif</span></u></td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>} <i>// end default namespace</i></td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializePPCVSXSwapRemovalPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(PPCVSXSwapRemoval, DEBUG_TYPE,</td></tr>
<tr><th id="1042">1042</th><td>                      <q>"PowerPC VSX Swap Removal"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="1043">1043</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;PowerPC VSX Swap Removal&quot;, &quot;ppc-vsx-swaps&quot;, &amp;PPCVSXSwapRemoval::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;PPCVSXSwapRemoval&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializePPCVSXSwapRemovalPassFlag; void llvm::initializePPCVSXSwapRemovalPass(PassRegistry &amp;Registry) { llvm::call_once(InitializePPCVSXSwapRemovalPassFlag, initializePPCVSXSwapRemovalPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>, <a class="macro" href="#60" title="&quot;ppc-vsx-swaps&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="1044">1044</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"PowerPC VSX Swap Removal"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a>::<dfn class="tu decl def" id="(anonymousnamespace)::PPCVSXSwapRemoval::ID" title='(anonymous namespace)::PPCVSXSwapRemoval::ID' data-type='char' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="1047">1047</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a>*</td></tr>
<tr><th id="1048">1048</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm27createPPCVSXSwapRemovalPassEv" title='llvm::createPPCVSXSwapRemovalPass' data-ref="_ZN4llvm27createPPCVSXSwapRemovalPassEv">createPPCVSXSwapRemovalPass</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::PPCVSXSwapRemoval" title='(anonymous namespace)::PPCVSXSwapRemoval' data-ref="(anonymousnamespace)::PPCVSXSwapRemoval">PPCVSXSwapRemoval</a><a class="tu ref" href="#_ZN12_GLOBAL__N_117PPCVSXSwapRemovalC1Ev" title='(anonymous namespace)::PPCVSXSwapRemoval::PPCVSXSwapRemoval' data-use='c' data-ref="_ZN12_GLOBAL__N_117PPCVSXSwapRemovalC1Ev">(</a>); }</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
